
control_demoliiton_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b87c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  0800ba0c  0800ba0c  0000ca0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc9c  0800bc9c  0000d14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bc9c  0800bc9c  0000cc9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bca4  0800bca4  0000d14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bca4  0800bca4  0000cca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bca8  0800bca8  0000cca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800bcac  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d14c  2**0
                  CONTENTS
 10 .bss          00002010  2000014c  2000014c  0000d14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000215c  2000215c  0000d14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c7e4  00000000  00000000  0000d17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b85  00000000  00000000  00029960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001760  00000000  00000000  0002e4e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011e2  00000000  00000000  0002fc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026373  00000000  00000000  00030e2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ff42  00000000  00000000  0005719d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d36c3  00000000  00000000  000770df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014a7a2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000653c  00000000  00000000  0014a7e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  00150d24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b9f4 	.word	0x0800b9f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800b9f4 	.word	0x0800b9f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <Control_Init>:
/**
  * @brief  Initialize control system
  * @retval None
  */
void Control_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
    // Initialize PWM system
    PWM_Init();
 8000574:	f001 f92e 	bl	80017d4 <PWM_Init>

    // Set all outputs to safe state (0%)
    Control_EmergencyStop();
 8000578:	f000 fa4e 	bl	8000a18 <Control_EmergencyStop>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}

08000580 <Control_Update>:
  * @brief  Update control outputs based on LoRa data
  * @param  lora_data: Pointer to received LoRa data structure
  * @retval None
  */
void Control_Update(LoRa_ReceivedData_t *lora_data)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
    if (lora_data == NULL) return;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2b00      	cmp	r3, #0
 800058c:	f000 8240 	beq.w	8000a10 <Control_Update+0x490>
    // ========================================================================
    // Mode UPPER: s5_1 = 0, s5_2 = 0 → Excavator controls (cylinders, slew)
    // Mode DUAL:  s5_1 = 1, s5_2 = 0 → Reserved for future implementation
    // Mode LOWER: s5_1 = 0, s5_2 = 1 → Mobility controls (tracks, outriggers)

    bool mode_upper = (lora_data->s5_1 == 0) && (lora_data->s5_2 == 0);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	7cdb      	ldrb	r3, [r3, #19]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d105      	bne.n	80005a4 <Control_Update+0x24>
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	7d1b      	ldrb	r3, [r3, #20]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d101      	bne.n	80005a4 <Control_Update+0x24>
 80005a0:	2301      	movs	r3, #1
 80005a2:	e000      	b.n	80005a6 <Control_Update+0x26>
 80005a4:	2300      	movs	r3, #0
 80005a6:	77fb      	strb	r3, [r7, #31]
 80005a8:	7ffb      	ldrb	r3, [r7, #31]
 80005aa:	f003 0301 	and.w	r3, r3, #1
 80005ae:	77fb      	strb	r3, [r7, #31]
    bool mode_dual  = (lora_data->s5_1 == 1) && (lora_data->s5_2 == 0);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	7cdb      	ldrb	r3, [r3, #19]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d105      	bne.n	80005c4 <Control_Update+0x44>
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	7d1b      	ldrb	r3, [r3, #20]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d101      	bne.n	80005c4 <Control_Update+0x44>
 80005c0:	2301      	movs	r3, #1
 80005c2:	e000      	b.n	80005c6 <Control_Update+0x46>
 80005c4:	2300      	movs	r3, #0
 80005c6:	77bb      	strb	r3, [r7, #30]
 80005c8:	7fbb      	ldrb	r3, [r7, #30]
 80005ca:	f003 0301 	and.w	r3, r3, #1
 80005ce:	77bb      	strb	r3, [r7, #30]
    bool mode_lower = (lora_data->s5_1 == 0) && (lora_data->s5_2 == 1);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	7cdb      	ldrb	r3, [r3, #19]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d105      	bne.n	80005e4 <Control_Update+0x64>
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	7d1b      	ldrb	r3, [r3, #20]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d101      	bne.n	80005e4 <Control_Update+0x64>
 80005e0:	2301      	movs	r3, #1
 80005e2:	e000      	b.n	80005e6 <Control_Update+0x66>
 80005e4:	2300      	movs	r3, #0
 80005e6:	777b      	strb	r3, [r7, #29]
 80005e8:	7f7b      	ldrb	r3, [r7, #29]
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	777b      	strb	r3, [r7, #29]

    // ========================================================================
    // MODE UPPER - EXCAVATOR CONTROLS
    // ========================================================================
    if (mode_upper)
 80005f0:	7ffb      	ldrb	r3, [r7, #31]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	f000 80f9 	beq.w	80007ea <Control_Update+0x26a>
        // LEFT STICK Y-AXIS: CYLINDER 3 (Bucket)
        // --------------------------------------------------------------------
        // joy_left_y: 127→255 = Cylinder 3 UP   (PWM_5) 0→100%
        //             127→0   = Cylinder 3 DOWN (PWM_6) 0→100%

        if (lora_data->joy_left_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	885b      	ldrh	r3, [r3, #2]
 80005fc:	2b74      	cmp	r3, #116	@ 0x74
 80005fe:	d812      	bhi.n	8000626 <Control_Update+0xa6>
        {
            // Moving DOWN (0-117) → Cylinder 3 DOWN
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, true);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	885b      	ldrh	r3, [r3, #2]
 8000604:	b2db      	uxtb	r3, r3
 8000606:	2101      	movs	r1, #1
 8000608:	4618      	mov	r0, r3
 800060a:	f000 fa0b 	bl	8000a24 <MapJoystickToPWM>
 800060e:	4603      	mov	r3, r0
 8000610:	74fb      	strb	r3, [r7, #19]
            PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, pwm_value);
 8000612:	7cfb      	ldrb	r3, [r7, #19]
 8000614:	4619      	mov	r1, r3
 8000616:	2005      	movs	r0, #5
 8000618:	f001 fb56 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 800061c:	2100      	movs	r1, #0
 800061e:	2004      	movs	r0, #4
 8000620:	f001 fb52 	bl	8001cc8 <PWM_SetDutyCycle>
 8000624:	e01e      	b.n	8000664 <Control_Update+0xe4>
        }
        else if (lora_data->joy_left_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	885b      	ldrh	r3, [r3, #2]
 800062a:	2b89      	cmp	r3, #137	@ 0x89
 800062c:	d912      	bls.n	8000654 <Control_Update+0xd4>
        {
            // Moving UP (137-255) → Cylinder 3 UP
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, false);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	885b      	ldrh	r3, [r3, #2]
 8000632:	b2db      	uxtb	r3, r3
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f000 f9f4 	bl	8000a24 <MapJoystickToPWM>
 800063c:	4603      	mov	r3, r0
 800063e:	753b      	strb	r3, [r7, #20]
            PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, pwm_value);
 8000640:	7d3b      	ldrb	r3, [r7, #20]
 8000642:	4619      	mov	r1, r3
 8000644:	2004      	movs	r0, #4
 8000646:	f001 fb3f 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 800064a:	2100      	movs	r1, #0
 800064c:	2005      	movs	r0, #5
 800064e:	f001 fb3b 	bl	8001cc8 <PWM_SetDutyCycle>
 8000652:	e007      	b.n	8000664 <Control_Update+0xe4>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 8000654:	2100      	movs	r1, #0
 8000656:	2004      	movs	r0, #4
 8000658:	f001 fb36 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 800065c:	2100      	movs	r1, #0
 800065e:	2005      	movs	r0, #5
 8000660:	f001 fb32 	bl	8001cc8 <PWM_SetDutyCycle>
        // LEFT STICK X-AXIS: SLEW ROTATION
        // --------------------------------------------------------------------
        // joy_left_x: 127→255 = Slew CW  (PWM_11) 0→100%
        //             127→0   = Slew CCW (PWM_12) 0→100%

        if (lora_data->joy_left_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	881b      	ldrh	r3, [r3, #0]
 8000668:	2b74      	cmp	r3, #116	@ 0x74
 800066a:	d812      	bhi.n	8000692 <Control_Update+0x112>
        {
            // Moving LEFT (0-117) → Slew CCW
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, true);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	881b      	ldrh	r3, [r3, #0]
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2101      	movs	r1, #1
 8000674:	4618      	mov	r0, r3
 8000676:	f000 f9d5 	bl	8000a24 <MapJoystickToPWM>
 800067a:	4603      	mov	r3, r0
 800067c:	747b      	strb	r3, [r7, #17]
            PWM_SetDutyCycle(PWM_12_SLEW_CCW, pwm_value);
 800067e:	7c7b      	ldrb	r3, [r7, #17]
 8000680:	4619      	mov	r1, r3
 8000682:	200b      	movs	r0, #11
 8000684:	f001 fb20 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_11_SLEW_CW, 0);
 8000688:	2100      	movs	r1, #0
 800068a:	200a      	movs	r0, #10
 800068c:	f001 fb1c 	bl	8001cc8 <PWM_SetDutyCycle>
 8000690:	e01e      	b.n	80006d0 <Control_Update+0x150>
        }
        else if (lora_data->joy_left_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	881b      	ldrh	r3, [r3, #0]
 8000696:	2b89      	cmp	r3, #137	@ 0x89
 8000698:	d912      	bls.n	80006c0 <Control_Update+0x140>
        {
            // Moving RIGHT (137-255) → Slew CW
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, false);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 f9be 	bl	8000a24 <MapJoystickToPWM>
 80006a8:	4603      	mov	r3, r0
 80006aa:	74bb      	strb	r3, [r7, #18]
            PWM_SetDutyCycle(PWM_11_SLEW_CW, pwm_value);
 80006ac:	7cbb      	ldrb	r3, [r7, #18]
 80006ae:	4619      	mov	r1, r3
 80006b0:	200a      	movs	r0, #10
 80006b2:	f001 fb09 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_12_SLEW_CCW, 0);
 80006b6:	2100      	movs	r1, #0
 80006b8:	200b      	movs	r0, #11
 80006ba:	f001 fb05 	bl	8001cc8 <PWM_SetDutyCycle>
 80006be:	e007      	b.n	80006d0 <Control_Update+0x150>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_11_SLEW_CW, 0);
 80006c0:	2100      	movs	r1, #0
 80006c2:	200a      	movs	r0, #10
 80006c4:	f001 fb00 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_12_SLEW_CCW, 0);
 80006c8:	2100      	movs	r1, #0
 80006ca:	200b      	movs	r0, #11
 80006cc:	f001 fafc 	bl	8001cc8 <PWM_SetDutyCycle>
        // RIGHT STICK Y-AXIS: CYLINDER 2 (Stick)
        // --------------------------------------------------------------------
        // joy_right_y: 127→0   = Cylinder 2 UP   (PWM_3) 0→100%
        //              127→255 = Cylinder 2 DOWN (PWM_4) 0→100%

        if (lora_data->joy_right_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	891b      	ldrh	r3, [r3, #8]
 80006d4:	2b74      	cmp	r3, #116	@ 0x74
 80006d6:	d812      	bhi.n	80006fe <Control_Update+0x17e>
        {
            // Stick DOWN (0-117) → Cylinder 2 UP
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, true);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	891b      	ldrh	r3, [r3, #8]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	2101      	movs	r1, #1
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 f99f 	bl	8000a24 <MapJoystickToPWM>
 80006e6:	4603      	mov	r3, r0
 80006e8:	73fb      	strb	r3, [r7, #15]
            PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, pwm_value);
 80006ea:	7bfb      	ldrb	r3, [r7, #15]
 80006ec:	4619      	mov	r1, r3
 80006ee:	2002      	movs	r0, #2
 80006f0:	f001 faea 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, 0);
 80006f4:	2100      	movs	r1, #0
 80006f6:	2003      	movs	r0, #3
 80006f8:	f001 fae6 	bl	8001cc8 <PWM_SetDutyCycle>
 80006fc:	e01e      	b.n	800073c <Control_Update+0x1bc>
        }
        else if (lora_data->joy_right_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	891b      	ldrh	r3, [r3, #8]
 8000702:	2b89      	cmp	r3, #137	@ 0x89
 8000704:	d912      	bls.n	800072c <Control_Update+0x1ac>
        {
            // Stick UP (137-255) → Cylinder 2 DOWN
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, false);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	891b      	ldrh	r3, [r3, #8]
 800070a:	b2db      	uxtb	r3, r3
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f000 f988 	bl	8000a24 <MapJoystickToPWM>
 8000714:	4603      	mov	r3, r0
 8000716:	743b      	strb	r3, [r7, #16]
            PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, pwm_value);
 8000718:	7c3b      	ldrb	r3, [r7, #16]
 800071a:	4619      	mov	r1, r3
 800071c:	2003      	movs	r0, #3
 800071e:	f001 fad3 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, 0);
 8000722:	2100      	movs	r1, #0
 8000724:	2002      	movs	r0, #2
 8000726:	f001 facf 	bl	8001cc8 <PWM_SetDutyCycle>
 800072a:	e007      	b.n	800073c <Control_Update+0x1bc>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, 0);
 800072c:	2100      	movs	r1, #0
 800072e:	2002      	movs	r0, #2
 8000730:	f001 faca 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, 0);
 8000734:	2100      	movs	r1, #0
 8000736:	2003      	movs	r0, #3
 8000738:	f001 fac6 	bl	8001cc8 <PWM_SetDutyCycle>
        // RIGHT STICK X-AXIS: CYLINDER 4 (Reversed mapping!)
        // --------------------------------------------------------------------
        // joy_right_x: 127→0   = Cylinder 4 DOWN (PWM_7) 0→100%
        //              127→255 = Cylinder 4 UP   (PWM_8) 0→100%

        if (lora_data->joy_right_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	88db      	ldrh	r3, [r3, #6]
 8000740:	2b74      	cmp	r3, #116	@ 0x74
 8000742:	d812      	bhi.n	800076a <Control_Update+0x1ea>
        {
            // Stick LEFT (0-117) → Cylinder 4 DOWN
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, true);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	88db      	ldrh	r3, [r3, #6]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2101      	movs	r1, #1
 800074c:	4618      	mov	r0, r3
 800074e:	f000 f969 	bl	8000a24 <MapJoystickToPWM>
 8000752:	4603      	mov	r3, r0
 8000754:	737b      	strb	r3, [r7, #13]
            PWM_SetDutyCycle(PWM_7_CYLINDER_4_OUT, pwm_value);
 8000756:	7b7b      	ldrb	r3, [r7, #13]
 8000758:	4619      	mov	r1, r3
 800075a:	2006      	movs	r0, #6
 800075c:	f001 fab4 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_8_CYLINDER_4_IN, 0);
 8000760:	2100      	movs	r1, #0
 8000762:	2007      	movs	r0, #7
 8000764:	f001 fab0 	bl	8001cc8 <PWM_SetDutyCycle>
 8000768:	e01e      	b.n	80007a8 <Control_Update+0x228>
        }
        else if (lora_data->joy_right_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	88db      	ldrh	r3, [r3, #6]
 800076e:	2b89      	cmp	r3, #137	@ 0x89
 8000770:	d912      	bls.n	8000798 <Control_Update+0x218>
        {
            // Stick RIGHT (137-255) → Cylinder 4 UP
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, false);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	88db      	ldrh	r3, [r3, #6]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f000 f952 	bl	8000a24 <MapJoystickToPWM>
 8000780:	4603      	mov	r3, r0
 8000782:	73bb      	strb	r3, [r7, #14]
            PWM_SetDutyCycle(PWM_8_CYLINDER_4_IN, pwm_value);
 8000784:	7bbb      	ldrb	r3, [r7, #14]
 8000786:	4619      	mov	r1, r3
 8000788:	2007      	movs	r0, #7
 800078a:	f001 fa9d 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_7_CYLINDER_4_OUT, 0);
 800078e:	2100      	movs	r1, #0
 8000790:	2006      	movs	r0, #6
 8000792:	f001 fa99 	bl	8001cc8 <PWM_SetDutyCycle>
 8000796:	e007      	b.n	80007a8 <Control_Update+0x228>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_7_CYLINDER_4_OUT, 0);
 8000798:	2100      	movs	r1, #0
 800079a:	2006      	movs	r0, #6
 800079c:	f001 fa94 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_8_CYLINDER_4_IN, 0);
 80007a0:	2100      	movs	r1, #0
 80007a2:	2007      	movs	r0, #7
 80007a4:	f001 fa90 	bl	8001cc8 <PWM_SetDutyCycle>
        }

        // Stop all mobility controls in UPPER mode
        PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, 0);
 80007a8:	2100      	movs	r1, #0
 80007aa:	2012      	movs	r0, #18
 80007ac:	f001 fa8c 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, 0);
 80007b0:	2100      	movs	r1, #0
 80007b2:	2013      	movs	r0, #19
 80007b4:	f001 fa88 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, 0);
 80007b8:	2100      	movs	r1, #0
 80007ba:	2010      	movs	r0, #16
 80007bc:	f001 fa84 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, 0);
 80007c0:	2100      	movs	r1, #0
 80007c2:	2011      	movs	r0, #17
 80007c4:	f001 fa80 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, 0);
 80007c8:	2100      	movs	r1, #0
 80007ca:	200c      	movs	r0, #12
 80007cc:	f001 fa7c 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, 0);
 80007d0:	2100      	movs	r1, #0
 80007d2:	200d      	movs	r0, #13
 80007d4:	f001 fa78 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, 0);
 80007d8:	2100      	movs	r1, #0
 80007da:	200e      	movs	r0, #14
 80007dc:	f001 fa74 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, 0);
 80007e0:	2100      	movs	r1, #0
 80007e2:	200f      	movs	r0, #15
 80007e4:	f001 fa70 	bl	8001cc8 <PWM_SetDutyCycle>
 80007e8:	e104      	b.n	80009f4 <Control_Update+0x474>
    }

    // ========================================================================
    // MODE LOWER - MOBILITY CONTROLS
    // ========================================================================
    else if (mode_lower)
 80007ea:	7f7b      	ldrb	r3, [r7, #29]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	f000 80f9 	beq.w	80009e4 <Control_Update+0x464>
        // LEFT STICK Y-AXIS: TRACK LEFT
        // --------------------------------------------------------------------
        // joy_left_y: 127→255 = Track Left Forward  (PWM_19) 0→100%
        //             127→0   = Track Left Backward (PWM_20) 0→100%

        if (lora_data->joy_left_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	885b      	ldrh	r3, [r3, #2]
 80007f6:	2b74      	cmp	r3, #116	@ 0x74
 80007f8:	d812      	bhi.n	8000820 <Control_Update+0x2a0>
        {
            // Moving DOWN (0-117) → Track Left Backward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, true);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	885b      	ldrh	r3, [r3, #2]
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	2101      	movs	r1, #1
 8000802:	4618      	mov	r0, r3
 8000804:	f000 f90e 	bl	8000a24 <MapJoystickToPWM>
 8000808:	4603      	mov	r3, r0
 800080a:	76fb      	strb	r3, [r7, #27]
            PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, pwm_value);
 800080c:	7efb      	ldrb	r3, [r7, #27]
 800080e:	4619      	mov	r1, r3
 8000810:	2013      	movs	r0, #19
 8000812:	f001 fa59 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, 0);
 8000816:	2100      	movs	r1, #0
 8000818:	2012      	movs	r0, #18
 800081a:	f001 fa55 	bl	8001cc8 <PWM_SetDutyCycle>
 800081e:	e01e      	b.n	800085e <Control_Update+0x2de>
        }
        else if (lora_data->joy_left_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	885b      	ldrh	r3, [r3, #2]
 8000824:	2b89      	cmp	r3, #137	@ 0x89
 8000826:	d912      	bls.n	800084e <Control_Update+0x2ce>
        {
            // Moving UP (137-255) → Track Left Forward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, false);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	885b      	ldrh	r3, [r3, #2]
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2100      	movs	r1, #0
 8000830:	4618      	mov	r0, r3
 8000832:	f000 f8f7 	bl	8000a24 <MapJoystickToPWM>
 8000836:	4603      	mov	r3, r0
 8000838:	773b      	strb	r3, [r7, #28]
            PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, pwm_value);
 800083a:	7f3b      	ldrb	r3, [r7, #28]
 800083c:	4619      	mov	r1, r3
 800083e:	2012      	movs	r0, #18
 8000840:	f001 fa42 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, 0);
 8000844:	2100      	movs	r1, #0
 8000846:	2013      	movs	r0, #19
 8000848:	f001 fa3e 	bl	8001cc8 <PWM_SetDutyCycle>
 800084c:	e007      	b.n	800085e <Control_Update+0x2de>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, 0);
 800084e:	2100      	movs	r1, #0
 8000850:	2012      	movs	r0, #18
 8000852:	f001 fa39 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, 0);
 8000856:	2100      	movs	r1, #0
 8000858:	2013      	movs	r0, #19
 800085a:	f001 fa35 	bl	8001cc8 <PWM_SetDutyCycle>
        // LEFT STICK X-AXIS: OUTRIGGER LEFT
        // --------------------------------------------------------------------
        // joy_left_x: 127→255 = Outrigger Left Up   (PWM_13) 0→100%
        //             127→0   = Outrigger Left Down (PWM_14) 0→100%

        if (lora_data->joy_left_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	2b74      	cmp	r3, #116	@ 0x74
 8000864:	d812      	bhi.n	800088c <Control_Update+0x30c>
        {
            // Moving LEFT (0-117) → Outrigger Left Down
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, true);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	881b      	ldrh	r3, [r3, #0]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2101      	movs	r1, #1
 800086e:	4618      	mov	r0, r3
 8000870:	f000 f8d8 	bl	8000a24 <MapJoystickToPWM>
 8000874:	4603      	mov	r3, r0
 8000876:	767b      	strb	r3, [r7, #25]
            PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, pwm_value);
 8000878:	7e7b      	ldrb	r3, [r7, #25]
 800087a:	4619      	mov	r1, r3
 800087c:	200d      	movs	r0, #13
 800087e:	f001 fa23 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, 0);
 8000882:	2100      	movs	r1, #0
 8000884:	200c      	movs	r0, #12
 8000886:	f001 fa1f 	bl	8001cc8 <PWM_SetDutyCycle>
 800088a:	e01e      	b.n	80008ca <Control_Update+0x34a>
        }
        else if (lora_data->joy_left_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	881b      	ldrh	r3, [r3, #0]
 8000890:	2b89      	cmp	r3, #137	@ 0x89
 8000892:	d912      	bls.n	80008ba <Control_Update+0x33a>
        {
            // Moving RIGHT (137-255) → Outrigger Left Up
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, false);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	881b      	ldrh	r3, [r3, #0]
 8000898:	b2db      	uxtb	r3, r3
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f000 f8c1 	bl	8000a24 <MapJoystickToPWM>
 80008a2:	4603      	mov	r3, r0
 80008a4:	76bb      	strb	r3, [r7, #26]
            PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, pwm_value);
 80008a6:	7ebb      	ldrb	r3, [r7, #26]
 80008a8:	4619      	mov	r1, r3
 80008aa:	200c      	movs	r0, #12
 80008ac:	f001 fa0c 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, 0);
 80008b0:	2100      	movs	r1, #0
 80008b2:	200d      	movs	r0, #13
 80008b4:	f001 fa08 	bl	8001cc8 <PWM_SetDutyCycle>
 80008b8:	e007      	b.n	80008ca <Control_Update+0x34a>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, 0);
 80008ba:	2100      	movs	r1, #0
 80008bc:	200c      	movs	r0, #12
 80008be:	f001 fa03 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, 0);
 80008c2:	2100      	movs	r1, #0
 80008c4:	200d      	movs	r0, #13
 80008c6:	f001 f9ff 	bl	8001cc8 <PWM_SetDutyCycle>
        // RIGHT STICK Y-AXIS: TRACK RIGHT
        // --------------------------------------------------------------------
        // joy_right_y: 127→255 = Track Right Forward  (PWM_17) 0→100%
        //              127→0   = Track Right Backward (PWM_18) 0→100%

        if (lora_data->joy_right_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	891b      	ldrh	r3, [r3, #8]
 80008ce:	2b74      	cmp	r3, #116	@ 0x74
 80008d0:	d812      	bhi.n	80008f8 <Control_Update+0x378>
        {
            // Moving DOWN (0-117) → Track Right Backward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, true);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	891b      	ldrh	r3, [r3, #8]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	2101      	movs	r1, #1
 80008da:	4618      	mov	r0, r3
 80008dc:	f000 f8a2 	bl	8000a24 <MapJoystickToPWM>
 80008e0:	4603      	mov	r3, r0
 80008e2:	75fb      	strb	r3, [r7, #23]
            PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, pwm_value);
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	4619      	mov	r1, r3
 80008e8:	2011      	movs	r0, #17
 80008ea:	f001 f9ed 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, 0);
 80008ee:	2100      	movs	r1, #0
 80008f0:	2010      	movs	r0, #16
 80008f2:	f001 f9e9 	bl	8001cc8 <PWM_SetDutyCycle>
 80008f6:	e01e      	b.n	8000936 <Control_Update+0x3b6>
        }
        else if (lora_data->joy_right_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	891b      	ldrh	r3, [r3, #8]
 80008fc:	2b89      	cmp	r3, #137	@ 0x89
 80008fe:	d912      	bls.n	8000926 <Control_Update+0x3a6>
        {
            // Moving UP (137-255) → Track Right Forward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, false);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	891b      	ldrh	r3, [r3, #8]
 8000904:	b2db      	uxtb	r3, r3
 8000906:	2100      	movs	r1, #0
 8000908:	4618      	mov	r0, r3
 800090a:	f000 f88b 	bl	8000a24 <MapJoystickToPWM>
 800090e:	4603      	mov	r3, r0
 8000910:	763b      	strb	r3, [r7, #24]
            PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, pwm_value);
 8000912:	7e3b      	ldrb	r3, [r7, #24]
 8000914:	4619      	mov	r1, r3
 8000916:	2010      	movs	r0, #16
 8000918:	f001 f9d6 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, 0);
 800091c:	2100      	movs	r1, #0
 800091e:	2011      	movs	r0, #17
 8000920:	f001 f9d2 	bl	8001cc8 <PWM_SetDutyCycle>
 8000924:	e007      	b.n	8000936 <Control_Update+0x3b6>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, 0);
 8000926:	2100      	movs	r1, #0
 8000928:	2010      	movs	r0, #16
 800092a:	f001 f9cd 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, 0);
 800092e:	2100      	movs	r1, #0
 8000930:	2011      	movs	r0, #17
 8000932:	f001 f9c9 	bl	8001cc8 <PWM_SetDutyCycle>
        // RIGHT STICK X-AXIS: OUTRIGGER RIGHT
        // --------------------------------------------------------------------
        // joy_right_x: 127→255 = Outrigger Right Up   (PWM_15) 0→100%
        //              127→0   = Outrigger Right Down (PWM_16) 0→100%

        if (lora_data->joy_right_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	88db      	ldrh	r3, [r3, #6]
 800093a:	2b74      	cmp	r3, #116	@ 0x74
 800093c:	d812      	bhi.n	8000964 <Control_Update+0x3e4>
        {
            // Moving LEFT (0-117) → Outrigger Right Down
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, true);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	88db      	ldrh	r3, [r3, #6]
 8000942:	b2db      	uxtb	r3, r3
 8000944:	2101      	movs	r1, #1
 8000946:	4618      	mov	r0, r3
 8000948:	f000 f86c 	bl	8000a24 <MapJoystickToPWM>
 800094c:	4603      	mov	r3, r0
 800094e:	757b      	strb	r3, [r7, #21]
            PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, pwm_value);
 8000950:	7d7b      	ldrb	r3, [r7, #21]
 8000952:	4619      	mov	r1, r3
 8000954:	200f      	movs	r0, #15
 8000956:	f001 f9b7 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, 0);
 800095a:	2100      	movs	r1, #0
 800095c:	200e      	movs	r0, #14
 800095e:	f001 f9b3 	bl	8001cc8 <PWM_SetDutyCycle>
 8000962:	e01e      	b.n	80009a2 <Control_Update+0x422>
        }
        else if (lora_data->joy_right_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	88db      	ldrh	r3, [r3, #6]
 8000968:	2b89      	cmp	r3, #137	@ 0x89
 800096a:	d912      	bls.n	8000992 <Control_Update+0x412>
        {
            // Moving RIGHT (137-255) → Outrigger Right Up
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, false);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	88db      	ldrh	r3, [r3, #6]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	2100      	movs	r1, #0
 8000974:	4618      	mov	r0, r3
 8000976:	f000 f855 	bl	8000a24 <MapJoystickToPWM>
 800097a:	4603      	mov	r3, r0
 800097c:	75bb      	strb	r3, [r7, #22]
            PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, pwm_value);
 800097e:	7dbb      	ldrb	r3, [r7, #22]
 8000980:	4619      	mov	r1, r3
 8000982:	200e      	movs	r0, #14
 8000984:	f001 f9a0 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, 0);
 8000988:	2100      	movs	r1, #0
 800098a:	200f      	movs	r0, #15
 800098c:	f001 f99c 	bl	8001cc8 <PWM_SetDutyCycle>
 8000990:	e007      	b.n	80009a2 <Control_Update+0x422>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, 0);
 8000992:	2100      	movs	r1, #0
 8000994:	200e      	movs	r0, #14
 8000996:	f001 f997 	bl	8001cc8 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, 0);
 800099a:	2100      	movs	r1, #0
 800099c:	200f      	movs	r0, #15
 800099e:	f001 f993 	bl	8001cc8 <PWM_SetDutyCycle>
        }

        // Stop all excavator controls in LOWER mode
        PWM_SetDutyCycle(PWM_1_CYLINDER_1_OUT, 0);
 80009a2:	2100      	movs	r1, #0
 80009a4:	2000      	movs	r0, #0
 80009a6:	f001 f98f 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_2_CYLINDER_1_IN, 0);
 80009aa:	2100      	movs	r1, #0
 80009ac:	2001      	movs	r0, #1
 80009ae:	f001 f98b 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, 0);
 80009b2:	2100      	movs	r1, #0
 80009b4:	2002      	movs	r0, #2
 80009b6:	f001 f987 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, 0);
 80009ba:	2100      	movs	r1, #0
 80009bc:	2003      	movs	r0, #3
 80009be:	f001 f983 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 80009c2:	2100      	movs	r1, #0
 80009c4:	2004      	movs	r0, #4
 80009c6:	f001 f97f 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 80009ca:	2100      	movs	r1, #0
 80009cc:	2005      	movs	r0, #5
 80009ce:	f001 f97b 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_11_SLEW_CW, 0);
 80009d2:	2100      	movs	r1, #0
 80009d4:	200a      	movs	r0, #10
 80009d6:	f001 f977 	bl	8001cc8 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_12_SLEW_CCW, 0);
 80009da:	2100      	movs	r1, #0
 80009dc:	200b      	movs	r0, #11
 80009de:	f001 f973 	bl	8001cc8 <PWM_SetDutyCycle>
 80009e2:	e007      	b.n	80009f4 <Control_Update+0x474>
    }

    // ========================================================================
    // MODE DUAL - RESERVED FOR FUTURE IMPLEMENTATION
    // ========================================================================
    else if (mode_dual)
 80009e4:	7fbb      	ldrb	r3, [r7, #30]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d002      	beq.n	80009f0 <Control_Update+0x470>
    {
        // TODO: Implement dual mode in the future
        // This mode will combine both excavator and mobility controls
        // Stop all outputs for now
        Control_EmergencyStop();
 80009ea:	f000 f815 	bl	8000a18 <Control_EmergencyStop>
 80009ee:	e001      	b.n	80009f4 <Control_Update+0x474>
    // INVALID MODE - EMERGENCY STOP
    // ========================================================================
    else
    {
        // Unknown mode combination - stop all outputs for safety
        Control_EmergencyStop();
 80009f0:	f000 f812 	bl	8000a18 <Control_EmergencyStop>
    // MOTOR STARTER CONTROL (PWM_21 on PE6)
    // ========================================================================
    // Motor starter is controlled by S1_1 hold logic from transmitter
    // When motor_active = 1, output 100% PWM to trigger relay/contactor
    // When motor_active = 0, output 0% PWM to stop motor
    if (lora_data->motor_active == 1)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	7e9b      	ldrb	r3, [r3, #26]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d104      	bne.n	8000a06 <Control_Update+0x486>
    {
        PWM_SetDutyCycle(PWM_21_MOTOR_STARTER, 100);  // Full PWM to trigger motor starter
 80009fc:	2164      	movs	r1, #100	@ 0x64
 80009fe:	2014      	movs	r0, #20
 8000a00:	f001 f962 	bl	8001cc8 <PWM_SetDutyCycle>
 8000a04:	e005      	b.n	8000a12 <Control_Update+0x492>
    }
    else
    {
        PWM_SetDutyCycle(PWM_21_MOTOR_STARTER, 0);    // Stop motor starter
 8000a06:	2100      	movs	r1, #0
 8000a08:	2014      	movs	r0, #20
 8000a0a:	f001 f95d 	bl	8001cc8 <PWM_SetDutyCycle>
 8000a0e:	e000      	b.n	8000a12 <Control_Update+0x492>
    if (lora_data == NULL) return;
 8000a10:	bf00      	nop
    }
}
 8000a12:	3720      	adds	r7, #32
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <Control_EmergencyStop>:
/**
  * @brief  Emergency stop - set all PWM outputs to 0%
  * @retval None
  */
void Control_EmergencyStop(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
    PWM_StopAll();
 8000a1c:	f001 f99c 	bl	8001d58 <PWM_StopAll>
}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <MapJoystickToPWM>:
  * @param  joystick_value: Raw joystick value (0-255)
  * @param  inverse: true = map 0-127 to 0-100%, false = map 127-255 to 0-100%
  * @retval PWM duty cycle percentage (40-80% when active, 0% when stopped)
  */
static uint8_t MapJoystickToPWM(uint8_t joystick_value, bool inverse)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	460a      	mov	r2, r1
 8000a2e:	71fb      	strb	r3, [r7, #7]
 8000a30:	4613      	mov	r3, r2
 8000a32:	71bb      	strb	r3, [r7, #6]
    uint8_t pwm_value = 0;
 8000a34:	2300      	movs	r3, #0
 8000a36:	73fb      	strb	r3, [r7, #15]

    if (inverse)
 8000a38:	79bb      	ldrb	r3, [r7, #6]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d012      	beq.n	8000a64 <MapJoystickToPWM+0x40>
    {
        // Map 0-127 to 100-0% (inverse: 0 = max, 127 = 0)
        if (joystick_value <= JOYSTICK_CENTER)
 8000a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	db1e      	blt.n	8000a84 <MapJoystickToPWM+0x60>
        {
            pwm_value = ((JOYSTICK_CENTER - joystick_value) * 100) / JOYSTICK_CENTER;
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000a4c:	2264      	movs	r2, #100	@ 0x64
 8000a4e:	fb02 f303 	mul.w	r3, r2, r3
 8000a52:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac0 <MapJoystickToPWM+0x9c>)
 8000a54:	fb82 1203 	smull	r1, r2, r2, r3
 8000a58:	441a      	add	r2, r3
 8000a5a:	1192      	asrs	r2, r2, #6
 8000a5c:	17db      	asrs	r3, r3, #31
 8000a5e:	1ad3      	subs	r3, r2, r3
 8000a60:	73fb      	strb	r3, [r7, #15]
 8000a62:	e00f      	b.n	8000a84 <MapJoystickToPWM+0x60>
        }
    }
    else
    {
        // Map 127-255 to 0-100% (normal: 127 = 0, 255 = max)
        if (joystick_value >= JOYSTICK_CENTER)
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	2b7e      	cmp	r3, #126	@ 0x7e
 8000a68:	d90c      	bls.n	8000a84 <MapJoystickToPWM+0x60>
        {
            pwm_value = ((joystick_value - JOYSTICK_CENTER) * 100) / JOYSTICK_CENTER;
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	3b7f      	subs	r3, #127	@ 0x7f
 8000a6e:	2264      	movs	r2, #100	@ 0x64
 8000a70:	fb02 f303 	mul.w	r3, r2, r3
 8000a74:	4a12      	ldr	r2, [pc, #72]	@ (8000ac0 <MapJoystickToPWM+0x9c>)
 8000a76:	fb82 1203 	smull	r1, r2, r2, r3
 8000a7a:	441a      	add	r2, r3
 8000a7c:	1192      	asrs	r2, r2, #6
 8000a7e:	17db      	asrs	r3, r3, #31
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	73fb      	strb	r3, [r7, #15]
        }
    }

    // Clamp to 0-100%
    if (pwm_value > 100) pwm_value = 100;
 8000a84:	7bfb      	ldrb	r3, [r7, #15]
 8000a86:	2b64      	cmp	r3, #100	@ 0x64
 8000a88:	d901      	bls.n	8000a8e <MapJoystickToPWM+0x6a>
 8000a8a:	2364      	movs	r3, #100	@ 0x64
 8000a8c:	73fb      	strb	r3, [r7, #15]

    // Apply PWM limiting: 0% stays 0%, 1-100% maps to 40-80%
    if (pwm_value > 0)
 8000a8e:	7bfb      	ldrb	r3, [r7, #15]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d00e      	beq.n	8000ab2 <MapJoystickToPWM+0x8e>
    {
        // Scale from 0-100% to PWM_MIN-PWM_MAX (40-80%)
        // Formula: output = min + (input * (max - min) / 100)
        pwm_value = PWM_MIN + ((pwm_value * (PWM_MAX - PWM_MIN)) / 100);
 8000a94:	7bfa      	ldrb	r2, [r7, #15]
 8000a96:	4613      	mov	r3, r2
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	4413      	add	r3, r2
 8000a9c:	011a      	lsls	r2, r3, #4
 8000a9e:	1ad3      	subs	r3, r2, r3
 8000aa0:	4a08      	ldr	r2, [pc, #32]	@ (8000ac4 <MapJoystickToPWM+0xa0>)
 8000aa2:	fb82 1203 	smull	r1, r2, r2, r3
 8000aa6:	1152      	asrs	r2, r2, #5
 8000aa8:	17db      	asrs	r3, r3, #31
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	330a      	adds	r3, #10
 8000ab0:	73fb      	strb	r3, [r7, #15]
    }

    return pwm_value;
 8000ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	3714      	adds	r7, #20
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abe:	4770      	bx	lr
 8000ac0:	81020409 	.word	0x81020409
 8000ac4:	51eb851f 	.word	0x51eb851f

08000ac8 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08c      	sub	sp, #48	@ 0x30
 8000acc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ace:	f107 031c 	add.w	r3, r7, #28
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	61bb      	str	r3, [r7, #24]
 8000ae2:	4b75      	ldr	r3, [pc, #468]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	4a74      	ldr	r2, [pc, #464]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000ae8:	f043 0310 	orr.w	r3, r3, #16
 8000aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aee:	4b72      	ldr	r3, [pc, #456]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	f003 0310 	and.w	r3, r3, #16
 8000af6:	61bb      	str	r3, [r7, #24]
 8000af8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	617b      	str	r3, [r7, #20]
 8000afe:	4b6e      	ldr	r3, [pc, #440]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b02:	4a6d      	ldr	r2, [pc, #436]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b04:	f043 0304 	orr.w	r3, r3, #4
 8000b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0a:	4b6b      	ldr	r3, [pc, #428]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	f003 0304 	and.w	r3, r3, #4
 8000b12:	617b      	str	r3, [r7, #20]
 8000b14:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b16:	2300      	movs	r3, #0
 8000b18:	613b      	str	r3, [r7, #16]
 8000b1a:	4b67      	ldr	r3, [pc, #412]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1e:	4a66      	ldr	r2, [pc, #408]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b26:	4b64      	ldr	r3, [pc, #400]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b2e:	613b      	str	r3, [r7, #16]
 8000b30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	4b60      	ldr	r3, [pc, #384]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	4a5f      	ldr	r2, [pc, #380]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b3c:	f043 0301 	orr.w	r3, r3, #1
 8000b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b42:	4b5d      	ldr	r3, [pc, #372]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	4b59      	ldr	r3, [pc, #356]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b56:	4a58      	ldr	r2, [pc, #352]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b58:	f043 0302 	orr.w	r3, r3, #2
 8000b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5e:	4b56      	ldr	r3, [pc, #344]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b62:	f003 0302 	and.w	r3, r3, #2
 8000b66:	60bb      	str	r3, [r7, #8]
 8000b68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b52      	ldr	r3, [pc, #328]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	4a51      	ldr	r2, [pc, #324]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b74:	f043 0308 	orr.w	r3, r3, #8
 8000b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b7a:	4b4f      	ldr	r3, [pc, #316]	@ (8000cb8 <MX_GPIO_Init+0x1f0>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	f003 0308 	and.w	r3, r3, #8
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin, GPIO_PIN_RESET);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2138      	movs	r1, #56	@ 0x38
 8000b8a:	484c      	ldr	r0, [pc, #304]	@ (8000cbc <MX_GPIO_Init+0x1f4>)
 8000b8c:	f001 ff96 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	2101      	movs	r1, #1
 8000b94:	484a      	ldr	r0, [pc, #296]	@ (8000cc0 <MX_GPIO_Init+0x1f8>)
 8000b96:	f001 ff91 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2110      	movs	r1, #16
 8000b9e:	4849      	ldr	r0, [pc, #292]	@ (8000cc4 <MX_GPIO_Init+0x1fc>)
 8000ba0:	f001 ff8c 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000baa:	4847      	ldr	r0, [pc, #284]	@ (8000cc8 <MX_GPIO_Init+0x200>)
 8000bac:	f001 ff86 	bl	8002abc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin;
 8000bb0:	2338      	movs	r3, #56	@ 0x38
 8000bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb4:	2301      	movs	r3, #1
 8000bb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bc0:	f107 031c 	add.w	r3, r7, #28
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	483d      	ldr	r0, [pc, #244]	@ (8000cbc <MX_GPIO_Init+0x1f4>)
 8000bc8:	f001 fddc 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000bcc:	2301      	movs	r3, #1
 8000bce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000bdc:	f107 031c 	add.w	r3, r7, #28
 8000be0:	4619      	mov	r1, r3
 8000be2:	4837      	ldr	r0, [pc, #220]	@ (8000cc0 <MX_GPIO_Init+0x1f8>)
 8000be4:	f001 fdce 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000be8:	2308      	movs	r3, #8
 8000bea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bec:	2302      	movs	r3, #2
 8000bee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bf8:	2305      	movs	r3, #5
 8000bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000bfc:	f107 031c 	add.w	r3, r7, #28
 8000c00:	4619      	mov	r1, r3
 8000c02:	482f      	ldr	r0, [pc, #188]	@ (8000cc0 <MX_GPIO_Init+0x1f8>)
 8000c04:	f001 fdbe 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000c14:	f107 031c 	add.w	r3, r7, #28
 8000c18:	4619      	mov	r1, r3
 8000c1a:	482b      	ldr	r0, [pc, #172]	@ (8000cc8 <MX_GPIO_Init+0x200>)
 8000c1c:	f001 fdb2 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000c20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c26:	2302      	movs	r3, #2
 8000c28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c32:	2305      	movs	r3, #5
 8000c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000c36:	f107 031c 	add.w	r3, r7, #28
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4822      	ldr	r0, [pc, #136]	@ (8000cc8 <MX_GPIO_Init+0x200>)
 8000c3e:	f001 fda1 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8000c42:	2310      	movs	r3, #16
 8000c44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c46:	2301      	movs	r3, #1
 8000c48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8000c52:	f107 031c 	add.w	r3, r7, #28
 8000c56:	4619      	mov	r1, r3
 8000c58:	481a      	ldr	r0, [pc, #104]	@ (8000cc4 <MX_GPIO_Init+0x1fc>)
 8000c5a:	f001 fd93 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000c5e:	2320      	movs	r3, #32
 8000c60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c62:	2300      	movs	r3, #0
 8000c64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c66:	2300      	movs	r3, #0
 8000c68:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c6a:	f107 031c 	add.w	r3, r7, #28
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4814      	ldr	r0, [pc, #80]	@ (8000cc4 <MX_GPIO_Init+0x1fc>)
 8000c72:	f001 fd87 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c76:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c84:	2300      	movs	r3, #0
 8000c86:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c88:	f107 031c 	add.w	r3, r7, #28
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	480e      	ldr	r0, [pc, #56]	@ (8000cc8 <MX_GPIO_Init+0x200>)
 8000c90:	f001 fd78 	bl	8002784 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000c94:	2302      	movs	r3, #2
 8000c96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c98:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000c9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000ca2:	f107 031c 	add.w	r3, r7, #28
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4804      	ldr	r0, [pc, #16]	@ (8000cbc <MX_GPIO_Init+0x1f4>)
 8000caa:	f001 fd6b 	bl	8002784 <HAL_GPIO_Init>

}
 8000cae:	bf00      	nop
 8000cb0:	3730      	adds	r7, #48	@ 0x30
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40020800 	.word	0x40020800
 8000cc4:	40020c00 	.word	0x40020c00
 8000cc8:	40020400 	.word	0x40020400

08000ccc <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000cd0:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000cd2:	4a14      	ldr	r2, [pc, #80]	@ (8000d24 <MX_I2S3_Init+0x58>)
 8000cd4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000cd6:	4b12      	ldr	r3, [pc, #72]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000cd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cdc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000cde:	4b10      	ldr	r3, [pc, #64]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000cea:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000cf2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000cf6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000cf8:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000cfe:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000d04:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000d0a:	4805      	ldr	r0, [pc, #20]	@ (8000d20 <MX_I2S3_Init+0x54>)
 8000d0c:	f001 fef0 	bl	8002af0 <HAL_I2S_Init>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000d16:	f000 fd57 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000168 	.word	0x20000168
 8000d24:	40003c00 	.word	0x40003c00

08000d28 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b08e      	sub	sp, #56	@ 0x38
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
 8000d38:	605a      	str	r2, [r3, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
 8000d3c:	60da      	str	r2, [r3, #12]
 8000d3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a31      	ldr	r2, [pc, #196]	@ (8000e18 <HAL_I2S_MspInit+0xf0>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d15a      	bne.n	8000e0e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000d5c:	23c0      	movs	r3, #192	@ 0xc0
 8000d5e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000d60:	2302      	movs	r3, #2
 8000d62:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d64:	f107 0314 	add.w	r3, r7, #20
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f004 fa4b 	bl	8005204 <HAL_RCCEx_PeriphCLKConfig>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000d74:	f000 fd28 	bl	80017c8 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d78:	2300      	movs	r3, #0
 8000d7a:	613b      	str	r3, [r7, #16]
 8000d7c:	4b27      	ldr	r3, [pc, #156]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d80:	4a26      	ldr	r2, [pc, #152]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d86:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d88:	4b24      	ldr	r3, [pc, #144]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d90:	613b      	str	r3, [r7, #16]
 8000d92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	4b20      	ldr	r3, [pc, #128]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	60fb      	str	r3, [r7, #12]
 8000dae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db0:	2300      	movs	r3, #0
 8000db2:	60bb      	str	r3, [r7, #8]
 8000db4:	4b19      	ldr	r3, [pc, #100]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db8:	4a18      	ldr	r2, [pc, #96]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000dba:	f043 0304 	orr.w	r3, r3, #4
 8000dbe:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc0:	4b16      	ldr	r3, [pc, #88]	@ (8000e1c <HAL_I2S_MspInit+0xf4>)
 8000dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc4:	f003 0304 	and.w	r3, r3, #4
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000dcc:	2310      	movs	r3, #16
 8000dce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ddc:	2306      	movs	r3, #6
 8000dde:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000de0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000de4:	4619      	mov	r1, r3
 8000de6:	480e      	ldr	r0, [pc, #56]	@ (8000e20 <HAL_I2S_MspInit+0xf8>)
 8000de8:	f001 fccc 	bl	8002784 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8000dec:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000df0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000dfe:	2306      	movs	r3, #6
 8000e00:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e06:	4619      	mov	r1, r3
 8000e08:	4806      	ldr	r0, [pc, #24]	@ (8000e24 <HAL_I2S_MspInit+0xfc>)
 8000e0a:	f001 fcbb 	bl	8002784 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000e0e:	bf00      	nop
 8000e10:	3738      	adds	r7, #56	@ 0x38
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40003c00 	.word	0x40003c00
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020000 	.word	0x40020000
 8000e24:	40020800 	.word	0x40020800

08000e28 <LoRa_CalculateChecksum>:
  * @param  data: pointer to data buffer
  * @param  size: size of data
  * @retval checksum value
  */
static uint8_t LoRa_CalculateChecksum(const uint8_t* data, uint16_t size)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	460b      	mov	r3, r1
 8000e32:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0;
 8000e34:	2300      	movs	r3, #0
 8000e36:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000e38:	2300      	movs	r3, #0
 8000e3a:	81bb      	strh	r3, [r7, #12]
 8000e3c:	e009      	b.n	8000e52 <LoRa_CalculateChecksum+0x2a>
    {
        checksum ^= data[i];
 8000e3e:	89bb      	ldrh	r3, [r7, #12]
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	4413      	add	r3, r2
 8000e44:	781a      	ldrb	r2, [r3, #0]
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	4053      	eors	r3, r2
 8000e4a:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000e4c:	89bb      	ldrh	r3, [r7, #12]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	81bb      	strh	r3, [r7, #12]
 8000e52:	89ba      	ldrh	r2, [r7, #12]
 8000e54:	887b      	ldrh	r3, [r7, #2]
 8000e56:	429a      	cmp	r2, r3
 8000e58:	d3f1      	bcc.n	8000e3e <LoRa_CalculateChecksum+0x16>
    }
    return checksum;
 8000e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3714      	adds	r7, #20
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 8000e72:	4b1a      	ldr	r3, [pc, #104]	@ (8000edc <LoRa_SetMode+0x74>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d02b      	beq.n	8000ed2 <LoRa_SetMode+0x6a>
 8000e7a:	4b19      	ldr	r3, [pc, #100]	@ (8000ee0 <LoRa_SetMode+0x78>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d027      	beq.n	8000ed2 <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d110      	bne.n	8000eaa <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 8000e88:	4b14      	ldr	r3, [pc, #80]	@ (8000edc <LoRa_SetMode+0x74>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a15      	ldr	r2, [pc, #84]	@ (8000ee4 <LoRa_SetMode+0x7c>)
 8000e8e:	8811      	ldrh	r1, [r2, #0]
 8000e90:	2201      	movs	r2, #1
 8000e92:	4618      	mov	r0, r3
 8000e94:	f001 fe12 	bl	8002abc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <LoRa_SetMode+0x78>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a12      	ldr	r2, [pc, #72]	@ (8000ee8 <LoRa_SetMode+0x80>)
 8000e9e:	8811      	ldrh	r1, [r2, #0]
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f001 fe0a 	bl	8002abc <HAL_GPIO_WritePin>
 8000ea8:	e00f      	b.n	8000eca <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000eaa:	4b0c      	ldr	r3, [pc, #48]	@ (8000edc <LoRa_SetMode+0x74>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee4 <LoRa_SetMode+0x7c>)
 8000eb0:	8811      	ldrh	r1, [r2, #0]
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f001 fe01 	bl	8002abc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 8000eba:	4b09      	ldr	r3, [pc, #36]	@ (8000ee0 <LoRa_SetMode+0x78>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee8 <LoRa_SetMode+0x80>)
 8000ec0:	8811      	ldrh	r1, [r2, #0]
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f001 fdf9 	bl	8002abc <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 8000eca:	2032      	movs	r0, #50	@ 0x32
 8000ecc:	f001 fa92 	bl	80023f4 <HAL_Delay>
 8000ed0:	e000      	b.n	8000ed4 <LoRa_SetMode+0x6c>
        return;
 8000ed2:	bf00      	nop
}
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	200001b4 	.word	0x200001b4
 8000ee0:	200001bc 	.word	0x200001bc
 8000ee4:	200001b8 	.word	0x200001b8
 8000ee8:	200001c0 	.word	0x200001c0

08000eec <LoRa_Receiver_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Receiver_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
                        GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	603b      	str	r3, [r7, #0]
 8000ef8:	4613      	mov	r3, r2
 8000efa:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000efc:	4a1a      	ldr	r2, [pc, #104]	@ (8000f68 <LoRa_Receiver_Init+0x7c>)
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000f02:	4a1a      	ldr	r2, [pc, #104]	@ (8000f6c <LoRa_Receiver_Init+0x80>)
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000f08:	4a19      	ldr	r2, [pc, #100]	@ (8000f70 <LoRa_Receiver_Init+0x84>)
 8000f0a:	88fb      	ldrh	r3, [r7, #6]
 8000f0c:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000f0e:	4a19      	ldr	r2, [pc, #100]	@ (8000f74 <LoRa_Receiver_Init+0x88>)
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000f14:	4a18      	ldr	r2, [pc, #96]	@ (8000f78 <LoRa_Receiver_Init+0x8c>)
 8000f16:	8b3b      	ldrh	r3, [r7, #24]
 8000f18:	8013      	strh	r3, [r2, #0]

    rx_state = RX_STATE_WAIT_HEADER1;
 8000f1a:	4b18      	ldr	r3, [pc, #96]	@ (8000f7c <LoRa_Receiver_Init+0x90>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	701a      	strb	r2, [r3, #0]
    rx_count = 0;
 8000f20:	4b17      	ldr	r3, [pc, #92]	@ (8000f80 <LoRa_Receiver_Init+0x94>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	701a      	strb	r2, [r3, #0]
    packet_ready = false;
 8000f26:	4b17      	ldr	r3, [pc, #92]	@ (8000f84 <LoRa_Receiver_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
    memset(rx_packet, 0, PACKET_DATA_SIZE);
 8000f2c:	2208      	movs	r2, #8
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4815      	ldr	r0, [pc, #84]	@ (8000f88 <LoRa_Receiver_Init+0x9c>)
 8000f32:	f00a f8d7 	bl	800b0e4 <memset>
    memset(&received_data, 0, sizeof(LoRa_ReceivedData_t));
 8000f36:	221a      	movs	r2, #26
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4814      	ldr	r0, [pc, #80]	@ (8000f8c <LoRa_Receiver_Init+0xa0>)
 8000f3c:	f00a f8d2 	bl	800b0e4 <memset>

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000f40:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <LoRa_Receiver_Init+0x7c>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d00a      	beq.n	8000f5e <LoRa_Receiver_Init+0x72>
 8000f48:	4b08      	ldr	r3, [pc, #32]	@ (8000f6c <LoRa_Receiver_Init+0x80>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d006      	beq.n	8000f5e <LoRa_Receiver_Init+0x72>
 8000f50:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <LoRa_Receiver_Init+0x88>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d002      	beq.n	8000f5e <LoRa_Receiver_Init+0x72>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f7ff ff85 	bl	8000e68 <LoRa_SetMode>
    }
}
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200001b0 	.word	0x200001b0
 8000f6c:	200001b4 	.word	0x200001b4
 8000f70:	200001b8 	.word	0x200001b8
 8000f74:	200001bc 	.word	0x200001bc
 8000f78:	200001c0 	.word	0x200001c0
 8000f7c:	200001de 	.word	0x200001de
 8000f80:	200001e9 	.word	0x200001e9
 8000f84:	200001ea 	.word	0x200001ea
 8000f88:	200001e0 	.word	0x200001e0
 8000f8c:	200001c4 	.word	0x200001c4

08000f90 <LoRa_Receiver_Configure>:
  * @note   MUST be called once during initialization
  * @note   Configuration MUST BE SAME as transmitter
  * @retval true if successful
  */
bool LoRa_Receiver_Configure(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
    if (huart_lora == NULL || M0_Port == NULL || M1_Port == NULL)
 8000f96:	4b20      	ldr	r3, [pc, #128]	@ (8001018 <LoRa_Receiver_Configure+0x88>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d007      	beq.n	8000fae <LoRa_Receiver_Configure+0x1e>
 8000f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800101c <LoRa_Receiver_Configure+0x8c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <LoRa_Receiver_Configure+0x1e>
 8000fa6:	4b1e      	ldr	r3, [pc, #120]	@ (8001020 <LoRa_Receiver_Configure+0x90>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d101      	bne.n	8000fb2 <LoRa_Receiver_Configure+0x22>
    {
        return false;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	e02e      	b.n	8001010 <LoRa_Receiver_Configure+0x80>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	f7ff ff58 	bl	8000e68 <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000fb8:	23c0      	movs	r3, #192	@ 0xc0
 8000fba:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000fc0:	2308      	movs	r3, #8
 8000fc2:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000fcc:	2362      	movs	r3, #98	@ 0x62
 8000fce:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000fd0:	23a0      	movs	r3, #160	@ 0xa0
 8000fd2:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000fd4:	2317      	movs	r3, #23
 8000fd6:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000fd8:	2384      	movs	r3, #132	@ 0x84
 8000fda:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <LoRa_Receiver_Configure+0x88>)
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	1d39      	adds	r1, r7, #4
 8000fea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fee:	220b      	movs	r2, #11
 8000ff0:	f004 ffd1 	bl	8005f96 <HAL_UART_Transmit>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 8000ff8:	2064      	movs	r0, #100	@ 0x64
 8000ffa:	f001 f9fb 	bl	80023f4 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000ffe:	2000      	movs	r0, #0
 8001000:	f7ff ff32 	bl	8000e68 <LoRa_SetMode>

    return (status == HAL_OK);
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	2b00      	cmp	r3, #0
 8001008:	bf0c      	ite	eq
 800100a:	2301      	moveq	r3, #1
 800100c:	2300      	movne	r3, #0
 800100e:	b2db      	uxtb	r3, r3
}
 8001010:	4618      	mov	r0, r3
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	200001b0 	.word	0x200001b0
 800101c:	200001b4 	.word	0x200001b4
 8001020:	200001bc 	.word	0x200001bc

08001024 <LoRa_Receiver_StartListening>:
/**
  * @brief  Start listening for LoRa data (using interrupt)
  * @retval None
  */
void LoRa_Receiver_StartListening(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
    if (huart_lora != NULL)
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <LoRa_Receiver_StartListening+0x20>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d006      	beq.n	800103e <LoRa_Receiver_StartListening+0x1a>
    {
        // Start receiving data in interrupt mode (one byte at a time)
        HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8001030:	4b04      	ldr	r3, [pc, #16]	@ (8001044 <LoRa_Receiver_StartListening+0x20>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	2201      	movs	r2, #1
 8001036:	4904      	ldr	r1, [pc, #16]	@ (8001048 <LoRa_Receiver_StartListening+0x24>)
 8001038:	4618      	mov	r0, r3
 800103a:	f005 f837 	bl	80060ac <HAL_UART_Receive_IT>
    }
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	200001b0 	.word	0x200001b0
 8001048:	200001e8 	.word	0x200001e8

0800104c <LoRa_Receiver_IsDataAvailable>:
/**
  * @brief  Check if data packet is available
  * @retval true if packet ready, false otherwise
  */
bool LoRa_Receiver_IsDataAvailable(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
    return packet_ready;
 8001050:	4b03      	ldr	r3, [pc, #12]	@ (8001060 <LoRa_Receiver_IsDataAvailable+0x14>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	b2db      	uxtb	r3, r3
}
 8001056:	4618      	mov	r0, r3
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	200001ea 	.word	0x200001ea

08001064 <LoRa_Receiver_GetData>:
  * @brief  Get received data packet
  * @param  data: pointer to LoRa_ReceivedData_t structure
  * @retval true if successful, false otherwise
  */
bool LoRa_Receiver_GetData(LoRa_ReceivedData_t *data)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
    if (!packet_ready || data == NULL)
 800106c:	4b0c      	ldr	r3, [pc, #48]	@ (80010a0 <LoRa_Receiver_GetData+0x3c>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	f083 0301 	eor.w	r3, r3, #1
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <LoRa_Receiver_GetData+0x1e>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d101      	bne.n	8001086 <LoRa_Receiver_GetData+0x22>
    {
        return false;
 8001082:	2300      	movs	r3, #0
 8001084:	e008      	b.n	8001098 <LoRa_Receiver_GetData+0x34>
    }

    // Copy data
    memcpy(data, &received_data, sizeof(LoRa_ReceivedData_t));
 8001086:	221a      	movs	r2, #26
 8001088:	4906      	ldr	r1, [pc, #24]	@ (80010a4 <LoRa_Receiver_GetData+0x40>)
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f00a f858 	bl	800b140 <memcpy>

    // Reset flag
    packet_ready = false;
 8001090:	4b03      	ldr	r3, [pc, #12]	@ (80010a0 <LoRa_Receiver_GetData+0x3c>)
 8001092:	2200      	movs	r2, #0
 8001094:	701a      	strb	r2, [r3, #0]

    return true;
 8001096:	2301      	movs	r3, #1
}
 8001098:	4618      	mov	r0, r3
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	200001ea 	.word	0x200001ea
 80010a4:	200001c4 	.word	0x200001c4

080010a8 <LoRa_Receiver_IRQHandler>:
  * @note   This function should be called from HAL_UART_RxCpltCallback
  * @note   Uses state machine for packet synchronization
  * @retval None
  */
void LoRa_Receiver_IRQHandler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
    if (huart_lora == NULL) return;
 80010ae:	4b32      	ldr	r3, [pc, #200]	@ (8001178 <LoRa_Receiver_IRQHandler+0xd0>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d05c      	beq.n	8001170 <LoRa_Receiver_IRQHandler+0xc8>

    switch (rx_state)
 80010b6:	4b31      	ldr	r3, [pc, #196]	@ (800117c <LoRa_Receiver_IRQHandler+0xd4>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b03      	cmp	r3, #3
 80010bc:	d850      	bhi.n	8001160 <LoRa_Receiver_IRQHandler+0xb8>
 80010be:	a201      	add	r2, pc, #4	@ (adr r2, 80010c4 <LoRa_Receiver_IRQHandler+0x1c>)
 80010c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010c4:	080010d5 	.word	0x080010d5
 80010c8:	080010e5 	.word	0x080010e5
 80010cc:	08001103 	.word	0x08001103
 80010d0:	0800112d 	.word	0x0800112d
    {
        case RX_STATE_WAIT_HEADER1:
            if (rx_byte == PACKET_HEADER1)  // Wait for 0xAA
 80010d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001180 <LoRa_Receiver_IRQHandler+0xd8>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2baa      	cmp	r3, #170	@ 0xaa
 80010da:	d13e      	bne.n	800115a <LoRa_Receiver_IRQHandler+0xb2>
            {
                rx_state = RX_STATE_WAIT_HEADER2;
 80010dc:	4b27      	ldr	r3, [pc, #156]	@ (800117c <LoRa_Receiver_IRQHandler+0xd4>)
 80010de:	2201      	movs	r2, #1
 80010e0:	701a      	strb	r2, [r3, #0]
            }
            break;
 80010e2:	e03a      	b.n	800115a <LoRa_Receiver_IRQHandler+0xb2>

        case RX_STATE_WAIT_HEADER2:
            if (rx_byte == PACKET_HEADER2)  // Wait for 0x55
 80010e4:	4b26      	ldr	r3, [pc, #152]	@ (8001180 <LoRa_Receiver_IRQHandler+0xd8>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b55      	cmp	r3, #85	@ 0x55
 80010ea:	d106      	bne.n	80010fa <LoRa_Receiver_IRQHandler+0x52>
            {
                rx_state = RX_STATE_RECEIVING_DATA;
 80010ec:	4b23      	ldr	r3, [pc, #140]	@ (800117c <LoRa_Receiver_IRQHandler+0xd4>)
 80010ee:	2202      	movs	r2, #2
 80010f0:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 80010f2:	4b24      	ldr	r3, [pc, #144]	@ (8001184 <LoRa_Receiver_IRQHandler+0xdc>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
            else
            {
                // Wrong header, go back to waiting
                rx_state = RX_STATE_WAIT_HEADER1;
            }
            break;
 80010f8:	e032      	b.n	8001160 <LoRa_Receiver_IRQHandler+0xb8>
                rx_state = RX_STATE_WAIT_HEADER1;
 80010fa:	4b20      	ldr	r3, [pc, #128]	@ (800117c <LoRa_Receiver_IRQHandler+0xd4>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
            break;
 8001100:	e02e      	b.n	8001160 <LoRa_Receiver_IRQHandler+0xb8>

        case RX_STATE_RECEIVING_DATA:
            // Collect 8 bytes of data
            rx_packet[rx_count++] = rx_byte;
 8001102:	4b20      	ldr	r3, [pc, #128]	@ (8001184 <LoRa_Receiver_IRQHandler+0xdc>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	1c5a      	adds	r2, r3, #1
 800110a:	b2d1      	uxtb	r1, r2
 800110c:	4a1d      	ldr	r2, [pc, #116]	@ (8001184 <LoRa_Receiver_IRQHandler+0xdc>)
 800110e:	7011      	strb	r1, [r2, #0]
 8001110:	461a      	mov	r2, r3
 8001112:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <LoRa_Receiver_IRQHandler+0xd8>)
 8001114:	7819      	ldrb	r1, [r3, #0]
 8001116:	4b1c      	ldr	r3, [pc, #112]	@ (8001188 <LoRa_Receiver_IRQHandler+0xe0>)
 8001118:	5499      	strb	r1, [r3, r2]

            if (rx_count >= PACKET_DATA_SIZE)
 800111a:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <LoRa_Receiver_IRQHandler+0xdc>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	2b07      	cmp	r3, #7
 8001122:	d91c      	bls.n	800115e <LoRa_Receiver_IRQHandler+0xb6>
            {
                rx_state = RX_STATE_WAIT_CHECKSUM;
 8001124:	4b15      	ldr	r3, [pc, #84]	@ (800117c <LoRa_Receiver_IRQHandler+0xd4>)
 8001126:	2203      	movs	r2, #3
 8001128:	701a      	strb	r2, [r3, #0]
            }
            break;
 800112a:	e018      	b.n	800115e <LoRa_Receiver_IRQHandler+0xb6>

        case RX_STATE_WAIT_CHECKSUM:
            // Validate checksum
            {
                uint8_t calculated_checksum = LoRa_CalculateChecksum(rx_packet, PACKET_DATA_SIZE);
 800112c:	2108      	movs	r1, #8
 800112e:	4816      	ldr	r0, [pc, #88]	@ (8001188 <LoRa_Receiver_IRQHandler+0xe0>)
 8001130:	f7ff fe7a 	bl	8000e28 <LoRa_CalculateChecksum>
 8001134:	4603      	mov	r3, r0
 8001136:	71fb      	strb	r3, [r7, #7]

                if (calculated_checksum == rx_byte)
 8001138:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <LoRa_Receiver_IRQHandler+0xd8>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	79fa      	ldrb	r2, [r7, #7]
 800113e:	429a      	cmp	r2, r3
 8001140:	d104      	bne.n	800114c <LoRa_Receiver_IRQHandler+0xa4>
                {
                    // Checksum valid! Parse packet
                    LoRa_ParseBinaryPacket();
 8001142:	f000 f825 	bl	8001190 <LoRa_ParseBinaryPacket>
                    packet_ready = true;
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <LoRa_Receiver_IRQHandler+0xe4>)
 8001148:	2201      	movs	r2, #1
 800114a:	701a      	strb	r2, [r3, #0]
                }
                // else: Checksum invalid, discard packet

                // Reset state machine for next packet
                rx_state = RX_STATE_WAIT_HEADER1;
 800114c:	4b0b      	ldr	r3, [pc, #44]	@ (800117c <LoRa_Receiver_IRQHandler+0xd4>)
 800114e:	2200      	movs	r2, #0
 8001150:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 8001152:	4b0c      	ldr	r3, [pc, #48]	@ (8001184 <LoRa_Receiver_IRQHandler+0xdc>)
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001158:	e002      	b.n	8001160 <LoRa_Receiver_IRQHandler+0xb8>
            break;
 800115a:	bf00      	nop
 800115c:	e000      	b.n	8001160 <LoRa_Receiver_IRQHandler+0xb8>
            break;
 800115e:	bf00      	nop
    }

    // Continue receiving next byte
    HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8001160:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <LoRa_Receiver_IRQHandler+0xd0>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2201      	movs	r2, #1
 8001166:	4906      	ldr	r1, [pc, #24]	@ (8001180 <LoRa_Receiver_IRQHandler+0xd8>)
 8001168:	4618      	mov	r0, r3
 800116a:	f004 ff9f 	bl	80060ac <HAL_UART_Receive_IT>
 800116e:	e000      	b.n	8001172 <LoRa_Receiver_IRQHandler+0xca>
    if (huart_lora == NULL) return;
 8001170:	bf00      	nop
}
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	200001b0 	.word	0x200001b0
 800117c:	200001de 	.word	0x200001de
 8001180:	200001e8 	.word	0x200001e8
 8001184:	200001e9 	.word	0x200001e9
 8001188:	200001e0 	.word	0x200001e0
 800118c:	200001ea 	.word	0x200001ea

08001190 <LoRa_ParseBinaryPacket>:
  *         Byte 5: r1
  *         Byte 6-7: switches (2 bytes bit-packed)
  * @retval None
  */
static void LoRa_ParseBinaryPacket(void)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
    // Direct copy from packet buffer
    received_data.joy_left_x = rx_packet[0];
 8001196:	4b50      	ldr	r3, [pc, #320]	@ (80012d8 <LoRa_ParseBinaryPacket+0x148>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	461a      	mov	r2, r3
 800119c:	4b4f      	ldr	r3, [pc, #316]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 800119e:	801a      	strh	r2, [r3, #0]
    received_data.joy_left_y = rx_packet[1];
 80011a0:	4b4d      	ldr	r3, [pc, #308]	@ (80012d8 <LoRa_ParseBinaryPacket+0x148>)
 80011a2:	785b      	ldrb	r3, [r3, #1]
 80011a4:	461a      	mov	r2, r3
 80011a6:	4b4d      	ldr	r3, [pc, #308]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 80011a8:	805a      	strh	r2, [r3, #2]
    received_data.joy_right_x = rx_packet[2];
 80011aa:	4b4b      	ldr	r3, [pc, #300]	@ (80012d8 <LoRa_ParseBinaryPacket+0x148>)
 80011ac:	789b      	ldrb	r3, [r3, #2]
 80011ae:	461a      	mov	r2, r3
 80011b0:	4b4a      	ldr	r3, [pc, #296]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 80011b2:	80da      	strh	r2, [r3, #6]
    received_data.joy_right_y = rx_packet[3];
 80011b4:	4b48      	ldr	r3, [pc, #288]	@ (80012d8 <LoRa_ParseBinaryPacket+0x148>)
 80011b6:	78db      	ldrb	r3, [r3, #3]
 80011b8:	461a      	mov	r2, r3
 80011ba:	4b48      	ldr	r3, [pc, #288]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 80011bc:	811a      	strh	r2, [r3, #8]
    received_data.r8 = rx_packet[4];
 80011be:	4b46      	ldr	r3, [pc, #280]	@ (80012d8 <LoRa_ParseBinaryPacket+0x148>)
 80011c0:	791b      	ldrb	r3, [r3, #4]
 80011c2:	461a      	mov	r2, r3
 80011c4:	4b45      	ldr	r3, [pc, #276]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 80011c6:	831a      	strh	r2, [r3, #24]
    received_data.r1 = rx_packet[5];
 80011c8:	4b43      	ldr	r3, [pc, #268]	@ (80012d8 <LoRa_ParseBinaryPacket+0x148>)
 80011ca:	795b      	ldrb	r3, [r3, #5]
 80011cc:	461a      	mov	r2, r3
 80011ce:	4b43      	ldr	r3, [pc, #268]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 80011d0:	82da      	strh	r2, [r3, #22]

    // Extract bit-packed switches from bytes 6-7
    uint16_t switches = (rx_packet[7] << 8) | rx_packet[6];
 80011d2:	4b41      	ldr	r3, [pc, #260]	@ (80012d8 <LoRa_ParseBinaryPacket+0x148>)
 80011d4:	79db      	ldrb	r3, [r3, #7]
 80011d6:	021b      	lsls	r3, r3, #8
 80011d8:	b21a      	sxth	r2, r3
 80011da:	4b3f      	ldr	r3, [pc, #252]	@ (80012d8 <LoRa_ParseBinaryPacket+0x148>)
 80011dc:	799b      	ldrb	r3, [r3, #6]
 80011de:	b21b      	sxth	r3, r3
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b21b      	sxth	r3, r3
 80011e4:	80fb      	strh	r3, [r7, #6]
    received_data.joy_left_btn1 = (switches >> 0) & 0x01;
 80011e6:	88fb      	ldrh	r3, [r7, #6]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	b2da      	uxtb	r2, r3
 80011f0:	4b3a      	ldr	r3, [pc, #232]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 80011f2:	711a      	strb	r2, [r3, #4]
    received_data.joy_left_btn2 = (switches >> 1) & 0x01;
 80011f4:	88fb      	ldrh	r3, [r7, #6]
 80011f6:	085b      	lsrs	r3, r3, #1
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	f003 0301 	and.w	r3, r3, #1
 8001200:	b2da      	uxtb	r2, r3
 8001202:	4b36      	ldr	r3, [pc, #216]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 8001204:	715a      	strb	r2, [r3, #5]
    received_data.joy_right_btn1 = (switches >> 2) & 0x01;
 8001206:	88fb      	ldrh	r3, [r7, #6]
 8001208:	089b      	lsrs	r3, r3, #2
 800120a:	b29b      	uxth	r3, r3
 800120c:	b2db      	uxtb	r3, r3
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	b2da      	uxtb	r2, r3
 8001214:	4b31      	ldr	r3, [pc, #196]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 8001216:	729a      	strb	r2, [r3, #10]
    received_data.joy_right_btn2 = (switches >> 3) & 0x01;
 8001218:	88fb      	ldrh	r3, [r7, #6]
 800121a:	08db      	lsrs	r3, r3, #3
 800121c:	b29b      	uxth	r3, r3
 800121e:	b2db      	uxtb	r3, r3
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4b2d      	ldr	r3, [pc, #180]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 8001228:	72da      	strb	r2, [r3, #11]
    received_data.s0 = (switches >> 4) & 0x01;
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	091b      	lsrs	r3, r3, #4
 800122e:	b29b      	uxth	r3, r3
 8001230:	b2db      	uxtb	r3, r3
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	b2da      	uxtb	r2, r3
 8001238:	4b28      	ldr	r3, [pc, #160]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 800123a:	731a      	strb	r2, [r3, #12]
    received_data.s1_1 = (switches >> 5) & 0x01;
 800123c:	88fb      	ldrh	r3, [r7, #6]
 800123e:	095b      	lsrs	r3, r3, #5
 8001240:	b29b      	uxth	r3, r3
 8001242:	b2db      	uxtb	r3, r3
 8001244:	f003 0301 	and.w	r3, r3, #1
 8001248:	b2da      	uxtb	r2, r3
 800124a:	4b24      	ldr	r3, [pc, #144]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 800124c:	735a      	strb	r2, [r3, #13]
    received_data.s1_2 = (switches >> 6) & 0x01;
 800124e:	88fb      	ldrh	r3, [r7, #6]
 8001250:	099b      	lsrs	r3, r3, #6
 8001252:	b29b      	uxth	r3, r3
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	b2da      	uxtb	r2, r3
 800125c:	4b1f      	ldr	r3, [pc, #124]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 800125e:	739a      	strb	r2, [r3, #14]
    received_data.s2_1 = (switches >> 7) & 0x01;
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	09db      	lsrs	r3, r3, #7
 8001264:	b29b      	uxth	r3, r3
 8001266:	b2db      	uxtb	r3, r3
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	b2da      	uxtb	r2, r3
 800126e:	4b1b      	ldr	r3, [pc, #108]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 8001270:	73da      	strb	r2, [r3, #15]
    received_data.s2_2 = (switches >> 8) & 0x01;
 8001272:	88fb      	ldrh	r3, [r7, #6]
 8001274:	0a1b      	lsrs	r3, r3, #8
 8001276:	b29b      	uxth	r3, r3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	b2da      	uxtb	r2, r3
 8001280:	4b16      	ldr	r3, [pc, #88]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 8001282:	741a      	strb	r2, [r3, #16]
    received_data.s4_1 = (switches >> 9) & 0x01;
 8001284:	88fb      	ldrh	r3, [r7, #6]
 8001286:	0a5b      	lsrs	r3, r3, #9
 8001288:	b29b      	uxth	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	f003 0301 	and.w	r3, r3, #1
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 8001294:	745a      	strb	r2, [r3, #17]
    received_data.s4_2 = (switches >> 10) & 0x01;
 8001296:	88fb      	ldrh	r3, [r7, #6]
 8001298:	0a9b      	lsrs	r3, r3, #10
 800129a:	b29b      	uxth	r3, r3
 800129c:	b2db      	uxtb	r3, r3
 800129e:	f003 0301 	and.w	r3, r3, #1
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	4b0d      	ldr	r3, [pc, #52]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 80012a6:	749a      	strb	r2, [r3, #18]
    received_data.s5_1 = (switches >> 11) & 0x01;
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	0adb      	lsrs	r3, r3, #11
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	f003 0301 	and.w	r3, r3, #1
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4b09      	ldr	r3, [pc, #36]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 80012b8:	74da      	strb	r2, [r3, #19]
    received_data.s5_2 = (switches >> 12) & 0x01;
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	0b1b      	lsrs	r3, r3, #12
 80012be:	b29b      	uxth	r3, r3
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	4b04      	ldr	r3, [pc, #16]	@ (80012dc <LoRa_ParseBinaryPacket+0x14c>)
 80012ca:	751a      	strb	r2, [r3, #20]
    received_data.motor_active = (switches >> 13) & 0x01;  // Motor starter trigger
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	200001e0 	.word	0x200001e0
 80012dc:	200001c4 	.word	0x200001c4

080012e0 <HAL_UART_RxCpltCallback>:
  * @brief  UART receive complete callback
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a04      	ldr	r2, [pc, #16]	@ (8001300 <HAL_UART_RxCpltCallback+0x20>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d101      	bne.n	80012f6 <HAL_UART_RxCpltCallback+0x16>
    {
        LoRa_Receiver_IRQHandler();
 80012f2:	f7ff fed9 	bl	80010a8 <LoRa_Receiver_IRQHandler>
    }
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	40011000 	.word	0x40011000

08001304 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001306:	b0e9      	sub	sp, #420	@ 0x1a4
 8001308:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800130a:	f001 f801 	bl	8002310 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800130e:	f000 f9f1 	bl	80016f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001312:	f7ff fbd9 	bl	8000ac8 <MX_GPIO_Init>
  MX_I2S3_Init();
 8001316:	f7ff fcd9 	bl	8000ccc <MX_I2S3_Init>
  MX_SPI1_Init();
 800131a:	f000 fde1 	bl	8001ee0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800131e:	f000 ff53 	bl	80021c8 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8001322:	f009 f991 	bl	800a648 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // ========================================================================
  // SAFETY FEATURE: Communication Timeout Watchdog
 8001326:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
  // ========================================================================
 8001336:	2330      	movs	r3, #48	@ 0x30
 8001338:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  // If no data received from transmitter for COMM_TIMEOUT_MS,
 800133c:	2301      	movs	r3, #1
 800133e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  // smoothly transition all PWM outputs to 0 to prevent runaway robot!
 8001342:	2300      	movs	r3, #0
 8001344:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  #define COMM_TIMEOUT_MS         500     // 500ms timeout (10 missed packets @ 50ms rate)
 8001348:	2300      	movs	r3, #0
 800134a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  #define SAFETY_TRANSITION_STEPS 20      // 20 steps for smooth transition to 0
 800134e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001352:	4619      	mov	r1, r3
 8001354:	48b4      	ldr	r0, [pc, #720]	@ (8001628 <main+0x324>)
 8001356:	f001 fa15 	bl	8002784 <HAL_GPIO_Init>

  uint32_t last_data_received_time = 0;   // Timestamp of last valid LoRa packet
  uint8_t safety_mode_active = 0;         // 1 = timeout detected, transitioning to safe state
 800135a:	2320      	movs	r3, #32
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	4bb2      	ldr	r3, [pc, #712]	@ (8001628 <main+0x324>)
 8001360:	2210      	movs	r2, #16
 8001362:	49b1      	ldr	r1, [pc, #708]	@ (8001628 <main+0x324>)
 8001364:	48b1      	ldr	r0, [pc, #708]	@ (800162c <main+0x328>)
 8001366:	f7ff fdc1 	bl	8000eec <LoRa_Receiver_Init>
  uint8_t safety_transition_step = 0;     // Current step in smooth transition (0-20)
  uint8_t pwm_backup[PWM_CHANNEL_COUNT];  // Backup of PWM values before safety transition

 800136a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800136e:	f001 f841 	bl	80023f4 <HAL_Delay>
  // Initialize M0 and M1 pins for LoRa configuration
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;  // PE4=M0, PE5=M1
 8001372:	4baf      	ldr	r3, [pc, #700]	@ (8001630 <main+0x32c>)
 8001374:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001378:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 800137c:	f7fe ff28 	bl	80001d0 <strlen>
 8001380:	4603      	mov	r3, r0
 8001382:	b29b      	uxth	r3, r3
 8001384:	4619      	mov	r1, r3
 8001386:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 800138a:	f009 fa1b 	bl	800a7c4 <CDC_Transmit_FS>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2014      	movs	r0, #20
 8001390:	f001 f830 	bl	80023f4 <HAL_Delay>
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001394:	4ba7      	ldr	r3, [pc, #668]	@ (8001634 <main+0x330>)
 8001396:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c

 800139a:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800139e:	f7fe ff17 	bl	80001d0 <strlen>
 80013a2:	4603      	mov	r3, r0
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	4619      	mov	r1, r3
 80013a8:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 80013ac:	f009 fa0a 	bl	800a7c4 <CDC_Transmit_FS>
  // Initialize LoRa receiver
 80013b0:	2014      	movs	r0, #20
 80013b2:	f001 f81f 	bl	80023f4 <HAL_Delay>
  LoRa_Receiver_Init(&huart1, GPIOE, GPIO_PIN_4, GPIOE, GPIO_PIN_5);

 80013b6:	4ba0      	ldr	r3, [pc, #640]	@ (8001638 <main+0x334>)
 80013b8:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
  // Wait for USB to be ready (reduced from 2000ms)
 80013bc:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 80013c0:	f7fe ff06 	bl	80001d0 <strlen>
 80013c4:	4603      	mov	r3, r0
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	4619      	mov	r1, r3
 80013ca:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 80013ce:	f009 f9f9 	bl	800a7c4 <CDC_Transmit_FS>
  HAL_Delay(1000);
 80013d2:	2014      	movs	r0, #20
 80013d4:	f001 f80e 	bl	80023f4 <HAL_Delay>

  // Send startup message to USB
 80013d8:	4b98      	ldr	r3, [pc, #608]	@ (800163c <main+0x338>)
 80013da:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
  char *startup_msg = "\r\n=================================\r\n";
 80013de:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 80013e2:	f7fe fef5 	bl	80001d0 <strlen>
 80013e6:	4603      	mov	r3, r0
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	4619      	mov	r1, r3
 80013ec:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 80013f0:	f009 f9e8 	bl	800a7c4 <CDC_Transmit_FS>
  CDC_Transmit_FS((uint8_t*)startup_msg, strlen(startup_msg));
 80013f4:	2014      	movs	r0, #20
 80013f6:	f000 fffd 	bl	80023f4 <HAL_Delay>
  HAL_Delay(20);

 80013fa:	4b91      	ldr	r3, [pc, #580]	@ (8001640 <main+0x33c>)
 80013fc:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
  char *title_msg = "   LoRa Receiver Started\r\n";
 8001400:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 8001404:	f7fe fee4 	bl	80001d0 <strlen>
 8001408:	4603      	mov	r3, r0
 800140a:	b29b      	uxth	r3, r3
 800140c:	4619      	mov	r1, r3
 800140e:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 8001412:	f009 f9d7 	bl	800a7c4 <CDC_Transmit_FS>
  CDC_Transmit_FS((uint8_t*)title_msg, strlen(title_msg));
 8001416:	2032      	movs	r0, #50	@ 0x32
 8001418:	f000 ffec 	bl	80023f4 <HAL_Delay>
  HAL_Delay(20);

  char *port_msg = "   STM32F401CCU6 - UART1\r\n";
 800141c:	4b89      	ldr	r3, [pc, #548]	@ (8001644 <main+0x340>)
 800141e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  CDC_Transmit_FS((uint8_t*)port_msg, strlen(port_msg));
 8001422:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8001426:	f7fe fed3 	bl	80001d0 <strlen>
 800142a:	4603      	mov	r3, r0
 800142c:	b29b      	uxth	r3, r3
 800142e:	4619      	mov	r1, r3
 8001430:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8001434:	f009 f9c6 	bl	800a7c4 <CDC_Transmit_FS>
  HAL_Delay(20);

 8001438:	f7ff fdaa 	bl	8000f90 <LoRa_Receiver_Configure>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d00e      	beq.n	8001460 <main+0x15c>
  char *pin_msg = "   RX: PA10 | TX: PA9\r\n";
  CDC_Transmit_FS((uint8_t*)pin_msg, strlen(pin_msg));
 8001442:	4b81      	ldr	r3, [pc, #516]	@ (8001648 <main+0x344>)
 8001444:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  HAL_Delay(20);
 8001448:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 800144c:	f7fe fec0 	bl	80001d0 <strlen>
 8001450:	4603      	mov	r3, r0
 8001452:	b29b      	uxth	r3, r3
 8001454:	4619      	mov	r1, r3
 8001456:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 800145a:	f009 f9b3 	bl	800a7c4 <CDC_Transmit_FS>
 800145e:	e00d      	b.n	800147c <main+0x178>

  char *end_msg = "=================================\r\n\r\n";
  CDC_Transmit_FS((uint8_t*)end_msg, strlen(end_msg));
  HAL_Delay(50);
 8001460:	4b7a      	ldr	r3, [pc, #488]	@ (800164c <main+0x348>)
 8001462:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

 8001466:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 800146a:	f7fe feb1 	bl	80001d0 <strlen>
 800146e:	4603      	mov	r3, r0
 8001470:	b29b      	uxth	r3, r3
 8001472:	4619      	mov	r1, r3
 8001474:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8001478:	f009 f9a4 	bl	800a7c4 <CDC_Transmit_FS>
  // Configure LoRa module
  char *config_msg = "Configuring LoRa...\r\n";
  CDC_Transmit_FS((uint8_t*)config_msg, strlen(config_msg));
 800147c:	2032      	movs	r0, #50	@ 0x32
 800147e:	f000 ffb9 	bl	80023f4 <HAL_Delay>

  if (LoRa_Receiver_Configure())
  {
 8001482:	4b73      	ldr	r3, [pc, #460]	@ (8001650 <main+0x34c>)
 8001484:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
      char *success_msg = "LoRa configured successfully!\r\n\r\n";
 8001488:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 800148c:	f7fe fea0 	bl	80001d0 <strlen>
 8001490:	4603      	mov	r3, r0
 8001492:	b29b      	uxth	r3, r3
 8001494:	4619      	mov	r1, r3
 8001496:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 800149a:	f009 f993 	bl	800a7c4 <CDC_Transmit_FS>
      CDC_Transmit_FS((uint8_t*)success_msg, strlen(success_msg));
  }
 800149e:	2032      	movs	r0, #50	@ 0x32
 80014a0:	f000 ffa8 	bl	80023f4 <HAL_Delay>
  else
  {
 80014a4:	4b6b      	ldr	r3, [pc, #428]	@ (8001654 <main+0x350>)
 80014a6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
      char *fail_msg = "LoRa configuration failed!\r\n\r\n";
 80014aa:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 80014ae:	f7fe fe8f 	bl	80001d0 <strlen>
 80014b2:	4603      	mov	r3, r0
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	4619      	mov	r1, r3
 80014b8:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 80014bc:	f009 f982 	bl	800a7c4 <CDC_Transmit_FS>
      CDC_Transmit_FS((uint8_t*)fail_msg, strlen(fail_msg));
 80014c0:	2032      	movs	r0, #50	@ 0x32
 80014c2:	f000 ff97 	bl	80023f4 <HAL_Delay>
  }

  HAL_Delay(50);
 80014c6:	f7ff fdad 	bl	8001024 <LoRa_Receiver_StartListening>

  // Send startup info
  char *format_msg = "Format: JL:x,y,b1,b2 JR:x,y,b1,b2 POT:R8=x,R1=x SW:S0=x,S1=xx,S2=xx,S4=xx,S5=xx\r\n\r\n";
 80014ca:	f7ff f851 	bl	8000570 <Control_Init>
  CDC_Transmit_FS((uint8_t*)format_msg, strlen(format_msg));

 80014ce:	4b62      	ldr	r3, [pc, #392]	@ (8001658 <main+0x354>)
 80014d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  HAL_Delay(50);
 80014d4:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80014d8:	f7fe fe7a 	bl	80001d0 <strlen>
 80014dc:	4603      	mov	r3, r0
 80014de:	b29b      	uxth	r3, r3
 80014e0:	4619      	mov	r1, r3
 80014e2:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80014e6:	f009 f96d 	bl	800a7c4 <CDC_Transmit_FS>

 80014ea:	2032      	movs	r0, #50	@ 0x32
 80014ec:	f000 ff82 	bl	80023f4 <HAL_Delay>
  // Initialize control system (PWM outputs)
  Control_Init();

  char *control_msg = "Control system initialized - Ready!\r\n\r\n";
  CDC_Transmit_FS((uint8_t*)control_msg, strlen(control_msg));
  HAL_Delay(50);
 80014f0:	f7ff fdac 	bl	800104c <LoRa_Receiver_IsDataAvailable>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d07d      	beq.n	80015f6 <main+0x2f2>

  // Initialize safety timeout - give transmitter time to start (1 second grace period)
  last_data_received_time = HAL_GetTick();
 80014fa:	4858      	ldr	r0, [pc, #352]	@ (800165c <main+0x358>)
 80014fc:	f7ff fdb2 	bl	8001064 <LoRa_Receiver_GetData>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d077      	beq.n	80015f6 <main+0x2f2>

  /* USER CODE END 2 */

 8001506:	4855      	ldr	r0, [pc, #340]	@ (800165c <main+0x358>)
 8001508:	f7ff f83a 	bl	8000580 <Control_Update>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
 800150c:	4b54      	ldr	r3, [pc, #336]	@ (8001660 <main+0x35c>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	3301      	adds	r3, #1
 8001512:	b2da      	uxtb	r2, r3
 8001514:	4b52      	ldr	r3, [pc, #328]	@ (8001660 <main+0x35c>)
 8001516:	701a      	strb	r2, [r3, #0]
 8001518:	4b51      	ldr	r3, [pc, #324]	@ (8001660 <main+0x35c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b09      	cmp	r3, #9
 800151e:	d96a      	bls.n	80015f6 <main+0x2f2>

    /* USER CODE BEGIN 3 */
 8001520:	4b4f      	ldr	r3, [pc, #316]	@ (8001660 <main+0x35c>)
 8001522:	2200      	movs	r2, #0
 8001524:	701a      	strb	r2, [r3, #0]

    // ========================================================================
    // COMMUNICATION TIMEOUT SAFETY WATCHDOG
    // ========================================================================
    uint32_t current_time = HAL_GetTick();
    uint32_t time_since_last_data = current_time - last_data_received_time;
 8001526:	4b4d      	ldr	r3, [pc, #308]	@ (800165c <main+0x358>)
 8001528:	881b      	ldrh	r3, [r3, #0]
    // ========================================================================
 800152a:	469c      	mov	ip, r3

 800152c:	4b4b      	ldr	r3, [pc, #300]	@ (800165c <main+0x358>)
 800152e:	885b      	ldrh	r3, [r3, #2]
    // ========================================================================
 8001530:	62fb      	str	r3, [r7, #44]	@ 0x2c
    // Check if new data is available
 8001532:	4b4a      	ldr	r3, [pc, #296]	@ (800165c <main+0x358>)
 8001534:	791b      	ldrb	r3, [r3, #4]
    // ========================================================================
 8001536:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (LoRa_Receiver_IsDataAvailable())
 8001538:	4b48      	ldr	r3, [pc, #288]	@ (800165c <main+0x358>)
 800153a:	795b      	ldrb	r3, [r3, #5]
    // ========================================================================
 800153c:	627b      	str	r3, [r7, #36]	@ 0x24
    {
 800153e:	4b47      	ldr	r3, [pc, #284]	@ (800165c <main+0x358>)
 8001540:	88db      	ldrh	r3, [r3, #6]
    // ========================================================================
 8001542:	623b      	str	r3, [r7, #32]
      // Get received data
 8001544:	4b45      	ldr	r3, [pc, #276]	@ (800165c <main+0x358>)
 8001546:	891b      	ldrh	r3, [r3, #8]
    // ========================================================================
 8001548:	61fb      	str	r3, [r7, #28]
      if (LoRa_Receiver_GetData(&lora_data))
 800154a:	4b44      	ldr	r3, [pc, #272]	@ (800165c <main+0x358>)
 800154c:	7a9b      	ldrb	r3, [r3, #10]
    // ========================================================================
 800154e:	61bb      	str	r3, [r7, #24]
      {
 8001550:	4b42      	ldr	r3, [pc, #264]	@ (800165c <main+0x358>)
 8001552:	7adb      	ldrb	r3, [r3, #11]
    // ========================================================================
 8001554:	617b      	str	r3, [r7, #20]
        // Update timestamp - we received valid data!
 8001556:	4b41      	ldr	r3, [pc, #260]	@ (800165c <main+0x358>)
 8001558:	8b1b      	ldrh	r3, [r3, #24]
    // ========================================================================
 800155a:	613b      	str	r3, [r7, #16]
        last_data_received_time = current_time;
 800155c:	4b3f      	ldr	r3, [pc, #252]	@ (800165c <main+0x358>)
 800155e:	8adb      	ldrh	r3, [r3, #22]
    // ========================================================================
 8001560:	60fb      	str	r3, [r7, #12]

 8001562:	4b3e      	ldr	r3, [pc, #248]	@ (800165c <main+0x358>)
 8001564:	7b1b      	ldrb	r3, [r3, #12]
    // ========================================================================
 8001566:	60bb      	str	r3, [r7, #8]
        // If recovering from safety mode, restore normal operation
 8001568:	4b3c      	ldr	r3, [pc, #240]	@ (800165c <main+0x358>)
 800156a:	7b5b      	ldrb	r3, [r3, #13]
    // ========================================================================
 800156c:	607b      	str	r3, [r7, #4]
        if (safety_mode_active)
 800156e:	4b3b      	ldr	r3, [pc, #236]	@ (800165c <main+0x358>)
 8001570:	7b9b      	ldrb	r3, [r3, #14]
    // ========================================================================
 8001572:	603b      	str	r3, [r7, #0]
        {
 8001574:	4b39      	ldr	r3, [pc, #228]	@ (800165c <main+0x358>)
 8001576:	7bdb      	ldrb	r3, [r3, #15]
    // ========================================================================
 8001578:	461e      	mov	r6, r3
          safety_mode_active = 0;
 800157a:	4b38      	ldr	r3, [pc, #224]	@ (800165c <main+0x358>)
 800157c:	7c1b      	ldrb	r3, [r3, #16]
    // ========================================================================
 800157e:	461d      	mov	r5, r3
          safety_transition_step = 0;
 8001580:	4b36      	ldr	r3, [pc, #216]	@ (800165c <main+0x358>)
 8001582:	7c5b      	ldrb	r3, [r3, #17]
    // ========================================================================
 8001584:	461c      	mov	r4, r3
          // PWM will be restored by Control_Update() below
 8001586:	4b35      	ldr	r3, [pc, #212]	@ (800165c <main+0x358>)
 8001588:	7c9b      	ldrb	r3, [r3, #18]
    // ========================================================================
 800158a:	4619      	mov	r1, r3

 800158c:	4b33      	ldr	r3, [pc, #204]	@ (800165c <main+0x358>)
 800158e:	7cdb      	ldrb	r3, [r3, #19]
    // ========================================================================
 8001590:	461a      	mov	r2, r3
          // Send recovery message to USB
 8001592:	4b32      	ldr	r3, [pc, #200]	@ (800165c <main+0x358>)
 8001594:	7d1b      	ldrb	r3, [r3, #20]
    // ========================================================================
 8001596:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800159a:	9311      	str	r3, [sp, #68]	@ 0x44
 800159c:	9210      	str	r2, [sp, #64]	@ 0x40
 800159e:	910f      	str	r1, [sp, #60]	@ 0x3c
 80015a0:	940e      	str	r4, [sp, #56]	@ 0x38
 80015a2:	950d      	str	r5, [sp, #52]	@ 0x34
 80015a4:	960c      	str	r6, [sp, #48]	@ 0x30
 80015a6:	683a      	ldr	r2, [r7, #0]
 80015a8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	920a      	str	r2, [sp, #40]	@ 0x28
 80015ae:	68ba      	ldr	r2, [r7, #8]
 80015b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	9208      	str	r2, [sp, #32]
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	9207      	str	r2, [sp, #28]
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	9206      	str	r2, [sp, #24]
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	9205      	str	r2, [sp, #20]
 80015c2:	69fa      	ldr	r2, [r7, #28]
 80015c4:	9204      	str	r2, [sp, #16]
 80015c6:	6a3a      	ldr	r2, [r7, #32]
 80015c8:	9203      	str	r2, [sp, #12]
 80015ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015cc:	9202      	str	r2, [sp, #8]
 80015ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015d0:	9201      	str	r2, [sp, #4]
 80015d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015d4:	9300      	str	r3, [sp, #0]
 80015d6:	4663      	mov	r3, ip
 80015d8:	4a22      	ldr	r2, [pc, #136]	@ (8001664 <main+0x360>)
 80015da:	21c8      	movs	r1, #200	@ 0xc8
 80015dc:	f009 fd4e 	bl	800b07c <sniprintf>
 80015e0:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
          char *recovery_msg = "\r\n*** COMM RESTORED! Resuming normal operation ***\r\n";
          CDC_Transmit_FS((uint8_t*)recovery_msg, strlen(recovery_msg));
        }
 80015e4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80015ee:	4611      	mov	r1, r2
 80015f0:	4618      	mov	r0, r3
 80015f2:	f009 f8e7 	bl	800a7c4 <CDC_Transmit_FS>
        // USB CDC_Transmit is SLOW and can cause delay if called too often
        static uint8_t usb_counter = 0;
        if (++usb_counter >= 10)  // Print USB every 10 packets (500ms) to minimize blocking
        {
          usb_counter = 0;

 80015f6:	f000 fef1 	bl	80023dc <HAL_GetTick>
 80015fa:	4602      	mov	r2, r0
 80015fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <main+0x364>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	2b63      	cmp	r3, #99	@ 0x63
 8001604:	f67f af74 	bls.w	80014f0 <main+0x1ec>
          // Format human-readable string (matching transmitter format)
          char output_buffer[200];
 8001608:	f000 fee8 	bl	80023dc <HAL_GetTick>
 800160c:	4603      	mov	r3, r0
 800160e:	4a16      	ldr	r2, [pc, #88]	@ (8001668 <main+0x364>)
 8001610:	6013      	str	r3, [r2, #0]
          int len = snprintf(output_buffer, sizeof(output_buffer),
                             "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%d,R1=%d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
                             lora_data.joy_left_x,
                             lora_data.joy_left_y,
 8001612:	23aa      	movs	r3, #170	@ 0xaa
 8001614:	f887 30f8 	strb.w	r3, [r7, #248]	@ 0xf8
                             lora_data.joy_left_btn1,
 8001618:	2355      	movs	r3, #85	@ 0x55
 800161a:	f887 30f9 	strb.w	r3, [r7, #249]	@ 0xf9
                             lora_data.joy_left_btn2,
                             lora_data.joy_right_x,
                             lora_data.joy_right_y,
 800161e:	2300      	movs	r3, #0
 8001620:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 8001624:	e038      	b.n	8001698 <main+0x394>
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000
 800162c:	200003e0 	.word	0x200003e0
 8001630:	0800ba0c 	.word	0x0800ba0c
 8001634:	0800ba34 	.word	0x0800ba34
 8001638:	0800ba50 	.word	0x0800ba50
 800163c:	0800ba6c 	.word	0x0800ba6c
 8001640:	0800ba84 	.word	0x0800ba84
 8001644:	0800baac 	.word	0x0800baac
 8001648:	0800bac4 	.word	0x0800bac4
 800164c:	0800bae8 	.word	0x0800bae8
 8001650:	0800bb08 	.word	0x0800bb08
 8001654:	0800bb5c 	.word	0x0800bb5c
 8001658:	0800bb7c 	.word	0x0800bb7c
 800165c:	200001ec 	.word	0x200001ec
 8001660:	20000206 	.word	0x20000206
 8001664:	0800bba4 	.word	0x0800bba4
 8001668:	20000208 	.word	0x20000208
                             lora_data.joy_right_btn1,
                             lora_data.joy_right_btn2,
 800166c:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8001670:	1c9c      	adds	r4, r3, #2
 8001672:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8001676:	4618      	mov	r0, r3
 8001678:	f000 fb4a 	bl	8001d10 <PWM_GetDutyCycle>
 800167c:	4603      	mov	r3, r0
 800167e:	461a      	mov	r2, r3
 8001680:	f504 7394 	add.w	r3, r4, #296	@ 0x128
 8001684:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001688:	440b      	add	r3, r1
 800168a:	f803 2c60 	strb.w	r2, [r3, #-96]
                             lora_data.joy_right_y,
 800168e:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8001692:	3301      	adds	r3, #1
 8001694:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 8001698:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800169c:	2b13      	cmp	r3, #19
 800169e:	d9e5      	bls.n	800166c <main+0x368>
                             lora_data.r8,
                             lora_data.r1,
                             lora_data.s0,
                             lora_data.s1_1,
 80016a0:	2300      	movs	r3, #0
 80016a2:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
                             lora_data.s1_2,
 80016a6:	2302      	movs	r3, #2
 80016a8:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
 80016ac:	e012      	b.n	80016d4 <main+0x3d0>
                             lora_data.s2_1,
                             lora_data.s2_2,
 80016ae:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80016b2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80016b6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80016ba:	4413      	add	r3, r2
 80016bc:	f813 2c60 	ldrb.w	r2, [r3, #-96]
 80016c0:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 80016c4:	4053      	eors	r3, r2
 80016c6:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
                             lora_data.s1_2,
 80016ca:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80016ce:	3301      	adds	r3, #1
 80016d0:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
 80016d4:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 80016d8:	2b15      	cmp	r3, #21
 80016da:	d9e8      	bls.n	80016ae <main+0x3aa>
                             lora_data.s4_1,
                             lora_data.s4_2,
 80016dc:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 80016e0:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
                             lora_data.s5_1,
                             lora_data.s5_2);

 80016e4:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 80016e8:	2117      	movs	r1, #23
 80016ea:	4618      	mov	r0, r3
 80016ec:	f009 f86a 	bl	800a7c4 <CDC_Transmit_FS>

 80016f0:	e6fe      	b.n	80014f0 <main+0x1ec>
 80016f2:	bf00      	nop

080016f4 <SystemClock_Config>:
    // ========================================================================
    // SAFETY TIMEOUT: Smooth transition to 0 if no data received
    // ========================================================================
    else if (time_since_last_data > COMM_TIMEOUT_MS)
    {
      // TIMEOUT DETECTED! No data received for more than 500ms
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b094      	sub	sp, #80	@ 0x50
 80016f8:	af00      	add	r7, sp, #0
      // Smoothly transition all PWM outputs to 0 to prevent runaway robot
 80016fa:	f107 0320 	add.w	r3, r7, #32
 80016fe:	2230      	movs	r2, #48	@ 0x30
 8001700:	2100      	movs	r1, #0
 8001702:	4618      	mov	r0, r3
 8001704:	f009 fcee 	bl	800b0e4 <memset>

 8001708:	f107 030c 	add.w	r3, r7, #12
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
      if (!safety_mode_active)
      {
        // First time entering safety mode - backup current PWM values
        safety_mode_active = 1;
 8001718:	2300      	movs	r3, #0
 800171a:	60bb      	str	r3, [r7, #8]
 800171c:	4b28      	ldr	r3, [pc, #160]	@ (80017c0 <SystemClock_Config+0xcc>)
 800171e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001720:	4a27      	ldr	r2, [pc, #156]	@ (80017c0 <SystemClock_Config+0xcc>)
 8001722:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001726:	6413      	str	r3, [r2, #64]	@ 0x40
 8001728:	4b25      	ldr	r3, [pc, #148]	@ (80017c0 <SystemClock_Config+0xcc>)
 800172a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68bb      	ldr	r3, [r7, #8]
        safety_transition_step = 0;
 8001734:	2300      	movs	r3, #0
 8001736:	607b      	str	r3, [r7, #4]
 8001738:	4b22      	ldr	r3, [pc, #136]	@ (80017c4 <SystemClock_Config+0xd0>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a21      	ldr	r2, [pc, #132]	@ (80017c4 <SystemClock_Config+0xd0>)
 800173e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001742:	6013      	str	r3, [r2, #0]
 8001744:	4b1f      	ldr	r3, [pc, #124]	@ (80017c4 <SystemClock_Config+0xd0>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800174c:	607b      	str	r3, [r7, #4]
 800174e:	687b      	ldr	r3, [r7, #4]

        for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
        {
          pwm_backup[i] = PWM_GetDutyCycle((PWM_Channel_t)i);
        }
 8001750:	2301      	movs	r3, #1
 8001752:	623b      	str	r3, [r7, #32]

 8001754:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001758:	627b      	str	r3, [r7, #36]	@ 0x24
        // Send warning message to USB
 800175a:	2302      	movs	r3, #2
 800175c:	63bb      	str	r3, [r7, #56]	@ 0x38
        char *warning_msg = "\r\n*** COMM TIMEOUT! Transitioning PWM to 0... ***\r\n";
 800175e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        CDC_Transmit_FS((uint8_t*)warning_msg, strlen(warning_msg));
 8001764:	2308      	movs	r3, #8
 8001766:	643b      	str	r3, [r7, #64]	@ 0x40
      }
 8001768:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800176c:	647b      	str	r3, [r7, #68]	@ 0x44

 800176e:	2302      	movs	r3, #2
 8001770:	64bb      	str	r3, [r7, #72]	@ 0x48
      // Smooth transition: Gradually reduce all PWM to 0 over 20 steps
 8001772:	2307      	movs	r3, #7
 8001774:	64fb      	str	r3, [r7, #76]	@ 0x4c
      // Each step runs every 10ms (in main loop), total transition = 200ms
 8001776:	f107 0320 	add.w	r3, r7, #32
 800177a:	4618      	mov	r0, r3
 800177c:	f003 f8aa 	bl	80048d4 <HAL_RCC_OscConfig>
 8001780:	4603      	mov	r3, r0
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <SystemClock_Config+0x96>
      static uint32_t last_transition_step = 0;
      if (HAL_GetTick() - last_transition_step >= 10)  // 10ms per step
 8001786:	f000 f81f 	bl	80017c8 <Error_Handler>
      {
        last_transition_step = HAL_GetTick();

        if (safety_transition_step < SAFETY_TRANSITION_STEPS)
        {
 800178a:	230f      	movs	r3, #15
 800178c:	60fb      	str	r3, [r7, #12]
          safety_transition_step++;

 800178e:	2302      	movs	r3, #2
 8001790:	613b      	str	r3, [r7, #16]
          // Calculate transition factor (1.0 → 0.0)
 8001792:	2300      	movs	r3, #0
 8001794:	617b      	str	r3, [r7, #20]
          float factor = 1.0f - ((float)safety_transition_step / (float)SAFETY_TRANSITION_STEPS);
 8001796:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800179a:	61bb      	str	r3, [r7, #24]

 800179c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017a0:	61fb      	str	r3, [r7, #28]
          // Apply smooth transition to all PWM channels
          for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 80017a2:	f107 030c 	add.w	r3, r7, #12
 80017a6:	2105      	movs	r1, #5
 80017a8:	4618      	mov	r0, r3
 80017aa:	f003 fb0b 	bl	8004dc4 <HAL_RCC_ClockConfig>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <SystemClock_Config+0xc4>
          {
            uint8_t new_duty = (uint8_t)(pwm_backup[i] * factor);
 80017b4:	f000 f808 	bl	80017c8 <Error_Handler>
            PWM_SetDutyCycle((PWM_Channel_t)i, new_duty);
          }
 80017b8:	bf00      	nop
 80017ba:	3750      	adds	r7, #80	@ 0x50
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40023800 	.word	0x40023800
 80017c4:	40007000 	.word	0x40007000

080017c8 <Error_Handler>:
        }
      }
    }

    // ========================================================================
    // Send PWM data via USB CDC for monitoring
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017cc:	b672      	cpsid	i
}
 80017ce:	bf00      	nop
    // Send every 100ms (10Hz) - independent of LoRa packet rate
    // ========================================================================
    static uint32_t last_pwm_send = 0;
    if (HAL_GetTick() - last_pwm_send >= 100)
 80017d0:	bf00      	nop
 80017d2:	e7fd      	b.n	80017d0 <Error_Handler+0x8>

080017d4 <PWM_Init>:
static void PWM_TIM2_Init(void);
static void PWM_TIM3_Init(void);
static void PWM_TIM4_Init(void);
static void PWM_TIM8_Init(void);
static void PWM_TIM9_Init(void);

 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
/**
  * @brief  Initialize all PWM channels
 80017d8:	f000 f806 	bl	80017e8 <PWM_ConfigureGPIO>
  * @retval None
  */
void PWM_Init(void)
 80017dc:	f000 f8a0 	bl	8001920 <PWM_ConfigureTimers>
{
    // Configure GPIO pins first
    PWM_ConfigureGPIO();
 80017e0:	f000 faba 	bl	8001d58 <PWM_StopAll>

 80017e4:	bf00      	nop
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <PWM_ConfigureGPIO>:
    PWM_TIM1_Init();
    PWM_TIM2_Init();
    PWM_TIM3_Init();
    PWM_TIM4_Init();
    PWM_TIM8_Init();
    PWM_TIM9_Init();
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af00      	add	r7, sp, #0

 80017ee:	f107 0314 	add.w	r3, r7, #20
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
 80017fc:	611a      	str	r2, [r3, #16]
    // Initialize all channels to 0%
    PWM_StopAll();
}
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
 8001802:	4b41      	ldr	r3, [pc, #260]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001806:	4a40      	ldr	r2, [pc, #256]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6313      	str	r3, [r2, #48]	@ 0x30
 800180e:	4b3e      	ldr	r3, [pc, #248]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	693b      	ldr	r3, [r7, #16]

 800181a:	2300      	movs	r3, #0
 800181c:	60fb      	str	r3, [r7, #12]
 800181e:	4b3a      	ldr	r3, [pc, #232]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	4a39      	ldr	r2, [pc, #228]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001824:	f043 0302 	orr.w	r3, r3, #2
 8001828:	6313      	str	r3, [r2, #48]	@ 0x30
 800182a:	4b37      	ldr	r3, [pc, #220]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
/**
 8001836:	2300      	movs	r3, #0
 8001838:	60bb      	str	r3, [r7, #8]
 800183a:	4b33      	ldr	r3, [pc, #204]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	4a32      	ldr	r2, [pc, #200]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001840:	f043 0304 	orr.w	r3, r3, #4
 8001844:	6313      	str	r3, [r2, #48]	@ 0x30
 8001846:	4b30      	ldr	r3, [pc, #192]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f003 0304 	and.w	r3, r3, #4
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]
  * @brief  Configure GPIO pins for PWM output (using register access)
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	4b2c      	ldr	r3, [pc, #176]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a2b      	ldr	r2, [pc, #172]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 800185c:	f043 0308 	orr.w	r3, r3, #8
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b29      	ldr	r3, [pc, #164]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f003 0308 	and.w	r3, r3, #8
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
  * @retval None
 800186e:	2300      	movs	r3, #0
 8001870:	603b      	str	r3, [r7, #0]
 8001872:	4b25      	ldr	r3, [pc, #148]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a24      	ldr	r2, [pc, #144]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001878:	f043 0310 	orr.w	r3, r3, #16
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b22      	ldr	r3, [pc, #136]	@ (8001908 <PWM_ConfigureGPIO+0x120>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f003 0310 	and.w	r3, r3, #16
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	683b      	ldr	r3, [r7, #0]
  */
static void PWM_ConfigureGPIO(void)
{
 800188a:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 800188e:	617b      	str	r3, [r7, #20]
    // Enable clocks
 8001890:	2302      	movs	r3, #2
 8001892:	61bb      	str	r3, [r7, #24]
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOBEN |
 8001894:	2300      	movs	r3, #0
 8001896:	61fb      	str	r3, [r7, #28]
                    RCC_AHB1ENR_GPIOCEN | RCC_AHB1ENR_GPIODEN |
 8001898:	2302      	movs	r3, #2
 800189a:	623b      	str	r3, [r7, #32]
                    RCC_AHB1ENR_GPIOEEN;
 800189c:	2301      	movs	r3, #1
 800189e:	627b      	str	r3, [r7, #36]	@ 0x24

 80018a0:	f107 0314 	add.w	r3, r7, #20
 80018a4:	4619      	mov	r1, r3
 80018a6:	4819      	ldr	r0, [pc, #100]	@ (800190c <PWM_ConfigureGPIO+0x124>)
 80018a8:	f000 ff6c 	bl	8002784 <HAL_GPIO_Init>
    // Configure TIM1 pins (PE9, PE11, PE13, PE14) - AF1
    GPIOE->MODER &= ~((3<<(9*2)) | (3<<(11*2)) | (3<<(13*2)) | (3<<(14*2)));
    GPIOE->MODER |= (2<<(9*2)) | (2<<(11*2)) | (2<<(13*2)) | (2<<(14*2));  // Alternate function
 80018ac:	230f      	movs	r3, #15
 80018ae:	617b      	str	r3, [r7, #20]
    GPIOE->AFR[1] &= ~((0xF<<((9-8)*4)) | (0xF<<((11-8)*4)) | (0xF<<((13-8)*4)) | (0xF<<((14-8)*4)));
 80018b0:	2301      	movs	r3, #1
 80018b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIOE->AFR[1] |= (1<<((9-8)*4)) | (1<<((11-8)*4)) | (1<<((13-8)*4)) | (1<<((14-8)*4));  // AF1
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	4619      	mov	r1, r3
 80018ba:	4815      	ldr	r0, [pc, #84]	@ (8001910 <PWM_ConfigureGPIO+0x128>)
 80018bc:	f000 ff62 	bl	8002784 <HAL_GPIO_Init>
    GPIOE->OSPEEDR |= (3<<(9*2)) | (3<<(11*2)) | (3<<(13*2)) | (3<<(14*2));  // High speed

    // Configure TIM2 pins (PA0, PA1, PA2, PA3) - AF1
 80018c0:	2333      	movs	r3, #51	@ 0x33
 80018c2:	617b      	str	r3, [r7, #20]
    GPIOA->MODER &= ~((3<<(0*2)) | (3<<(1*2)) | (3<<(2*2)) | (3<<(3*2)));
 80018c4:	2302      	movs	r3, #2
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIOA->MODER |= (2<<(0*2)) | (2<<(1*2)) | (2<<(2*2)) | (2<<(3*2));
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	4619      	mov	r1, r3
 80018ce:	4811      	ldr	r0, [pc, #68]	@ (8001914 <PWM_ConfigureGPIO+0x12c>)
 80018d0:	f000 ff58 	bl	8002784 <HAL_GPIO_Init>
    GPIOA->AFR[0] &= ~((0xF<<(0*4)) | (0xF<<(1*4)) | (0xF<<(2*4)) | (0xF<<(3*4)));
    GPIOA->AFR[0] |= (1<<(0*4)) | (1<<(1*4)) | (1<<(2*4)) | (1<<(3*4));  // AF1
    GPIOA->OSPEEDR |= (3<<(0*2)) | (3<<(1*2)) | (3<<(2*2)) | (3<<(3*2));
 80018d4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80018d8:	617b      	str	r3, [r7, #20]

 80018da:	2302      	movs	r3, #2
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
    // Configure TIM3 pins (PB0, PB1, PB4, PB5) - AF2
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	480c      	ldr	r0, [pc, #48]	@ (8001918 <PWM_ConfigureGPIO+0x130>)
 80018e6:	f000 ff4d 	bl	8002784 <HAL_GPIO_Init>
    GPIOB->MODER &= ~((3<<(0*2)) | (3<<(1*2)) | (3<<(4*2)) | (3<<(5*2)));
    GPIOB->MODER |= (2<<(0*2)) | (2<<(1*2)) | (2<<(4*2)) | (2<<(5*2));
    GPIOB->AFR[0] &= ~((0xF<<(0*4)) | (0xF<<(1*4)) | (0xF<<(4*4)) | (0xF<<(5*4)));
 80018ea:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80018ee:	617b      	str	r3, [r7, #20]
    GPIOB->AFR[0] |= (2<<(0*4)) | (2<<(1*4)) | (2<<(4*4)) | (2<<(5*4));  // AF2
 80018f0:	2303      	movs	r3, #3
 80018f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIOB->OSPEEDR |= (3<<(0*2)) | (3<<(1*2)) | (3<<(4*2)) | (3<<(5*2));
 80018f4:	f107 0314 	add.w	r3, r7, #20
 80018f8:	4619      	mov	r1, r3
 80018fa:	4808      	ldr	r0, [pc, #32]	@ (800191c <PWM_ConfigureGPIO+0x134>)
 80018fc:	f000 ff42 	bl	8002784 <HAL_GPIO_Init>

 8001900:	bf00      	nop
 8001902:	3728      	adds	r7, #40	@ 0x28
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40023800 	.word	0x40023800
 800190c:	40021000 	.word	0x40021000
 8001910:	40020000 	.word	0x40020000
 8001914:	40020400 	.word	0x40020400
 8001918:	40020c00 	.word	0x40020c00
 800191c:	40020800 	.word	0x40020800

08001920 <PWM_ConfigureTimers>:
    GPIOD->MODER &= ~((3<<(12*2)) | (3<<(13*2)) | (3<<(14*2)) | (3<<(15*2)));
    GPIOD->MODER |= (2<<(12*2)) | (2<<(13*2)) | (2<<(14*2)) | (2<<(15*2));
    GPIOD->AFR[1] &= ~((0xF<<((12-8)*4)) | (0xF<<((13-8)*4)) | (0xF<<((14-8)*4)) | (0xF<<((15-8)*4)));
    GPIOD->AFR[1] |= (2<<((12-8)*4)) | (2<<((13-8)*4)) | (2<<((14-8)*4)) | (2<<((15-8)*4));  // AF2
    GPIOD->OSPEEDR |= (3<<(12*2)) | (3<<(13*2)) | (3<<(14*2)) | (3<<(15*2));

 8001920:	b580      	push	{r7, lr}
 8001922:	b092      	sub	sp, #72	@ 0x48
 8001924:	af00      	add	r7, sp, #0
    // Configure TIM8 pins (PC6, PC7, PC8, PC9) - AF3
 8001926:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	605a      	str	r2, [r3, #4]
 8001930:	609a      	str	r2, [r3, #8]
 8001932:	60da      	str	r2, [r3, #12]
    GPIOC->MODER &= ~((3<<(6*2)) | (3<<(7*2)) | (3<<(8*2)) | (3<<(9*2)));
 8001934:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
    GPIOC->MODER |= (2<<(6*2)) | (2<<(7*2)) | (2<<(8*2)) | (2<<(9*2));
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	605a      	str	r2, [r3, #4]
 8001948:	609a      	str	r2, [r3, #8]
 800194a:	60da      	str	r2, [r3, #12]
 800194c:	611a      	str	r2, [r3, #16]
 800194e:	615a      	str	r2, [r3, #20]
 8001950:	619a      	str	r2, [r3, #24]
    GPIOC->AFR[0] &= ~((0xF<<(6*4)) | (0xF<<(7*4)));
    GPIOC->AFR[0] |= (3<<(6*4)) | (3<<(7*4));  // AF3
    GPIOC->AFR[1] &= ~((0xF<<((8-8)*4)) | (0xF<<((9-8)*4)));
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	4bb5      	ldr	r3, [pc, #724]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195a:	4ab4      	ldr	r2, [pc, #720]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6453      	str	r3, [r2, #68]	@ 0x44
 8001962:	4bb2      	ldr	r3, [pc, #712]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 8001964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]
    GPIOC->AFR[1] |= (3<<((8-8)*4)) | (3<<((9-8)*4));  // AF3
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4bae      	ldr	r3, [pc, #696]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	4aad      	ldr	r2, [pc, #692]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	6413      	str	r3, [r2, #64]	@ 0x40
 800197e:	4bab      	ldr	r3, [pc, #684]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
    GPIOC->OSPEEDR |= (3<<(6*2)) | (3<<(7*2)) | (3<<(8*2)) | (3<<(9*2));
 800198a:	2300      	movs	r3, #0
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	4ba7      	ldr	r3, [pc, #668]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001992:	4aa6      	ldr	r2, [pc, #664]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	6413      	str	r3, [r2, #64]	@ 0x40
 800199a:	4ba4      	ldr	r3, [pc, #656]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]

 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	4ba0      	ldr	r3, [pc, #640]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	4a9f      	ldr	r2, [pc, #636]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 80019b0:	f043 0304 	orr.w	r3, r3, #4
 80019b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b6:	4b9d      	ldr	r3, [pc, #628]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f003 0304 	and.w	r3, r3, #4
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]
    // Configure TIM9 pin (PE6) - AF3
 80019c2:	2300      	movs	r3, #0
 80019c4:	603b      	str	r3, [r7, #0]
 80019c6:	4b99      	ldr	r3, [pc, #612]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 80019c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ca:	4a98      	ldr	r2, [pc, #608]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 80019cc:	f043 0302 	orr.w	r3, r3, #2
 80019d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019d2:	4b96      	ldr	r3, [pc, #600]	@ (8001c2c <PWM_ConfigureTimers+0x30c>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	603b      	str	r3, [r7, #0]
 80019dc:	683b      	ldr	r3, [r7, #0]
    GPIOE->MODER |= (2<<(6*2));  // Alternate function
    GPIOE->AFR[0] &= ~(0xF<<(6*4));
    GPIOE->AFR[0] |= (3<<(6*4));  // AF3
    GPIOE->OSPEEDR |= (3<<(6*2));  // High speed
}

 80019de:	4b94      	ldr	r3, [pc, #592]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 80019e0:	4a94      	ldr	r2, [pc, #592]	@ (8001c34 <PWM_ConfigureTimers+0x314>)
 80019e2:	601a      	str	r2, [r3, #0]
/**
 80019e4:	4b92      	ldr	r3, [pc, #584]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 80019e6:	2253      	movs	r2, #83	@ 0x53
 80019e8:	605a      	str	r2, [r3, #4]
  * @brief  Initialize TIM1 (Advanced timer) for PWM - APB2 168MHz
 80019ea:	4b91      	ldr	r3, [pc, #580]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	609a      	str	r2, [r3, #8]
  * @retval None
 80019f0:	4b8f      	ldr	r3, [pc, #572]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 80019f2:	2263      	movs	r2, #99	@ 0x63
 80019f4:	60da      	str	r2, [r3, #12]
  */
 80019f6:	4b8e      	ldr	r3, [pc, #568]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
static void PWM_TIM1_Init(void)
 80019fc:	4b8c      	ldr	r3, [pc, #560]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	615a      	str	r2, [r3, #20]
{
 8001a02:	488b      	ldr	r0, [pc, #556]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001a04:	f003 fdc9 	bl	800559a <HAL_TIM_Base_Init>
    // Enable TIM1 clock
 8001a08:	4889      	ldr	r0, [pc, #548]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001a0a:	f003 fe15 	bl	8005638 <HAL_TIM_PWM_Init>
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;

    // Configure timer
 8001a0e:	4b8a      	ldr	r3, [pc, #552]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001a10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a14:	601a      	str	r2, [r3, #0]
    TIM1->PSC = PWM_PRESCALER_APB2;  // 168MHz / 168 = 1MHz
 8001a16:	4b88      	ldr	r3, [pc, #544]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001a18:	2229      	movs	r2, #41	@ 0x29
 8001a1a:	605a      	str	r2, [r3, #4]
    TIM1->ARR = PWM_PERIOD;          // 1MHz / 5000 = 200Hz (5ms period)
 8001a1c:	4b86      	ldr	r3, [pc, #536]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]

 8001a22:	4b85      	ldr	r3, [pc, #532]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001a24:	2263      	movs	r2, #99	@ 0x63
 8001a26:	60da      	str	r2, [r3, #12]
    // Configure all 4 channels as PWM mode 1
 8001a28:	4b83      	ldr	r3, [pc, #524]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	611a      	str	r2, [r3, #16]
    TIM1->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8001a2e:	4882      	ldr	r0, [pc, #520]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001a30:	f003 fdb3 	bl	800559a <HAL_TIM_Base_Init>
    TIM1->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
 8001a34:	4880      	ldr	r0, [pc, #512]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001a36:	f003 fdff 	bl	8005638 <HAL_TIM_PWM_Init>
    TIM1->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;

 8001a3a:	4b80      	ldr	r3, [pc, #512]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001a3c:	4a80      	ldr	r2, [pc, #512]	@ (8001c40 <PWM_ConfigureTimers+0x320>)
 8001a3e:	601a      	str	r2, [r3, #0]
    TIM1->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
 8001a40:	4b7e      	ldr	r3, [pc, #504]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001a42:	2229      	movs	r2, #41	@ 0x29
 8001a44:	605a      	str	r2, [r3, #4]
    TIM1->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
 8001a46:	4b7d      	ldr	r3, [pc, #500]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	609a      	str	r2, [r3, #8]
    TIM1->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 8001a4c:	4b7b      	ldr	r3, [pc, #492]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001a4e:	2263      	movs	r2, #99	@ 0x63
 8001a50:	60da      	str	r2, [r3, #12]

 8001a52:	4b7a      	ldr	r3, [pc, #488]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	611a      	str	r2, [r3, #16]
    // Set initial duty cycle to 0
 8001a58:	4878      	ldr	r0, [pc, #480]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001a5a:	f003 fd9e 	bl	800559a <HAL_TIM_Base_Init>
    TIM1->CCR1 = 0;
 8001a5e:	4877      	ldr	r0, [pc, #476]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001a60:	f003 fdea 	bl	8005638 <HAL_TIM_PWM_Init>
    TIM1->CCR2 = 0;
    TIM1->CCR3 = 0;
 8001a64:	4b77      	ldr	r3, [pc, #476]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001a66:	4a78      	ldr	r2, [pc, #480]	@ (8001c48 <PWM_ConfigureTimers+0x328>)
 8001a68:	601a      	str	r2, [r3, #0]
    TIM1->CCR4 = 0;
 8001a6a:	4b76      	ldr	r3, [pc, #472]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001a6c:	2229      	movs	r2, #41	@ 0x29
 8001a6e:	605a      	str	r2, [r3, #4]

 8001a70:	4b74      	ldr	r3, [pc, #464]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
    // Enable channels
 8001a76:	4b73      	ldr	r3, [pc, #460]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001a78:	2263      	movs	r2, #99	@ 0x63
 8001a7a:	60da      	str	r2, [r3, #12]
    TIM1->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;
 8001a7c:	4b71      	ldr	r3, [pc, #452]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	611a      	str	r2, [r3, #16]

 8001a82:	4870      	ldr	r0, [pc, #448]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001a84:	f003 fd89 	bl	800559a <HAL_TIM_Base_Init>
    // Enable auto-reload preload
 8001a88:	486e      	ldr	r0, [pc, #440]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001a8a:	f003 fdd5 	bl	8005638 <HAL_TIM_PWM_Init>
    TIM1->CR1 |= TIM_CR1_ARPE;

    // IMPORTANT: Enable main output for advanced timers (TIM1, TIM8)
 8001a8e:	4b6f      	ldr	r3, [pc, #444]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001a90:	4a6f      	ldr	r2, [pc, #444]	@ (8001c50 <PWM_ConfigureTimers+0x330>)
 8001a92:	601a      	str	r2, [r3, #0]
    TIM1->BDTR |= TIM_BDTR_MOE;
 8001a94:	4b6d      	ldr	r3, [pc, #436]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001a96:	2253      	movs	r2, #83	@ 0x53
 8001a98:	605a      	str	r2, [r3, #4]

 8001a9a:	4b6c      	ldr	r3, [pc, #432]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
    // Start timer
 8001aa0:	4b6a      	ldr	r3, [pc, #424]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001aa2:	2263      	movs	r2, #99	@ 0x63
 8001aa4:	60da      	str	r2, [r3, #12]
    TIM1->CR1 |= TIM_CR1_CEN;
 8001aa6:	4b69      	ldr	r3, [pc, #420]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	611a      	str	r2, [r3, #16]
}
 8001aac:	4b67      	ldr	r3, [pc, #412]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	615a      	str	r2, [r3, #20]

 8001ab2:	4866      	ldr	r0, [pc, #408]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001ab4:	f003 fd71 	bl	800559a <HAL_TIM_Base_Init>
/**
 8001ab8:	4864      	ldr	r0, [pc, #400]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001aba:	f003 fdbd 	bl	8005638 <HAL_TIM_PWM_Init>
  * @brief  Initialize TIM2 (General purpose) for PWM - APB1 84MHz
  * @retval None
  */
 8001abe:	2360      	movs	r3, #96	@ 0x60
 8001ac0:	617b      	str	r3, [r7, #20]
static void PWM_TIM2_Init(void)
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61bb      	str	r3, [r7, #24]
{
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61fb      	str	r3, [r7, #28]
    // Enable TIM2 clock
 8001aca:	2300      	movs	r3, #0
 8001acc:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;

    // Configure timer
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4856      	ldr	r0, [pc, #344]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001ad8:	f003 fed0 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->PSC = PWM_PRESCALER_APB1;  // 84MHz / 84 = 1MHz
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	2204      	movs	r2, #4
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4852      	ldr	r0, [pc, #328]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001ae6:	f003 fec9 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->ARR = PWM_PERIOD;          // 1MHz / 5000 = 200Hz (5ms period)
 8001aea:	f107 0314 	add.w	r3, r7, #20
 8001aee:	2208      	movs	r2, #8
 8001af0:	4619      	mov	r1, r3
 8001af2:	484f      	ldr	r0, [pc, #316]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001af4:	f003 fec2 	bl	800587c <HAL_TIM_PWM_ConfigChannel>

 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	220c      	movs	r2, #12
 8001afe:	4619      	mov	r1, r3
 8001b00:	484b      	ldr	r0, [pc, #300]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001b02:	f003 febb 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    // Configure all 4 channels as PWM mode 1
    TIM2->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	484a      	ldr	r0, [pc, #296]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001b10:	f003 feb4 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	2204      	movs	r2, #4
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4846      	ldr	r0, [pc, #280]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001b1e:	f003 fead 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;
 8001b22:	f107 0314 	add.w	r3, r7, #20
 8001b26:	2208      	movs	r2, #8
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4843      	ldr	r0, [pc, #268]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001b2c:	f003 fea6 	bl	800587c <HAL_TIM_PWM_ConfigChannel>

 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	220c      	movs	r2, #12
 8001b36:	4619      	mov	r1, r3
 8001b38:	483f      	ldr	r0, [pc, #252]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001b3a:	f003 fe9f 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
    TIM2->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
 8001b3e:	f107 0314 	add.w	r3, r7, #20
 8001b42:	2200      	movs	r2, #0
 8001b44:	4619      	mov	r1, r3
 8001b46:	483d      	ldr	r0, [pc, #244]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001b48:	f003 fe98 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 8001b4c:	f107 0314 	add.w	r3, r7, #20
 8001b50:	2204      	movs	r2, #4
 8001b52:	4619      	mov	r1, r3
 8001b54:	4839      	ldr	r0, [pc, #228]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001b56:	f003 fe91 	bl	800587c <HAL_TIM_PWM_ConfigChannel>

 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	2208      	movs	r2, #8
 8001b60:	4619      	mov	r1, r3
 8001b62:	4836      	ldr	r0, [pc, #216]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001b64:	f003 fe8a 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    // Set initial duty cycle to 0
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	220c      	movs	r2, #12
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4832      	ldr	r0, [pc, #200]	@ (8001c3c <PWM_ConfigureTimers+0x31c>)
 8001b72:	f003 fe83 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->CCR1 = 0;
    TIM2->CCR2 = 0;
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4831      	ldr	r0, [pc, #196]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001b80:	f003 fe7c 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->CCR3 = 0;
 8001b84:	f107 0314 	add.w	r3, r7, #20
 8001b88:	2204      	movs	r2, #4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	482d      	ldr	r0, [pc, #180]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001b8e:	f003 fe75 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->CCR4 = 0;
 8001b92:	f107 0314 	add.w	r3, r7, #20
 8001b96:	2208      	movs	r2, #8
 8001b98:	4619      	mov	r1, r3
 8001b9a:	482a      	ldr	r0, [pc, #168]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001b9c:	f003 fe6e 	bl	800587c <HAL_TIM_PWM_ConfigChannel>

 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	220c      	movs	r2, #12
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4826      	ldr	r0, [pc, #152]	@ (8001c44 <PWM_ConfigureTimers+0x324>)
 8001baa:	f003 fe67 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    // Enable channels
    TIM2->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4825      	ldr	r0, [pc, #148]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001bb8:	f003 fe60 	bl	800587c <HAL_TIM_PWM_ConfigChannel>

 8001bbc:	f107 0314 	add.w	r3, r7, #20
 8001bc0:	2204      	movs	r2, #4
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4821      	ldr	r0, [pc, #132]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001bc6:	f003 fe59 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    // Enable auto-reload preload
 8001bca:	f107 0314 	add.w	r3, r7, #20
 8001bce:	2208      	movs	r2, #8
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	481e      	ldr	r0, [pc, #120]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001bd4:	f003 fe52 	bl	800587c <HAL_TIM_PWM_ConfigChannel>
    TIM2->CR1 |= TIM_CR1_ARPE;
 8001bd8:	f107 0314 	add.w	r3, r7, #20
 8001bdc:	220c      	movs	r2, #12
 8001bde:	4619      	mov	r1, r3
 8001be0:	481a      	ldr	r0, [pc, #104]	@ (8001c4c <PWM_ConfigureTimers+0x32c>)
 8001be2:	f003 fe4b 	bl	800587c <HAL_TIM_PWM_ConfigChannel>

    // Start timer
    TIM2->CR1 |= TIM_CR1_CEN;
 8001be6:	2100      	movs	r1, #0
 8001be8:	4811      	ldr	r0, [pc, #68]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001bea:	f003 fd7f 	bl	80056ec <HAL_TIM_PWM_Start>
}
 8001bee:	2104      	movs	r1, #4
 8001bf0:	480f      	ldr	r0, [pc, #60]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001bf2:	f003 fd7b 	bl	80056ec <HAL_TIM_PWM_Start>

 8001bf6:	2108      	movs	r1, #8
 8001bf8:	480d      	ldr	r0, [pc, #52]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001bfa:	f003 fd77 	bl	80056ec <HAL_TIM_PWM_Start>
/**
 8001bfe:	210c      	movs	r1, #12
 8001c00:	480b      	ldr	r0, [pc, #44]	@ (8001c30 <PWM_ConfigureTimers+0x310>)
 8001c02:	f003 fd73 	bl	80056ec <HAL_TIM_PWM_Start>
  * @brief  Initialize TIM3 (General purpose) for PWM - APB1 84MHz
  * @retval None
 8001c06:	2100      	movs	r1, #0
 8001c08:	480b      	ldr	r0, [pc, #44]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001c0a:	f003 fd6f 	bl	80056ec <HAL_TIM_PWM_Start>
  */
 8001c0e:	2104      	movs	r1, #4
 8001c10:	4809      	ldr	r0, [pc, #36]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001c12:	f003 fd6b 	bl	80056ec <HAL_TIM_PWM_Start>
static void PWM_TIM3_Init(void)
 8001c16:	2108      	movs	r1, #8
 8001c18:	4807      	ldr	r0, [pc, #28]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001c1a:	f003 fd67 	bl	80056ec <HAL_TIM_PWM_Start>
{
 8001c1e:	210c      	movs	r1, #12
 8001c20:	4805      	ldr	r0, [pc, #20]	@ (8001c38 <PWM_ConfigureTimers+0x318>)
 8001c22:	f003 fd63 	bl	80056ec <HAL_TIM_PWM_Start>
    // Enable TIM3 clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8001c26:	2100      	movs	r1, #0
 8001c28:	e014      	b.n	8001c54 <PWM_ConfigureTimers+0x334>
 8001c2a:	bf00      	nop
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	20000278 	.word	0x20000278
 8001c34:	40010000 	.word	0x40010000
 8001c38:	200002c0 	.word	0x200002c0
 8001c3c:	20000308 	.word	0x20000308
 8001c40:	40000400 	.word	0x40000400
 8001c44:	20000350 	.word	0x20000350
 8001c48:	40000800 	.word	0x40000800
 8001c4c:	20000398 	.word	0x20000398
 8001c50:	40010400 	.word	0x40010400
 8001c54:	4819      	ldr	r0, [pc, #100]	@ (8001cbc <PWM_ConfigureTimers+0x39c>)
 8001c56:	f003 fd49 	bl	80056ec <HAL_TIM_PWM_Start>

 8001c5a:	2104      	movs	r1, #4
 8001c5c:	4817      	ldr	r0, [pc, #92]	@ (8001cbc <PWM_ConfigureTimers+0x39c>)
 8001c5e:	f003 fd45 	bl	80056ec <HAL_TIM_PWM_Start>
    // Configure timer
 8001c62:	2108      	movs	r1, #8
 8001c64:	4815      	ldr	r0, [pc, #84]	@ (8001cbc <PWM_ConfigureTimers+0x39c>)
 8001c66:	f003 fd41 	bl	80056ec <HAL_TIM_PWM_Start>
    TIM3->PSC = PWM_PRESCALER_APB1;  // 84MHz / 84 = 1MHz
 8001c6a:	210c      	movs	r1, #12
 8001c6c:	4813      	ldr	r0, [pc, #76]	@ (8001cbc <PWM_ConfigureTimers+0x39c>)
 8001c6e:	f003 fd3d 	bl	80056ec <HAL_TIM_PWM_Start>
    TIM3->ARR = PWM_PERIOD;          // 1MHz / 5000 = 200Hz (5ms period)

 8001c72:	2100      	movs	r1, #0
 8001c74:	4812      	ldr	r0, [pc, #72]	@ (8001cc0 <PWM_ConfigureTimers+0x3a0>)
 8001c76:	f003 fd39 	bl	80056ec <HAL_TIM_PWM_Start>
    // Configure all 4 channels as PWM mode 1
 8001c7a:	2104      	movs	r1, #4
 8001c7c:	4810      	ldr	r0, [pc, #64]	@ (8001cc0 <PWM_ConfigureTimers+0x3a0>)
 8001c7e:	f003 fd35 	bl	80056ec <HAL_TIM_PWM_Start>
    TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 8001c82:	2108      	movs	r1, #8
 8001c84:	480e      	ldr	r0, [pc, #56]	@ (8001cc0 <PWM_ConfigureTimers+0x3a0>)
 8001c86:	f003 fd31 	bl	80056ec <HAL_TIM_PWM_Start>
    TIM3->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
 8001c8a:	210c      	movs	r1, #12
 8001c8c:	480c      	ldr	r0, [pc, #48]	@ (8001cc0 <PWM_ConfigureTimers+0x3a0>)
 8001c8e:	f003 fd2d 	bl	80056ec <HAL_TIM_PWM_Start>
    TIM3->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;

 8001c92:	2100      	movs	r1, #0
 8001c94:	480b      	ldr	r0, [pc, #44]	@ (8001cc4 <PWM_ConfigureTimers+0x3a4>)
 8001c96:	f003 fd29 	bl	80056ec <HAL_TIM_PWM_Start>
    TIM3->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
 8001c9a:	2104      	movs	r1, #4
 8001c9c:	4809      	ldr	r0, [pc, #36]	@ (8001cc4 <PWM_ConfigureTimers+0x3a4>)
 8001c9e:	f003 fd25 	bl	80056ec <HAL_TIM_PWM_Start>
    TIM3->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
 8001ca2:	2108      	movs	r1, #8
 8001ca4:	4807      	ldr	r0, [pc, #28]	@ (8001cc4 <PWM_ConfigureTimers+0x3a4>)
 8001ca6:	f003 fd21 	bl	80056ec <HAL_TIM_PWM_Start>
    TIM3->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 8001caa:	210c      	movs	r1, #12
 8001cac:	4805      	ldr	r0, [pc, #20]	@ (8001cc4 <PWM_ConfigureTimers+0x3a4>)
 8001cae:	f003 fd1d 	bl	80056ec <HAL_TIM_PWM_Start>

 8001cb2:	bf00      	nop
 8001cb4:	3748      	adds	r7, #72	@ 0x48
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000308 	.word	0x20000308
 8001cc0:	20000350 	.word	0x20000350
 8001cc4:	20000398 	.word	0x20000398

08001cc8 <PWM_SetDutyCycle>:
    // Enable auto-reload preload
    TIM3->CR1 |= TIM_CR1_ARPE;

    // Start timer
    TIM3->CR1 |= TIM_CR1_CEN;
}
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	460a      	mov	r2, r1
 8001cd2:	71fb      	strb	r3, [r7, #7]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	71bb      	strb	r3, [r7, #6]

 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	2b13      	cmp	r3, #19
 8001cdc:	d811      	bhi.n	8001d02 <PWM_SetDutyCycle+0x3a>
/**
 8001cde:	79bb      	ldrb	r3, [r7, #6]
 8001ce0:	2b64      	cmp	r3, #100	@ 0x64
 8001ce2:	d901      	bls.n	8001ce8 <PWM_SetDutyCycle+0x20>
 8001ce4:	2364      	movs	r3, #100	@ 0x64
 8001ce6:	71bb      	strb	r3, [r7, #6]
  * @brief  Initialize TIM4 (General purpose) for PWM - APB1 84MHz
  * @retval None
  */
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	4908      	ldr	r1, [pc, #32]	@ (8001d0c <PWM_SetDutyCycle+0x44>)
 8001cec:	79ba      	ldrb	r2, [r7, #6]
 8001cee:	54ca      	strb	r2, [r1, r3]
static void PWM_TIM4_Init(void)
{
    // Enable TIM4 clock
    RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8001cf0:	79bb      	ldrb	r3, [r7, #6]
 8001cf2:	81fb      	strh	r3, [r7, #14]

    // Configure timer
    TIM4->PSC = PWM_PRESCALER_APB1;  // 84MHz / 84 = 1MHz
 8001cf4:	89fa      	ldrh	r2, [r7, #14]
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	4611      	mov	r1, r2
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 f842 	bl	8001d84 <PWM_SetChannelPulse>
 8001d00:	e000      	b.n	8001d04 <PWM_SetDutyCycle+0x3c>

 8001d02:	bf00      	nop
    TIM4->ARR = PWM_PERIOD;          // 1MHz / 5000 = 200Hz (5ms period)
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	2000020c 	.word	0x2000020c

08001d10 <PWM_GetDutyCycle>:
    TIM4->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
    TIM4->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
    TIM4->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;

    TIM4->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
    TIM4->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	71fb      	strb	r3, [r7, #7]
    TIM4->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	2b13      	cmp	r3, #19
 8001d1e:	d901      	bls.n	8001d24 <PWM_GetDutyCycle+0x14>
 8001d20:	2300      	movs	r3, #0
 8001d22:	e002      	b.n	8001d2a <PWM_GetDutyCycle+0x1a>

 8001d24:	79fb      	ldrb	r3, [r7, #7]
 8001d26:	4a04      	ldr	r2, [pc, #16]	@ (8001d38 <PWM_GetDutyCycle+0x28>)
 8001d28:	5cd3      	ldrb	r3, [r2, r3]
    // Set initial duty cycle to 0
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	2000020c 	.word	0x2000020c

08001d3c <PWM_Stop>:
    TIM4->CCR3 = 0;
    TIM4->CCR4 = 0;

    // Enable channels
    TIM4->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;

 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4603      	mov	r3, r0
 8001d44:	71fb      	strb	r3, [r7, #7]
    // Enable auto-reload preload
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	2100      	movs	r1, #0
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff ffbc 	bl	8001cc8 <PWM_SetDutyCycle>
    TIM4->CR1 |= TIM_CR1_ARPE;
 8001d50:	bf00      	nop
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <PWM_StopAll>:
    // Start timer
    TIM4->CR1 |= TIM_CR1_CEN;
}

/**
  * @brief  Initialize TIM8 (Advanced timer) for PWM - APB2 168MHz
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
  * @retval None
 8001d5e:	2300      	movs	r3, #0
 8001d60:	71fb      	strb	r3, [r7, #7]
 8001d62:	e006      	b.n	8001d72 <PWM_StopAll+0x1a>
  */
static void PWM_TIM8_Init(void)
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff ffe8 	bl	8001d3c <PWM_Stop>
  * @retval None
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	71fb      	strb	r3, [r7, #7]
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	2b13      	cmp	r3, #19
 8001d76:	d9f5      	bls.n	8001d64 <PWM_StopAll+0xc>
{
    // Enable TIM8 clock
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <PWM_SetChannelPulse>:
    TIM8->PSC = PWM_PRESCALER_APB2;  // 168MHz / 168 = 1MHz
    TIM8->ARR = PWM_PERIOD;          // 1MHz / 5000 = 200Hz (5ms period)

    // Configure channels 1, 2, 3, 4 as PWM mode 1
    TIM8->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
    TIM8->CCMR1 |= (6 << TIM_CCMR1_OC1M_Pos) | (6 << TIM_CCMR1_OC2M_Pos);
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	460a      	mov	r2, r1
 8001d8e:	71fb      	strb	r3, [r7, #7]
 8001d90:	4613      	mov	r3, r2
 8001d92:	80bb      	strh	r3, [r7, #4]
    TIM8->CCMR1 |= TIM_CCMR1_OC1PE | TIM_CCMR1_OC2PE;
 8001d94:	79fb      	ldrb	r3, [r7, #7]
 8001d96:	2b13      	cmp	r3, #19
 8001d98:	f200 8090 	bhi.w	8001ebc <PWM_SetChannelPulse+0x138>
 8001d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8001da4 <PWM_SetChannelPulse+0x20>)
 8001d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001da2:	bf00      	nop
 8001da4:	08001df5 	.word	0x08001df5
 8001da8:	08001dff 	.word	0x08001dff
 8001dac:	08001e09 	.word	0x08001e09
 8001db0:	08001e45 	.word	0x08001e45
 8001db4:	08001e1d 	.word	0x08001e1d
 8001db8:	08001e4f 	.word	0x08001e4f
 8001dbc:	08001e27 	.word	0x08001e27
 8001dc0:	08001e31 	.word	0x08001e31
 8001dc4:	08001e59 	.word	0x08001e59
 8001dc8:	08001e13 	.word	0x08001e13
 8001dcc:	08001e6d 	.word	0x08001e6d
 8001dd0:	08001e77 	.word	0x08001e77
 8001dd4:	08001e81 	.word	0x08001e81
 8001dd8:	08001e63 	.word	0x08001e63
 8001ddc:	08001e3b 	.word	0x08001e3b
 8001de0:	08001e95 	.word	0x08001e95
 8001de4:	08001e9f 	.word	0x08001e9f
 8001de8:	08001ea9 	.word	0x08001ea9
 8001dec:	08001e8b 	.word	0x08001e8b
 8001df0:	08001eb3 	.word	0x08001eb3

    TIM8->CCMR2 &= ~(TIM_CCMR2_OC3M | TIM_CCMR2_OC4M);
    TIM8->CCMR2 |= (6 << TIM_CCMR2_OC3M_Pos) | (6 << TIM_CCMR2_OC4M_Pos);
    TIM8->CCMR2 |= TIM_CCMR2_OC3PE | TIM_CCMR2_OC4PE;
 8001df4:	4b35      	ldr	r3, [pc, #212]	@ (8001ecc <PWM_SetChannelPulse+0x148>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	88ba      	ldrh	r2, [r7, #4]
 8001dfa:	635a      	str	r2, [r3, #52]	@ 0x34

 8001dfc:	e05f      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
    // Set initial duty cycle to 0
    TIM8->CCR1 = 0;
 8001dfe:	4b33      	ldr	r3, [pc, #204]	@ (8001ecc <PWM_SetChannelPulse+0x148>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	88ba      	ldrh	r2, [r7, #4]
 8001e04:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM8->CCR2 = 0;
 8001e06:	e05a      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
    TIM8->CCR3 = 0;
    TIM8->CCR4 = 0;
 8001e08:	4b30      	ldr	r3, [pc, #192]	@ (8001ecc <PWM_SetChannelPulse+0x148>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	88ba      	ldrh	r2, [r7, #4]
 8001e0e:	641a      	str	r2, [r3, #64]	@ 0x40

 8001e10:	e055      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
    // Enable channels
    TIM8->CCER |= TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E;
 8001e12:	4b2e      	ldr	r3, [pc, #184]	@ (8001ecc <PWM_SetChannelPulse+0x148>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	88ba      	ldrh	r2, [r7, #4]
 8001e18:	63da      	str	r2, [r3, #60]	@ 0x3c

 8001e1a:	e050      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
    // Enable auto-reload preload
    TIM8->CR1 |= TIM_CR1_ARPE;

    // IMPORTANT: Enable main output for advanced timers (TIM1, TIM8)
 8001e1c:	4b2c      	ldr	r3, [pc, #176]	@ (8001ed0 <PWM_SetChannelPulse+0x14c>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	88ba      	ldrh	r2, [r7, #4]
 8001e22:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM8->BDTR |= TIM_BDTR_MOE;
 8001e24:	e04b      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>

    // Start timer
 8001e26:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed0 <PWM_SetChannelPulse+0x14c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	88ba      	ldrh	r2, [r7, #4]
 8001e2c:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM8->CR1 |= TIM_CR1_CEN;
 8001e2e:	e046      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
}

 8001e30:	4b27      	ldr	r3, [pc, #156]	@ (8001ed0 <PWM_SetChannelPulse+0x14c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	88ba      	ldrh	r2, [r7, #4]
 8001e36:	635a      	str	r2, [r3, #52]	@ 0x34
/**
 8001e38:	e041      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
  * @brief  Initialize TIM9 (General-purpose timer) for PWM - APB2 168MHz
  * @retval None
 8001e3a:	4b25      	ldr	r3, [pc, #148]	@ (8001ed0 <PWM_SetChannelPulse+0x14c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	88ba      	ldrh	r2, [r7, #4]
 8001e40:	641a      	str	r2, [r3, #64]	@ 0x40
  */
 8001e42:	e03c      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
static void PWM_TIM9_Init(void)
{
    // Enable TIM9 clock
    RCC->APB2ENR |= RCC_APB2ENR_TIM9EN;
 8001e44:	4b23      	ldr	r3, [pc, #140]	@ (8001ed4 <PWM_SetChannelPulse+0x150>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	88ba      	ldrh	r2, [r7, #4]
 8001e4a:	639a      	str	r2, [r3, #56]	@ 0x38

 8001e4c:	e037      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
    // Configure timer
    TIM9->PSC = PWM_PRESCALER_APB2;  // 168MHz / 168 = 1MHz
 8001e4e:	4b21      	ldr	r3, [pc, #132]	@ (8001ed4 <PWM_SetChannelPulse+0x150>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	88ba      	ldrh	r2, [r7, #4]
 8001e54:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM9->ARR = PWM_PERIOD;          // 1MHz / 5000 = 200Hz (5ms period)
 8001e56:	e032      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>

    // Configure channel 2 as PWM mode 1 (PE6 = TIM9_CH2)
 8001e58:	4b1e      	ldr	r3, [pc, #120]	@ (8001ed4 <PWM_SetChannelPulse+0x150>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	88ba      	ldrh	r2, [r7, #4]
 8001e5e:	641a      	str	r2, [r3, #64]	@ 0x40
    TIM9->CCMR1 &= ~TIM_CCMR1_OC2M;
 8001e60:	e02d      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
    TIM9->CCMR1 |= (6 << TIM_CCMR1_OC2M_Pos);  // PWM mode 1
    TIM9->CCMR1 |= TIM_CCMR1_OC2PE;           // Preload enable
 8001e62:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed4 <PWM_SetChannelPulse+0x150>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	88ba      	ldrh	r2, [r7, #4]
 8001e68:	635a      	str	r2, [r3, #52]	@ 0x34

 8001e6a:	e028      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
    // Set initial duty cycle to 0
    TIM9->CCR2 = 0;

    // Enable channel 2
 8001e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed8 <PWM_SetChannelPulse+0x154>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	88ba      	ldrh	r2, [r7, #4]
 8001e72:	641a      	str	r2, [r3, #64]	@ 0x40
    TIM9->CCER |= TIM_CCER_CC2E;
 8001e74:	e023      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>

    // Enable auto-reload preload
 8001e76:	4b18      	ldr	r3, [pc, #96]	@ (8001ed8 <PWM_SetChannelPulse+0x154>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	88ba      	ldrh	r2, [r7, #4]
 8001e7c:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM9->CR1 |= TIM_CR1_ARPE;
 8001e7e:	e01e      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>

    // NOTE: TIM9 is general-purpose timer (not advanced), so no BDTR_MOE needed
 8001e80:	4b15      	ldr	r3, [pc, #84]	@ (8001ed8 <PWM_SetChannelPulse+0x154>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	88ba      	ldrh	r2, [r7, #4]
 8001e86:	635a      	str	r2, [r3, #52]	@ 0x34

 8001e88:	e019      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
    // Start timer
    TIM9->CR1 |= TIM_CR1_CEN;
 8001e8a:	4b13      	ldr	r3, [pc, #76]	@ (8001ed8 <PWM_SetChannelPulse+0x154>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	88ba      	ldrh	r2, [r7, #4]
 8001e90:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001e92:	e014      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>

/**
  * @brief  Set PWM duty cycle for a channel
  * @param  channel: PWM channel (0-20)
 8001e94:	4b11      	ldr	r3, [pc, #68]	@ (8001edc <PWM_SetChannelPulse+0x158>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	88ba      	ldrh	r2, [r7, #4]
 8001e9a:	635a      	str	r2, [r3, #52]	@ 0x34
  * @param  duty_percent: Duty cycle percentage (0-100)
 8001e9c:	e00f      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
  * @retval None
  */
 8001e9e:	4b0f      	ldr	r3, [pc, #60]	@ (8001edc <PWM_SetChannelPulse+0x158>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	88ba      	ldrh	r2, [r7, #4]
 8001ea4:	639a      	str	r2, [r3, #56]	@ 0x38
void PWM_SetDutyCycle(PWM_Channel_t channel, uint8_t duty_percent)
 8001ea6:	e00a      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>
{
    if (channel >= PWM_CHANNEL_COUNT) return;
 8001ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8001edc <PWM_SetChannelPulse+0x158>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	88ba      	ldrh	r2, [r7, #4]
 8001eae:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (duty_percent > 100) duty_percent = 100;
 8001eb0:	e005      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>

    // Store duty cycle
 8001eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8001edc <PWM_SetChannelPulse+0x158>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	88ba      	ldrh	r2, [r7, #4]
 8001eb8:	641a      	str	r2, [r3, #64]	@ 0x40
    pwm_duty[channel] = duty_percent;
 8001eba:	e000      	b.n	8001ebe <PWM_SetChannelPulse+0x13a>

    // Calculate CCR value
    uint32_t ccr_value = ((PWM_PERIOD + 1) * duty_percent) / 100;
 8001ebc:	bf00      	nop

    // Set CCR based on channel mapping
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	20000398 	.word	0x20000398
 8001ed0:	200002c0 	.word	0x200002c0
 8001ed4:	20000308 	.word	0x20000308
 8001ed8:	20000350 	.word	0x20000350
 8001edc:	20000278 	.word	0x20000278

08001ee0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001ee4:	4b17      	ldr	r3, [pc, #92]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001ee6:	4a18      	ldr	r2, [pc, #96]	@ (8001f48 <MX_SPI1_Init+0x68>)
 8001ee8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001eea:	4b16      	ldr	r3, [pc, #88]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001eec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ef0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ef2:	4b14      	ldr	r3, [pc, #80]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ef8:	4b12      	ldr	r3, [pc, #72]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001efe:	4b11      	ldr	r3, [pc, #68]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f04:	4b0f      	ldr	r3, [pc, #60]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f10:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f12:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f18:	4b0a      	ldr	r3, [pc, #40]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f1e:	4b09      	ldr	r3, [pc, #36]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f24:	4b07      	ldr	r3, [pc, #28]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f2c:	220a      	movs	r2, #10
 8001f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f30:	4804      	ldr	r0, [pc, #16]	@ (8001f44 <MX_SPI1_Init+0x64>)
 8001f32:	f003 faa9 	bl	8005488 <HAL_SPI_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f3c:	f7ff fc44 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f40:	bf00      	nop
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20000220 	.word	0x20000220
 8001f48:	40013000 	.word	0x40013000

08001f4c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b08a      	sub	sp, #40	@ 0x28
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f54:	f107 0314 	add.w	r3, r7, #20
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
 8001f5c:	605a      	str	r2, [r3, #4]
 8001f5e:	609a      	str	r2, [r3, #8]
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a19      	ldr	r2, [pc, #100]	@ (8001fd0 <HAL_SPI_MspInit+0x84>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d12b      	bne.n	8001fc6 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
 8001f72:	4b18      	ldr	r3, [pc, #96]	@ (8001fd4 <HAL_SPI_MspInit+0x88>)
 8001f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f76:	4a17      	ldr	r2, [pc, #92]	@ (8001fd4 <HAL_SPI_MspInit+0x88>)
 8001f78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f7e:	4b15      	ldr	r3, [pc, #84]	@ (8001fd4 <HAL_SPI_MspInit+0x88>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f86:	613b      	str	r3, [r7, #16]
 8001f88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	4b11      	ldr	r3, [pc, #68]	@ (8001fd4 <HAL_SPI_MspInit+0x88>)
 8001f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f92:	4a10      	ldr	r2, [pc, #64]	@ (8001fd4 <HAL_SPI_MspInit+0x88>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd4 <HAL_SPI_MspInit+0x88>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	f003 0301 	and.w	r3, r3, #1
 8001fa2:	60fb      	str	r3, [r7, #12]
 8001fa4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001fa6:	23e0      	movs	r3, #224	@ 0xe0
 8001fa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001faa:	2302      	movs	r3, #2
 8001fac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001fb6:	2305      	movs	r3, #5
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	4805      	ldr	r0, [pc, #20]	@ (8001fd8 <HAL_SPI_MspInit+0x8c>)
 8001fc2:	f000 fbdf 	bl	8002784 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	3728      	adds	r7, #40	@ 0x28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40013000 	.word	0x40013000
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40020000 	.word	0x40020000

08001fdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	607b      	str	r3, [r7, #4]
 8001fe6:	4b10      	ldr	r3, [pc, #64]	@ (8002028 <HAL_MspInit+0x4c>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	4a0f      	ldr	r2, [pc, #60]	@ (8002028 <HAL_MspInit+0x4c>)
 8001fec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ff0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8002028 <HAL_MspInit+0x4c>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ffa:	607b      	str	r3, [r7, #4]
 8001ffc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ffe:	2300      	movs	r3, #0
 8002000:	603b      	str	r3, [r7, #0]
 8002002:	4b09      	ldr	r3, [pc, #36]	@ (8002028 <HAL_MspInit+0x4c>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002006:	4a08      	ldr	r2, [pc, #32]	@ (8002028 <HAL_MspInit+0x4c>)
 8002008:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800200c:	6413      	str	r3, [r2, #64]	@ 0x40
 800200e:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <HAL_MspInit+0x4c>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800201a:	2007      	movs	r0, #7
 800201c:	f000 fade 	bl	80025dc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002020:	bf00      	nop
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40023800 	.word	0x40023800

0800202c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <NMI_Handler+0x4>

08002034 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002038:	bf00      	nop
 800203a:	e7fd      	b.n	8002038 <HardFault_Handler+0x4>

0800203c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002040:	bf00      	nop
 8002042:	e7fd      	b.n	8002040 <MemManage_Handler+0x4>

08002044 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <BusFault_Handler+0x4>

0800204c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002050:	bf00      	nop
 8002052:	e7fd      	b.n	8002050 <UsageFault_Handler+0x4>

08002054 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002062:	b480      	push	{r7}
 8002064:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002082:	f000 f997 	bl	80023b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002090:	4802      	ldr	r0, [pc, #8]	@ (800209c <USART1_IRQHandler+0x10>)
 8002092:	f004 f831 	bl	80060f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002096:	bf00      	nop
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	200003e0 	.word	0x200003e0

080020a0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80020a4:	4802      	ldr	r0, [pc, #8]	@ (80020b0 <OTG_FS_IRQHandler+0x10>)
 80020a6:	f001 fb07 	bl	80036b8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020aa:	bf00      	nop
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	2000190c 	.word	0x2000190c

080020b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020b8:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <SystemInit+0x20>)
 80020ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020be:	4a05      	ldr	r2, [pc, #20]	@ (80020d4 <SystemInit+0x20>)
 80020c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020d8:	b480      	push	{r7}
 80020da:	b089      	sub	sp, #36	@ 0x24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a33      	ldr	r2, [pc, #204]	@ (80021b4 <HAL_TIM_Base_MspInit+0xdc>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d10e      	bne.n	8002108 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	61fb      	str	r3, [r7, #28]
 80020ee:	4b32      	ldr	r3, [pc, #200]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 80020f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f2:	4a31      	ldr	r2, [pc, #196]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020fa:	4b2f      	ldr	r3, [pc, #188]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 80020fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	61fb      	str	r3, [r7, #28]
 8002104:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002106:	e04e      	b.n	80021a6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM2)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002110:	d10e      	bne.n	8002130 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	61bb      	str	r3, [r7, #24]
 8002116:	4b28      	ldr	r3, [pc, #160]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 8002118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211a:	4a27      	ldr	r2, [pc, #156]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 800211c:	f043 0301 	orr.w	r3, r3, #1
 8002120:	6413      	str	r3, [r2, #64]	@ 0x40
 8002122:	4b25      	ldr	r3, [pc, #148]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	61bb      	str	r3, [r7, #24]
 800212c:	69bb      	ldr	r3, [r7, #24]
}
 800212e:	e03a      	b.n	80021a6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM3)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a21      	ldr	r2, [pc, #132]	@ (80021bc <HAL_TIM_Base_MspInit+0xe4>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10e      	bne.n	8002158 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
 800213e:	4b1e      	ldr	r3, [pc, #120]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	4a1d      	ldr	r2, [pc, #116]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 8002144:	f043 0302 	orr.w	r3, r3, #2
 8002148:	6413      	str	r3, [r2, #64]	@ 0x40
 800214a:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	697b      	ldr	r3, [r7, #20]
}
 8002156:	e026      	b.n	80021a6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM4)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a18      	ldr	r2, [pc, #96]	@ (80021c0 <HAL_TIM_Base_MspInit+0xe8>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d10e      	bne.n	8002180 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	4b14      	ldr	r3, [pc, #80]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	4a13      	ldr	r2, [pc, #76]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 800216c:	f043 0304 	orr.w	r3, r3, #4
 8002170:	6413      	str	r3, [r2, #64]	@ 0x40
 8002172:	4b11      	ldr	r3, [pc, #68]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	693b      	ldr	r3, [r7, #16]
}
 800217e:	e012      	b.n	80021a6 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a0f      	ldr	r2, [pc, #60]	@ (80021c4 <HAL_TIM_Base_MspInit+0xec>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d10d      	bne.n	80021a6 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	4b0a      	ldr	r3, [pc, #40]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002192:	4a09      	ldr	r2, [pc, #36]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 8002194:	f043 0302 	orr.w	r3, r3, #2
 8002198:	6453      	str	r3, [r2, #68]	@ 0x44
 800219a:	4b07      	ldr	r3, [pc, #28]	@ (80021b8 <HAL_TIM_Base_MspInit+0xe0>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	68fb      	ldr	r3, [r7, #12]
}
 80021a6:	bf00      	nop
 80021a8:	3724      	adds	r7, #36	@ 0x24
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	40010000 	.word	0x40010000
 80021b8:	40023800 	.word	0x40023800
 80021bc:	40000400 	.word	0x40000400
 80021c0:	40000800 	.word	0x40000800
 80021c4:	40010400 	.word	0x40010400

080021c8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021cc:	4b11      	ldr	r3, [pc, #68]	@ (8002214 <MX_USART1_UART_Init+0x4c>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	@ (8002218 <MX_USART1_UART_Init+0x50>)
 80021d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80021d2:	4b10      	ldr	r3, [pc, #64]	@ (8002214 <MX_USART1_UART_Init+0x4c>)
 80021d4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80021d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021da:	4b0e      	ldr	r3, [pc, #56]	@ (8002214 <MX_USART1_UART_Init+0x4c>)
 80021dc:	2200      	movs	r2, #0
 80021de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002214 <MX_USART1_UART_Init+0x4c>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002214 <MX_USART1_UART_Init+0x4c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021ec:	4b09      	ldr	r3, [pc, #36]	@ (8002214 <MX_USART1_UART_Init+0x4c>)
 80021ee:	220c      	movs	r2, #12
 80021f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021f2:	4b08      	ldr	r3, [pc, #32]	@ (8002214 <MX_USART1_UART_Init+0x4c>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021f8:	4b06      	ldr	r3, [pc, #24]	@ (8002214 <MX_USART1_UART_Init+0x4c>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021fe:	4805      	ldr	r0, [pc, #20]	@ (8002214 <MX_USART1_UART_Init+0x4c>)
 8002200:	f003 fe79 	bl	8005ef6 <HAL_UART_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800220a:	f7ff fadd 	bl	80017c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	200003e0 	.word	0x200003e0
 8002218:	40011000 	.word	0x40011000

0800221c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b08a      	sub	sp, #40	@ 0x28
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002224:	f107 0314 	add.w	r3, r7, #20
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a1d      	ldr	r2, [pc, #116]	@ (80022b0 <HAL_UART_MspInit+0x94>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d133      	bne.n	80022a6 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	613b      	str	r3, [r7, #16]
 8002242:	4b1c      	ldr	r3, [pc, #112]	@ (80022b4 <HAL_UART_MspInit+0x98>)
 8002244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002246:	4a1b      	ldr	r2, [pc, #108]	@ (80022b4 <HAL_UART_MspInit+0x98>)
 8002248:	f043 0310 	orr.w	r3, r3, #16
 800224c:	6453      	str	r3, [r2, #68]	@ 0x44
 800224e:	4b19      	ldr	r3, [pc, #100]	@ (80022b4 <HAL_UART_MspInit+0x98>)
 8002250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002252:	f003 0310 	and.w	r3, r3, #16
 8002256:	613b      	str	r3, [r7, #16]
 8002258:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	4b15      	ldr	r3, [pc, #84]	@ (80022b4 <HAL_UART_MspInit+0x98>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	4a14      	ldr	r2, [pc, #80]	@ (80022b4 <HAL_UART_MspInit+0x98>)
 8002264:	f043 0302 	orr.w	r3, r3, #2
 8002268:	6313      	str	r3, [r2, #48]	@ 0x30
 800226a:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <HAL_UART_MspInit+0x98>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002276:	23c0      	movs	r3, #192	@ 0xc0
 8002278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002282:	2303      	movs	r3, #3
 8002284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002286:	2307      	movs	r3, #7
 8002288:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800228a:	f107 0314 	add.w	r3, r7, #20
 800228e:	4619      	mov	r1, r3
 8002290:	4809      	ldr	r0, [pc, #36]	@ (80022b8 <HAL_UART_MspInit+0x9c>)
 8002292:	f000 fa77 	bl	8002784 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002296:	2200      	movs	r2, #0
 8002298:	2100      	movs	r1, #0
 800229a:	2025      	movs	r0, #37	@ 0x25
 800229c:	f000 f9a9 	bl	80025f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80022a0:	2025      	movs	r0, #37	@ 0x25
 80022a2:	f000 f9c2 	bl	800262a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80022a6:	bf00      	nop
 80022a8:	3728      	adds	r7, #40	@ 0x28
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40011000 	.word	0x40011000
 80022b4:	40023800 	.word	0x40023800
 80022b8:	40020400 	.word	0x40020400

080022bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022f4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80022c0:	f7ff fef8 	bl	80020b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022c4:	480c      	ldr	r0, [pc, #48]	@ (80022f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022c6:	490d      	ldr	r1, [pc, #52]	@ (80022fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002300 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022cc:	e002      	b.n	80022d4 <LoopCopyDataInit>

080022ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d2:	3304      	adds	r3, #4

080022d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022d8:	d3f9      	bcc.n	80022ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022da:	4a0a      	ldr	r2, [pc, #40]	@ (8002304 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022dc:	4c0a      	ldr	r4, [pc, #40]	@ (8002308 <LoopFillZerobss+0x22>)
  movs r3, #0
 80022de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e0:	e001      	b.n	80022e6 <LoopFillZerobss>

080022e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e4:	3204      	adds	r2, #4

080022e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022e8:	d3fb      	bcc.n	80022e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022ea:	f008 ff03 	bl	800b0f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022ee:	f7ff f809 	bl	8001304 <main>
  bx  lr    
 80022f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022fc:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 8002300:	0800bcac 	.word	0x0800bcac
  ldr r2, =_sbss
 8002304:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 8002308:	2000215c 	.word	0x2000215c

0800230c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800230c:	e7fe      	b.n	800230c <ADC_IRQHandler>
	...

08002310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002314:	4b0e      	ldr	r3, [pc, #56]	@ (8002350 <HAL_Init+0x40>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0d      	ldr	r2, [pc, #52]	@ (8002350 <HAL_Init+0x40>)
 800231a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800231e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002320:	4b0b      	ldr	r3, [pc, #44]	@ (8002350 <HAL_Init+0x40>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a0a      	ldr	r2, [pc, #40]	@ (8002350 <HAL_Init+0x40>)
 8002326:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800232a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800232c:	4b08      	ldr	r3, [pc, #32]	@ (8002350 <HAL_Init+0x40>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a07      	ldr	r2, [pc, #28]	@ (8002350 <HAL_Init+0x40>)
 8002332:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002336:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002338:	2003      	movs	r0, #3
 800233a:	f000 f94f 	bl	80025dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800233e:	2000      	movs	r0, #0
 8002340:	f000 f808 	bl	8002354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002344:	f7ff fe4a 	bl	8001fdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40023c00 	.word	0x40023c00

08002354 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800235c:	4b12      	ldr	r3, [pc, #72]	@ (80023a8 <HAL_InitTick+0x54>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	4b12      	ldr	r3, [pc, #72]	@ (80023ac <HAL_InitTick+0x58>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	4619      	mov	r1, r3
 8002366:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800236a:	fbb3 f3f1 	udiv	r3, r3, r1
 800236e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002372:	4618      	mov	r0, r3
 8002374:	f000 f967 	bl	8002646 <HAL_SYSTICK_Config>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d001      	beq.n	8002382 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e00e      	b.n	80023a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2b0f      	cmp	r3, #15
 8002386:	d80a      	bhi.n	800239e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002388:	2200      	movs	r2, #0
 800238a:	6879      	ldr	r1, [r7, #4]
 800238c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002390:	f000 f92f 	bl	80025f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002394:	4a06      	ldr	r2, [pc, #24]	@ (80023b0 <HAL_InitTick+0x5c>)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	e000      	b.n	80023a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3708      	adds	r7, #8
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	20000000 	.word	0x20000000
 80023ac:	20000008 	.word	0x20000008
 80023b0:	20000004 	.word	0x20000004

080023b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023b8:	4b06      	ldr	r3, [pc, #24]	@ (80023d4 <HAL_IncTick+0x20>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	461a      	mov	r2, r3
 80023be:	4b06      	ldr	r3, [pc, #24]	@ (80023d8 <HAL_IncTick+0x24>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4413      	add	r3, r2
 80023c4:	4a04      	ldr	r2, [pc, #16]	@ (80023d8 <HAL_IncTick+0x24>)
 80023c6:	6013      	str	r3, [r2, #0]
}
 80023c8:	bf00      	nop
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
 80023d2:	bf00      	nop
 80023d4:	20000008 	.word	0x20000008
 80023d8:	20000428 	.word	0x20000428

080023dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  return uwTick;
 80023e0:	4b03      	ldr	r3, [pc, #12]	@ (80023f0 <HAL_GetTick+0x14>)
 80023e2:	681b      	ldr	r3, [r3, #0]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	20000428 	.word	0x20000428

080023f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023fc:	f7ff ffee 	bl	80023dc <HAL_GetTick>
 8002400:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800240c:	d005      	beq.n	800241a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800240e:	4b0a      	ldr	r3, [pc, #40]	@ (8002438 <HAL_Delay+0x44>)
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	461a      	mov	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	4413      	add	r3, r2
 8002418:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800241a:	bf00      	nop
 800241c:	f7ff ffde 	bl	80023dc <HAL_GetTick>
 8002420:	4602      	mov	r2, r0
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	68fa      	ldr	r2, [r7, #12]
 8002428:	429a      	cmp	r2, r3
 800242a:	d8f7      	bhi.n	800241c <HAL_Delay+0x28>
  {
  }
}
 800242c:	bf00      	nop
 800242e:	bf00      	nop
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	20000008 	.word	0x20000008

0800243c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800244c:	4b0c      	ldr	r3, [pc, #48]	@ (8002480 <__NVIC_SetPriorityGrouping+0x44>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002458:	4013      	ands	r3, r2
 800245a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002464:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002468:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800246c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800246e:	4a04      	ldr	r2, [pc, #16]	@ (8002480 <__NVIC_SetPriorityGrouping+0x44>)
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	60d3      	str	r3, [r2, #12]
}
 8002474:	bf00      	nop
 8002476:	3714      	adds	r7, #20
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002488:	4b04      	ldr	r3, [pc, #16]	@ (800249c <__NVIC_GetPriorityGrouping+0x18>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	0a1b      	lsrs	r3, r3, #8
 800248e:	f003 0307 	and.w	r3, r3, #7
}
 8002492:	4618      	mov	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	db0b      	blt.n	80024ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024b2:	79fb      	ldrb	r3, [r7, #7]
 80024b4:	f003 021f 	and.w	r2, r3, #31
 80024b8:	4907      	ldr	r1, [pc, #28]	@ (80024d8 <__NVIC_EnableIRQ+0x38>)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	095b      	lsrs	r3, r3, #5
 80024c0:	2001      	movs	r0, #1
 80024c2:	fa00 f202 	lsl.w	r2, r0, r2
 80024c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	e000e100 	.word	0xe000e100

080024dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	6039      	str	r1, [r7, #0]
 80024e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	db0a      	blt.n	8002506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	b2da      	uxtb	r2, r3
 80024f4:	490c      	ldr	r1, [pc, #48]	@ (8002528 <__NVIC_SetPriority+0x4c>)
 80024f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fa:	0112      	lsls	r2, r2, #4
 80024fc:	b2d2      	uxtb	r2, r2
 80024fe:	440b      	add	r3, r1
 8002500:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002504:	e00a      	b.n	800251c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	b2da      	uxtb	r2, r3
 800250a:	4908      	ldr	r1, [pc, #32]	@ (800252c <__NVIC_SetPriority+0x50>)
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	3b04      	subs	r3, #4
 8002514:	0112      	lsls	r2, r2, #4
 8002516:	b2d2      	uxtb	r2, r2
 8002518:	440b      	add	r3, r1
 800251a:	761a      	strb	r2, [r3, #24]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	e000e100 	.word	0xe000e100
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002530:	b480      	push	{r7}
 8002532:	b089      	sub	sp, #36	@ 0x24
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	f1c3 0307 	rsb	r3, r3, #7
 800254a:	2b04      	cmp	r3, #4
 800254c:	bf28      	it	cs
 800254e:	2304      	movcs	r3, #4
 8002550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	3304      	adds	r3, #4
 8002556:	2b06      	cmp	r3, #6
 8002558:	d902      	bls.n	8002560 <NVIC_EncodePriority+0x30>
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	3b03      	subs	r3, #3
 800255e:	e000      	b.n	8002562 <NVIC_EncodePriority+0x32>
 8002560:	2300      	movs	r3, #0
 8002562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002564:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002568:	69bb      	ldr	r3, [r7, #24]
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	43da      	mvns	r2, r3
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	401a      	ands	r2, r3
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002578:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	fa01 f303 	lsl.w	r3, r1, r3
 8002582:	43d9      	mvns	r1, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002588:	4313      	orrs	r3, r2
         );
}
 800258a:	4618      	mov	r0, r3
 800258c:	3724      	adds	r7, #36	@ 0x24
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr
	...

08002598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3b01      	subs	r3, #1
 80025a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025a8:	d301      	bcc.n	80025ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025aa:	2301      	movs	r3, #1
 80025ac:	e00f      	b.n	80025ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ae:	4a0a      	ldr	r2, [pc, #40]	@ (80025d8 <SysTick_Config+0x40>)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025b6:	210f      	movs	r1, #15
 80025b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025bc:	f7ff ff8e 	bl	80024dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025c0:	4b05      	ldr	r3, [pc, #20]	@ (80025d8 <SysTick_Config+0x40>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025c6:	4b04      	ldr	r3, [pc, #16]	@ (80025d8 <SysTick_Config+0x40>)
 80025c8:	2207      	movs	r2, #7
 80025ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	e000e010 	.word	0xe000e010

080025dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7ff ff29 	bl	800243c <__NVIC_SetPriorityGrouping>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	4603      	mov	r3, r0
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
 80025fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002604:	f7ff ff3e 	bl	8002484 <__NVIC_GetPriorityGrouping>
 8002608:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	68b9      	ldr	r1, [r7, #8]
 800260e:	6978      	ldr	r0, [r7, #20]
 8002610:	f7ff ff8e 	bl	8002530 <NVIC_EncodePriority>
 8002614:	4602      	mov	r2, r0
 8002616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800261a:	4611      	mov	r1, r2
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ff5d 	bl	80024dc <__NVIC_SetPriority>
}
 8002622:	bf00      	nop
 8002624:	3718      	adds	r7, #24
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}

0800262a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800262a:	b580      	push	{r7, lr}
 800262c:	b082      	sub	sp, #8
 800262e:	af00      	add	r7, sp, #0
 8002630:	4603      	mov	r3, r0
 8002632:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff ff31 	bl	80024a0 <__NVIC_EnableIRQ>
}
 800263e:	bf00      	nop
 8002640:	3708      	adds	r7, #8
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b082      	sub	sp, #8
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f7ff ffa2 	bl	8002598 <SysTick_Config>
 8002654:	4603      	mov	r3, r0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b084      	sub	sp, #16
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800266c:	f7ff feb6 	bl	80023dc <HAL_GetTick>
 8002670:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d008      	beq.n	8002690 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2280      	movs	r2, #128	@ 0x80
 8002682:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e052      	b.n	8002736 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 0216 	bic.w	r2, r2, #22
 800269e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	695a      	ldr	r2, [r3, #20]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026ae:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d103      	bne.n	80026c0 <HAL_DMA_Abort+0x62>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d007      	beq.n	80026d0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0208 	bic.w	r2, r2, #8
 80026ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0201 	bic.w	r2, r2, #1
 80026de:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026e0:	e013      	b.n	800270a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026e2:	f7ff fe7b 	bl	80023dc <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b05      	cmp	r3, #5
 80026ee:	d90c      	bls.n	800270a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2220      	movs	r2, #32
 80026f4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2203      	movs	r2, #3
 80026fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e015      	b.n	8002736 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	2b00      	cmp	r3, #0
 8002716:	d1e4      	bne.n	80026e2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271c:	223f      	movs	r2, #63	@ 0x3f
 800271e:	409a      	lsls	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800273e:	b480      	push	{r7}
 8002740:	b083      	sub	sp, #12
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d004      	beq.n	800275c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2280      	movs	r2, #128	@ 0x80
 8002756:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e00c      	b.n	8002776 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2205      	movs	r2, #5
 8002760:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0201 	bic.w	r2, r2, #1
 8002772:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
	...

08002784 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002784:	b480      	push	{r7}
 8002786:	b089      	sub	sp, #36	@ 0x24
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002792:	2300      	movs	r3, #0
 8002794:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002796:	2300      	movs	r3, #0
 8002798:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800279a:	2300      	movs	r3, #0
 800279c:	61fb      	str	r3, [r7, #28]
 800279e:	e16b      	b.n	8002a78 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027a0:	2201      	movs	r2, #1
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	4013      	ands	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	f040 815a 	bne.w	8002a72 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f003 0303 	and.w	r3, r3, #3
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d005      	beq.n	80027d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d130      	bne.n	8002838 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	2203      	movs	r2, #3
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	43db      	mvns	r3, r3
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	4013      	ands	r3, r2
 80027ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	68da      	ldr	r2, [r3, #12]
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800280c:	2201      	movs	r2, #1
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	091b      	lsrs	r3, r3, #4
 8002822:	f003 0201 	and.w	r2, r3, #1
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	4313      	orrs	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	69ba      	ldr	r2, [r7, #24]
 8002836:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 0303 	and.w	r3, r3, #3
 8002840:	2b03      	cmp	r3, #3
 8002842:	d017      	beq.n	8002874 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	2203      	movs	r2, #3
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	43db      	mvns	r3, r3
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	4013      	ands	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	005b      	lsls	r3, r3, #1
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	69ba      	ldr	r2, [r7, #24]
 800286a:	4313      	orrs	r3, r2
 800286c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f003 0303 	and.w	r3, r3, #3
 800287c:	2b02      	cmp	r3, #2
 800287e:	d123      	bne.n	80028c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	08da      	lsrs	r2, r3, #3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3208      	adds	r2, #8
 8002888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800288c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	009b      	lsls	r3, r3, #2
 8002896:	220f      	movs	r2, #15
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	43db      	mvns	r3, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	691a      	ldr	r2, [r3, #16]
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	08da      	lsrs	r2, r3, #3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	3208      	adds	r2, #8
 80028c2:	69b9      	ldr	r1, [r7, #24]
 80028c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028ce:	69fb      	ldr	r3, [r7, #28]
 80028d0:	005b      	lsls	r3, r3, #1
 80028d2:	2203      	movs	r2, #3
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	43db      	mvns	r3, r3
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4013      	ands	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f003 0203 	and.w	r2, r3, #3
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 80b4 	beq.w	8002a72 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	60fb      	str	r3, [r7, #12]
 800290e:	4b60      	ldr	r3, [pc, #384]	@ (8002a90 <HAL_GPIO_Init+0x30c>)
 8002910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002912:	4a5f      	ldr	r2, [pc, #380]	@ (8002a90 <HAL_GPIO_Init+0x30c>)
 8002914:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002918:	6453      	str	r3, [r2, #68]	@ 0x44
 800291a:	4b5d      	ldr	r3, [pc, #372]	@ (8002a90 <HAL_GPIO_Init+0x30c>)
 800291c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800291e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002926:	4a5b      	ldr	r2, [pc, #364]	@ (8002a94 <HAL_GPIO_Init+0x310>)
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	089b      	lsrs	r3, r3, #2
 800292c:	3302      	adds	r3, #2
 800292e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002932:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002934:	69fb      	ldr	r3, [r7, #28]
 8002936:	f003 0303 	and.w	r3, r3, #3
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	220f      	movs	r2, #15
 800293e:	fa02 f303 	lsl.w	r3, r2, r3
 8002942:	43db      	mvns	r3, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4013      	ands	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a52      	ldr	r2, [pc, #328]	@ (8002a98 <HAL_GPIO_Init+0x314>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d02b      	beq.n	80029aa <HAL_GPIO_Init+0x226>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a51      	ldr	r2, [pc, #324]	@ (8002a9c <HAL_GPIO_Init+0x318>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d025      	beq.n	80029a6 <HAL_GPIO_Init+0x222>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a50      	ldr	r2, [pc, #320]	@ (8002aa0 <HAL_GPIO_Init+0x31c>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d01f      	beq.n	80029a2 <HAL_GPIO_Init+0x21e>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a4f      	ldr	r2, [pc, #316]	@ (8002aa4 <HAL_GPIO_Init+0x320>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d019      	beq.n	800299e <HAL_GPIO_Init+0x21a>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a4e      	ldr	r2, [pc, #312]	@ (8002aa8 <HAL_GPIO_Init+0x324>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d013      	beq.n	800299a <HAL_GPIO_Init+0x216>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a4d      	ldr	r2, [pc, #308]	@ (8002aac <HAL_GPIO_Init+0x328>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d00d      	beq.n	8002996 <HAL_GPIO_Init+0x212>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a4c      	ldr	r2, [pc, #304]	@ (8002ab0 <HAL_GPIO_Init+0x32c>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d007      	beq.n	8002992 <HAL_GPIO_Init+0x20e>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a4b      	ldr	r2, [pc, #300]	@ (8002ab4 <HAL_GPIO_Init+0x330>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d101      	bne.n	800298e <HAL_GPIO_Init+0x20a>
 800298a:	2307      	movs	r3, #7
 800298c:	e00e      	b.n	80029ac <HAL_GPIO_Init+0x228>
 800298e:	2308      	movs	r3, #8
 8002990:	e00c      	b.n	80029ac <HAL_GPIO_Init+0x228>
 8002992:	2306      	movs	r3, #6
 8002994:	e00a      	b.n	80029ac <HAL_GPIO_Init+0x228>
 8002996:	2305      	movs	r3, #5
 8002998:	e008      	b.n	80029ac <HAL_GPIO_Init+0x228>
 800299a:	2304      	movs	r3, #4
 800299c:	e006      	b.n	80029ac <HAL_GPIO_Init+0x228>
 800299e:	2303      	movs	r3, #3
 80029a0:	e004      	b.n	80029ac <HAL_GPIO_Init+0x228>
 80029a2:	2302      	movs	r3, #2
 80029a4:	e002      	b.n	80029ac <HAL_GPIO_Init+0x228>
 80029a6:	2301      	movs	r3, #1
 80029a8:	e000      	b.n	80029ac <HAL_GPIO_Init+0x228>
 80029aa:	2300      	movs	r3, #0
 80029ac:	69fa      	ldr	r2, [r7, #28]
 80029ae:	f002 0203 	and.w	r2, r2, #3
 80029b2:	0092      	lsls	r2, r2, #2
 80029b4:	4093      	lsls	r3, r2
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029bc:	4935      	ldr	r1, [pc, #212]	@ (8002a94 <HAL_GPIO_Init+0x310>)
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	089b      	lsrs	r3, r3, #2
 80029c2:	3302      	adds	r3, #2
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029ca:	4b3b      	ldr	r3, [pc, #236]	@ (8002ab8 <HAL_GPIO_Init+0x334>)
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	43db      	mvns	r3, r3
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	4013      	ands	r3, r2
 80029d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029ee:	4a32      	ldr	r2, [pc, #200]	@ (8002ab8 <HAL_GPIO_Init+0x334>)
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029f4:	4b30      	ldr	r3, [pc, #192]	@ (8002ab8 <HAL_GPIO_Init+0x334>)
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	43db      	mvns	r3, r3
 80029fe:	69ba      	ldr	r2, [r7, #24]
 8002a00:	4013      	ands	r3, r2
 8002a02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d003      	beq.n	8002a18 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a18:	4a27      	ldr	r2, [pc, #156]	@ (8002ab8 <HAL_GPIO_Init+0x334>)
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a1e:	4b26      	ldr	r3, [pc, #152]	@ (8002ab8 <HAL_GPIO_Init+0x334>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	43db      	mvns	r3, r3
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d003      	beq.n	8002a42 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a42:	4a1d      	ldr	r2, [pc, #116]	@ (8002ab8 <HAL_GPIO_Init+0x334>)
 8002a44:	69bb      	ldr	r3, [r7, #24]
 8002a46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a48:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab8 <HAL_GPIO_Init+0x334>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	43db      	mvns	r3, r3
 8002a52:	69ba      	ldr	r2, [r7, #24]
 8002a54:	4013      	ands	r3, r2
 8002a56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a6c:	4a12      	ldr	r2, [pc, #72]	@ (8002ab8 <HAL_GPIO_Init+0x334>)
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	3301      	adds	r3, #1
 8002a76:	61fb      	str	r3, [r7, #28]
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	2b0f      	cmp	r3, #15
 8002a7c:	f67f ae90 	bls.w	80027a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a80:	bf00      	nop
 8002a82:	bf00      	nop
 8002a84:	3724      	adds	r7, #36	@ 0x24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	40023800 	.word	0x40023800
 8002a94:	40013800 	.word	0x40013800
 8002a98:	40020000 	.word	0x40020000
 8002a9c:	40020400 	.word	0x40020400
 8002aa0:	40020800 	.word	0x40020800
 8002aa4:	40020c00 	.word	0x40020c00
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	40021400 	.word	0x40021400
 8002ab0:	40021800 	.word	0x40021800
 8002ab4:	40021c00 	.word	0x40021c00
 8002ab8:	40013c00 	.word	0x40013c00

08002abc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	807b      	strh	r3, [r7, #2]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002acc:	787b      	ldrb	r3, [r7, #1]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ad2:	887a      	ldrh	r2, [r7, #2]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ad8:	e003      	b.n	8002ae2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ada:	887b      	ldrh	r3, [r7, #2]
 8002adc:	041a      	lsls	r2, r3, #16
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	619a      	str	r2, [r3, #24]
}
 8002ae2:	bf00      	nop
 8002ae4:	370c      	adds	r7, #12
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
	...

08002af0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b088      	sub	sp, #32
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e128      	b.n	8002d54 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d109      	bne.n	8002b22 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a90      	ldr	r2, [pc, #576]	@ (8002d5c <HAL_I2S_Init+0x26c>)
 8002b1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f7fe f903 	bl	8000d28 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2202      	movs	r2, #2
 8002b26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	69db      	ldr	r3, [r3, #28]
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002b38:	f023 030f 	bic.w	r3, r3, #15
 8002b3c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2202      	movs	r2, #2
 8002b44:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	695b      	ldr	r3, [r3, #20]
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d060      	beq.n	8002c10 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d102      	bne.n	8002b5c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002b56:	2310      	movs	r3, #16
 8002b58:	617b      	str	r3, [r7, #20]
 8002b5a:	e001      	b.n	8002b60 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002b5c:	2320      	movs	r3, #32
 8002b5e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	2b20      	cmp	r3, #32
 8002b66:	d802      	bhi.n	8002b6e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002b6e:	2001      	movs	r0, #1
 8002b70:	f002 fc2a 	bl	80053c8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b74:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	691b      	ldr	r3, [r3, #16]
 8002b7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b7e:	d125      	bne.n	8002bcc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d010      	beq.n	8002baa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b92:	4613      	mov	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	4413      	add	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba4:	3305      	adds	r3, #5
 8002ba6:	613b      	str	r3, [r7, #16]
 8002ba8:	e01f      	b.n	8002bea <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	00db      	lsls	r3, r3, #3
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc6:	3305      	adds	r3, #5
 8002bc8:	613b      	str	r3, [r7, #16]
 8002bca:	e00e      	b.n	8002bea <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002bcc:	68fa      	ldr	r2, [r7, #12]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	461a      	mov	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be6:	3305      	adds	r3, #5
 8002be8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	4a5c      	ldr	r2, [pc, #368]	@ (8002d60 <HAL_I2S_Init+0x270>)
 8002bee:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf2:	08db      	lsrs	r3, r3, #3
 8002bf4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	085b      	lsrs	r3, r3, #1
 8002c06:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	021b      	lsls	r3, r3, #8
 8002c0c:	61bb      	str	r3, [r7, #24]
 8002c0e:	e003      	b.n	8002c18 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002c10:	2302      	movs	r3, #2
 8002c12:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d902      	bls.n	8002c24 <HAL_I2S_Init+0x134>
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	2bff      	cmp	r3, #255	@ 0xff
 8002c22:	d907      	bls.n	8002c34 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c28:	f043 0210 	orr.w	r2, r3, #16
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e08f      	b.n	8002d54 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	691a      	ldr	r2, [r3, #16]
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	ea42 0103 	orr.w	r1, r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	69fa      	ldr	r2, [r7, #28]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	69db      	ldr	r3, [r3, #28]
 8002c4e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002c52:	f023 030f 	bic.w	r3, r3, #15
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6851      	ldr	r1, [r2, #4]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6892      	ldr	r2, [r2, #8]
 8002c5e:	4311      	orrs	r1, r2
 8002c60:	687a      	ldr	r2, [r7, #4]
 8002c62:	68d2      	ldr	r2, [r2, #12]
 8002c64:	4311      	orrs	r1, r2
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	6992      	ldr	r2, [r2, #24]
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c76:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d161      	bne.n	8002d44 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a38      	ldr	r2, [pc, #224]	@ (8002d64 <HAL_I2S_Init+0x274>)
 8002c84:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a37      	ldr	r2, [pc, #220]	@ (8002d68 <HAL_I2S_Init+0x278>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d101      	bne.n	8002c94 <HAL_I2S_Init+0x1a4>
 8002c90:	4b36      	ldr	r3, [pc, #216]	@ (8002d6c <HAL_I2S_Init+0x27c>)
 8002c92:	e001      	b.n	8002c98 <HAL_I2S_Init+0x1a8>
 8002c94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	4932      	ldr	r1, [pc, #200]	@ (8002d68 <HAL_I2S_Init+0x278>)
 8002ca0:	428a      	cmp	r2, r1
 8002ca2:	d101      	bne.n	8002ca8 <HAL_I2S_Init+0x1b8>
 8002ca4:	4a31      	ldr	r2, [pc, #196]	@ (8002d6c <HAL_I2S_Init+0x27c>)
 8002ca6:	e001      	b.n	8002cac <HAL_I2S_Init+0x1bc>
 8002ca8:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002cac:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002cb0:	f023 030f 	bic.w	r3, r3, #15
 8002cb4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a2b      	ldr	r2, [pc, #172]	@ (8002d68 <HAL_I2S_Init+0x278>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d101      	bne.n	8002cc4 <HAL_I2S_Init+0x1d4>
 8002cc0:	4b2a      	ldr	r3, [pc, #168]	@ (8002d6c <HAL_I2S_Init+0x27c>)
 8002cc2:	e001      	b.n	8002cc8 <HAL_I2S_Init+0x1d8>
 8002cc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cc8:	2202      	movs	r2, #2
 8002cca:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a25      	ldr	r2, [pc, #148]	@ (8002d68 <HAL_I2S_Init+0x278>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d101      	bne.n	8002cda <HAL_I2S_Init+0x1ea>
 8002cd6:	4b25      	ldr	r3, [pc, #148]	@ (8002d6c <HAL_I2S_Init+0x27c>)
 8002cd8:	e001      	b.n	8002cde <HAL_I2S_Init+0x1ee>
 8002cda:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cde:	69db      	ldr	r3, [r3, #28]
 8002ce0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cea:	d003      	beq.n	8002cf4 <HAL_I2S_Init+0x204>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d103      	bne.n	8002cfc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002cf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cf8:	613b      	str	r3, [r7, #16]
 8002cfa:	e001      	b.n	8002d00 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d14:	4313      	orrs	r3, r2
 8002d16:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	897b      	ldrh	r3, [r7, #10]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d2c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a0d      	ldr	r2, [pc, #52]	@ (8002d68 <HAL_I2S_Init+0x278>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d101      	bne.n	8002d3c <HAL_I2S_Init+0x24c>
 8002d38:	4b0c      	ldr	r3, [pc, #48]	@ (8002d6c <HAL_I2S_Init+0x27c>)
 8002d3a:	e001      	b.n	8002d40 <HAL_I2S_Init+0x250>
 8002d3c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d40:	897a      	ldrh	r2, [r7, #10]
 8002d42:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3720      	adds	r7, #32
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	08002e67 	.word	0x08002e67
 8002d60:	cccccccd 	.word	0xcccccccd
 8002d64:	08002f7d 	.word	0x08002f7d
 8002d68:	40003800 	.word	0x40003800
 8002d6c:	40003400 	.word	0x40003400

08002d70 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db8:	881a      	ldrh	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc4:	1c9a      	adds	r2, r3, #2
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	b29a      	uxth	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10e      	bne.n	8002e00 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002df0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7ff ffb8 	bl	8002d70 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002e00:	bf00      	nop
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	68da      	ldr	r2, [r3, #12]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e1a:	b292      	uxth	r2, r2
 8002e1c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e22:	1c9a      	adds	r2, r3, #2
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b29a      	uxth	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002e3a:	b29b      	uxth	r3, r3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10e      	bne.n	8002e5e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e4e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f7ff ff93 	bl	8002d84 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002e5e:	bf00      	nop
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b086      	sub	sp, #24
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b04      	cmp	r3, #4
 8002e80:	d13a      	bne.n	8002ef8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	f003 0301 	and.w	r3, r3, #1
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d109      	bne.n	8002ea0 <I2S_IRQHandler+0x3a>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e96:	2b40      	cmp	r3, #64	@ 0x40
 8002e98:	d102      	bne.n	8002ea0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7ff ffb4 	bl	8002e08 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ea6:	2b40      	cmp	r3, #64	@ 0x40
 8002ea8:	d126      	bne.n	8002ef8 <I2S_IRQHandler+0x92>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 0320 	and.w	r3, r3, #32
 8002eb4:	2b20      	cmp	r3, #32
 8002eb6:	d11f      	bne.n	8002ef8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002ec6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002ec8:	2300      	movs	r3, #0
 8002eca:	613b      	str	r3, [r7, #16]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	613b      	str	r3, [r7, #16]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	613b      	str	r3, [r7, #16]
 8002edc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eea:	f043 0202 	orr.w	r2, r3, #2
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7ff ff50 	bl	8002d98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b03      	cmp	r3, #3
 8002f02:	d136      	bne.n	8002f72 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	f003 0302 	and.w	r3, r3, #2
 8002f0a:	2b02      	cmp	r3, #2
 8002f0c:	d109      	bne.n	8002f22 <I2S_IRQHandler+0xbc>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f18:	2b80      	cmp	r3, #128	@ 0x80
 8002f1a:	d102      	bne.n	8002f22 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7ff ff45 	bl	8002dac <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	f003 0308 	and.w	r3, r3, #8
 8002f28:	2b08      	cmp	r3, #8
 8002f2a:	d122      	bne.n	8002f72 <I2S_IRQHandler+0x10c>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f003 0320 	and.w	r3, r3, #32
 8002f36:	2b20      	cmp	r3, #32
 8002f38:	d11b      	bne.n	8002f72 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002f48:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	60fb      	str	r3, [r7, #12]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f64:	f043 0204 	orr.w	r2, r3, #4
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f7ff ff13 	bl	8002d98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f72:	bf00      	nop
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
	...

08002f7c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b088      	sub	sp, #32
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a92      	ldr	r2, [pc, #584]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d101      	bne.n	8002f9a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002f96:	4b92      	ldr	r3, [pc, #584]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f98:	e001      	b.n	8002f9e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002f9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a8b      	ldr	r2, [pc, #556]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d101      	bne.n	8002fb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002fb4:	4b8a      	ldr	r3, [pc, #552]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002fb6:	e001      	b.n	8002fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002fb8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fc8:	d004      	beq.n	8002fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	f040 8099 	bne.w	8003106 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d107      	bne.n	8002fee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 f925 	bl	8003238 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d107      	bne.n	8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d002      	beq.n	8003008 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 f9c8 	bl	8003398 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800300e:	2b40      	cmp	r3, #64	@ 0x40
 8003010:	d13a      	bne.n	8003088 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	f003 0320 	and.w	r3, r3, #32
 8003018:	2b00      	cmp	r3, #0
 800301a:	d035      	beq.n	8003088 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a6e      	ldr	r2, [pc, #440]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d101      	bne.n	800302a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003026:	4b6e      	ldr	r3, [pc, #440]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003028:	e001      	b.n	800302e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800302a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4969      	ldr	r1, [pc, #420]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003036:	428b      	cmp	r3, r1
 8003038:	d101      	bne.n	800303e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800303a:	4b69      	ldr	r3, [pc, #420]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800303c:	e001      	b.n	8003042 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800303e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003042:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003046:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	685a      	ldr	r2, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003056:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003058:	2300      	movs	r3, #0
 800305a:	60fb      	str	r3, [r7, #12]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	60fb      	str	r3, [r7, #12]
 800306c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2201      	movs	r2, #1
 8003072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800307a:	f043 0202 	orr.w	r2, r3, #2
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7ff fe88 	bl	8002d98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f003 0308 	and.w	r3, r3, #8
 800308e:	2b08      	cmp	r3, #8
 8003090:	f040 80c3 	bne.w	800321a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	f003 0320 	and.w	r3, r3, #32
 800309a:	2b00      	cmp	r3, #0
 800309c:	f000 80bd 	beq.w	800321a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80030ae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a49      	ldr	r2, [pc, #292]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d101      	bne.n	80030be <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80030ba:	4b49      	ldr	r3, [pc, #292]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80030bc:	e001      	b.n	80030c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80030be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4944      	ldr	r1, [pc, #272]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80030ca:	428b      	cmp	r3, r1
 80030cc:	d101      	bne.n	80030d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80030ce:	4b44      	ldr	r3, [pc, #272]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80030d0:	e001      	b.n	80030d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80030d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030d6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80030da:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80030dc:	2300      	movs	r3, #0
 80030de:	60bb      	str	r3, [r7, #8]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	60bb      	str	r3, [r7, #8]
 80030e8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f6:	f043 0204 	orr.w	r2, r3, #4
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7ff fe4a 	bl	8002d98 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003104:	e089      	b.n	800321a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b02      	cmp	r3, #2
 800310e:	d107      	bne.n	8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003116:	2b00      	cmp	r3, #0
 8003118:	d002      	beq.n	8003120 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 f8be 	bl	800329c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b01      	cmp	r3, #1
 8003128:	d107      	bne.n	800313a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003130:	2b00      	cmp	r3, #0
 8003132:	d002      	beq.n	800313a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 f8fd 	bl	8003334 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003140:	2b40      	cmp	r3, #64	@ 0x40
 8003142:	d12f      	bne.n	80031a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	f003 0320 	and.w	r3, r3, #32
 800314a:	2b00      	cmp	r3, #0
 800314c:	d02a      	beq.n	80031a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800315c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a1e      	ldr	r2, [pc, #120]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d101      	bne.n	800316c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003168:	4b1d      	ldr	r3, [pc, #116]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800316a:	e001      	b.n	8003170 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800316c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4919      	ldr	r1, [pc, #100]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003178:	428b      	cmp	r3, r1
 800317a:	d101      	bne.n	8003180 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800317c:	4b18      	ldr	r3, [pc, #96]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800317e:	e001      	b.n	8003184 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003180:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003184:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003188:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2201      	movs	r2, #1
 800318e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003196:	f043 0202 	orr.w	r2, r3, #2
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7ff fdfa 	bl	8002d98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	f003 0308 	and.w	r3, r3, #8
 80031aa:	2b08      	cmp	r3, #8
 80031ac:	d136      	bne.n	800321c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	f003 0320 	and.w	r3, r3, #32
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d031      	beq.n	800321c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a07      	ldr	r2, [pc, #28]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d101      	bne.n	80031c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80031c2:	4b07      	ldr	r3, [pc, #28]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80031c4:	e001      	b.n	80031ca <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80031c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031ca:	685a      	ldr	r2, [r3, #4]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4902      	ldr	r1, [pc, #8]	@ (80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031d2:	428b      	cmp	r3, r1
 80031d4:	d106      	bne.n	80031e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80031d6:	4b02      	ldr	r3, [pc, #8]	@ (80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80031d8:	e006      	b.n	80031e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80031da:	bf00      	nop
 80031dc:	40003800 	.word	0x40003800
 80031e0:	40003400 	.word	0x40003400
 80031e4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031e8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80031ec:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80031fc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2201      	movs	r2, #1
 8003202:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320a:	f043 0204 	orr.w	r2, r3, #4
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f7ff fdc0 	bl	8002d98 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003218:	e000      	b.n	800321c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800321a:	bf00      	nop
}
 800321c:	bf00      	nop
 800321e:	3720      	adds	r7, #32
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003244:	1c99      	adds	r1, r3, #2
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6251      	str	r1, [r2, #36]	@ 0x24
 800324a:	881a      	ldrh	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003256:	b29b      	uxth	r3, r3
 8003258:	3b01      	subs	r3, #1
 800325a:	b29a      	uxth	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003264:	b29b      	uxth	r3, r3
 8003266:	2b00      	cmp	r3, #0
 8003268:	d113      	bne.n	8003292 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003278:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800327e:	b29b      	uxth	r3, r3
 8003280:	2b00      	cmp	r3, #0
 8003282:	d106      	bne.n	8003292 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7ff ffc9 	bl	8003224 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003292:	bf00      	nop
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
	...

0800329c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a8:	1c99      	adds	r1, r3, #2
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	6251      	str	r1, [r2, #36]	@ 0x24
 80032ae:	8819      	ldrh	r1, [r3, #0]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a1d      	ldr	r2, [pc, #116]	@ (800332c <I2SEx_TxISR_I2SExt+0x90>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d101      	bne.n	80032be <I2SEx_TxISR_I2SExt+0x22>
 80032ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003330 <I2SEx_TxISR_I2SExt+0x94>)
 80032bc:	e001      	b.n	80032c2 <I2SEx_TxISR_I2SExt+0x26>
 80032be:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032c2:	460a      	mov	r2, r1
 80032c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	3b01      	subs	r3, #1
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d121      	bne.n	8003322 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a12      	ldr	r2, [pc, #72]	@ (800332c <I2SEx_TxISR_I2SExt+0x90>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d101      	bne.n	80032ec <I2SEx_TxISR_I2SExt+0x50>
 80032e8:	4b11      	ldr	r3, [pc, #68]	@ (8003330 <I2SEx_TxISR_I2SExt+0x94>)
 80032ea:	e001      	b.n	80032f0 <I2SEx_TxISR_I2SExt+0x54>
 80032ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032f0:	685a      	ldr	r2, [r3, #4]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	490d      	ldr	r1, [pc, #52]	@ (800332c <I2SEx_TxISR_I2SExt+0x90>)
 80032f8:	428b      	cmp	r3, r1
 80032fa:	d101      	bne.n	8003300 <I2SEx_TxISR_I2SExt+0x64>
 80032fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003330 <I2SEx_TxISR_I2SExt+0x94>)
 80032fe:	e001      	b.n	8003304 <I2SEx_TxISR_I2SExt+0x68>
 8003300:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003304:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003308:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800330e:	b29b      	uxth	r3, r3
 8003310:	2b00      	cmp	r3, #0
 8003312:	d106      	bne.n	8003322 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	f7ff ff81 	bl	8003224 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003322:	bf00      	nop
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	40003800 	.word	0x40003800
 8003330:	40003400 	.word	0x40003400

08003334 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68d8      	ldr	r0, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003346:	1c99      	adds	r1, r3, #2
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800334c:	b282      	uxth	r2, r0
 800334e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003354:	b29b      	uxth	r3, r3
 8003356:	3b01      	subs	r3, #1
 8003358:	b29a      	uxth	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003362:	b29b      	uxth	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d113      	bne.n	8003390 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003376:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800337c:	b29b      	uxth	r3, r3
 800337e:	2b00      	cmp	r3, #0
 8003380:	d106      	bne.n	8003390 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f7ff ff4a 	bl	8003224 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003390:	bf00      	nop
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a20      	ldr	r2, [pc, #128]	@ (8003428 <I2SEx_RxISR_I2SExt+0x90>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d101      	bne.n	80033ae <I2SEx_RxISR_I2SExt+0x16>
 80033aa:	4b20      	ldr	r3, [pc, #128]	@ (800342c <I2SEx_RxISR_I2SExt+0x94>)
 80033ac:	e001      	b.n	80033b2 <I2SEx_RxISR_I2SExt+0x1a>
 80033ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033b2:	68d8      	ldr	r0, [r3, #12]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b8:	1c99      	adds	r1, r3, #2
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80033be:	b282      	uxth	r2, r0
 80033c0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	3b01      	subs	r3, #1
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d121      	bne.n	800341e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a12      	ldr	r2, [pc, #72]	@ (8003428 <I2SEx_RxISR_I2SExt+0x90>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d101      	bne.n	80033e8 <I2SEx_RxISR_I2SExt+0x50>
 80033e4:	4b11      	ldr	r3, [pc, #68]	@ (800342c <I2SEx_RxISR_I2SExt+0x94>)
 80033e6:	e001      	b.n	80033ec <I2SEx_RxISR_I2SExt+0x54>
 80033e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	490d      	ldr	r1, [pc, #52]	@ (8003428 <I2SEx_RxISR_I2SExt+0x90>)
 80033f4:	428b      	cmp	r3, r1
 80033f6:	d101      	bne.n	80033fc <I2SEx_RxISR_I2SExt+0x64>
 80033f8:	4b0c      	ldr	r3, [pc, #48]	@ (800342c <I2SEx_RxISR_I2SExt+0x94>)
 80033fa:	e001      	b.n	8003400 <I2SEx_RxISR_I2SExt+0x68>
 80033fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003400:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003404:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800340a:	b29b      	uxth	r3, r3
 800340c:	2b00      	cmp	r3, #0
 800340e:	d106      	bne.n	800341e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003418:	6878      	ldr	r0, [r7, #4]
 800341a:	f7ff ff03 	bl	8003224 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800341e:	bf00      	nop
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40003800 	.word	0x40003800
 800342c:	40003400 	.word	0x40003400

08003430 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af02      	add	r7, sp, #8
 8003436:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e101      	b.n	8003646 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800344e:	b2db      	uxtb	r3, r3
 8003450:	2b00      	cmp	r3, #0
 8003452:	d106      	bne.n	8003462 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f007 faf9 	bl	800aa54 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2203      	movs	r2, #3
 8003466:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003470:	d102      	bne.n	8003478 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2200      	movs	r2, #0
 8003476:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4618      	mov	r0, r3
 800347e:	f003 febe 	bl	80071fe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	7c1a      	ldrb	r2, [r3, #16]
 800348a:	f88d 2000 	strb.w	r2, [sp]
 800348e:	3304      	adds	r3, #4
 8003490:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003492:	f003 fd9d 	bl	8006fd0 <USB_CoreInit>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d005      	beq.n	80034a8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2202      	movs	r2, #2
 80034a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e0ce      	b.n	8003646 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2100      	movs	r1, #0
 80034ae:	4618      	mov	r0, r3
 80034b0:	f003 feb6 	bl	8007220 <USB_SetCurrentMode>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d005      	beq.n	80034c6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2202      	movs	r2, #2
 80034be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e0bf      	b.n	8003646 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034c6:	2300      	movs	r3, #0
 80034c8:	73fb      	strb	r3, [r7, #15]
 80034ca:	e04a      	b.n	8003562 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80034cc:	7bfa      	ldrb	r2, [r7, #15]
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	00db      	lsls	r3, r3, #3
 80034d4:	4413      	add	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	3315      	adds	r3, #21
 80034dc:	2201      	movs	r2, #1
 80034de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034e0:	7bfa      	ldrb	r2, [r7, #15]
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	00db      	lsls	r3, r3, #3
 80034e8:	4413      	add	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	440b      	add	r3, r1
 80034ee:	3314      	adds	r3, #20
 80034f0:	7bfa      	ldrb	r2, [r7, #15]
 80034f2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80034f4:	7bfa      	ldrb	r2, [r7, #15]
 80034f6:	7bfb      	ldrb	r3, [r7, #15]
 80034f8:	b298      	uxth	r0, r3
 80034fa:	6879      	ldr	r1, [r7, #4]
 80034fc:	4613      	mov	r3, r2
 80034fe:	00db      	lsls	r3, r3, #3
 8003500:	4413      	add	r3, r2
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	440b      	add	r3, r1
 8003506:	332e      	adds	r3, #46	@ 0x2e
 8003508:	4602      	mov	r2, r0
 800350a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800350c:	7bfa      	ldrb	r2, [r7, #15]
 800350e:	6879      	ldr	r1, [r7, #4]
 8003510:	4613      	mov	r3, r2
 8003512:	00db      	lsls	r3, r3, #3
 8003514:	4413      	add	r3, r2
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	440b      	add	r3, r1
 800351a:	3318      	adds	r3, #24
 800351c:	2200      	movs	r2, #0
 800351e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003520:	7bfa      	ldrb	r2, [r7, #15]
 8003522:	6879      	ldr	r1, [r7, #4]
 8003524:	4613      	mov	r3, r2
 8003526:	00db      	lsls	r3, r3, #3
 8003528:	4413      	add	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	440b      	add	r3, r1
 800352e:	331c      	adds	r3, #28
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003534:	7bfa      	ldrb	r2, [r7, #15]
 8003536:	6879      	ldr	r1, [r7, #4]
 8003538:	4613      	mov	r3, r2
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	4413      	add	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	440b      	add	r3, r1
 8003542:	3320      	adds	r3, #32
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003548:	7bfa      	ldrb	r2, [r7, #15]
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	4613      	mov	r3, r2
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	4413      	add	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	3324      	adds	r3, #36	@ 0x24
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800355c:	7bfb      	ldrb	r3, [r7, #15]
 800355e:	3301      	adds	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	791b      	ldrb	r3, [r3, #4]
 8003566:	7bfa      	ldrb	r2, [r7, #15]
 8003568:	429a      	cmp	r2, r3
 800356a:	d3af      	bcc.n	80034cc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800356c:	2300      	movs	r3, #0
 800356e:	73fb      	strb	r3, [r7, #15]
 8003570:	e044      	b.n	80035fc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003572:	7bfa      	ldrb	r2, [r7, #15]
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	4413      	add	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	440b      	add	r3, r1
 8003580:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003584:	2200      	movs	r2, #0
 8003586:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003588:	7bfa      	ldrb	r2, [r7, #15]
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	4613      	mov	r3, r2
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	4413      	add	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800359a:	7bfa      	ldrb	r2, [r7, #15]
 800359c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800359e:	7bfa      	ldrb	r2, [r7, #15]
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	4613      	mov	r3, r2
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80035b0:	2200      	movs	r2, #0
 80035b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80035b4:	7bfa      	ldrb	r2, [r7, #15]
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	4613      	mov	r3, r2
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	4413      	add	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80035c6:	2200      	movs	r2, #0
 80035c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035ca:	7bfa      	ldrb	r2, [r7, #15]
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	4613      	mov	r3, r2
 80035d0:	00db      	lsls	r3, r3, #3
 80035d2:	4413      	add	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	440b      	add	r3, r1
 80035d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035e0:	7bfa      	ldrb	r2, [r7, #15]
 80035e2:	6879      	ldr	r1, [r7, #4]
 80035e4:	4613      	mov	r3, r2
 80035e6:	00db      	lsls	r3, r3, #3
 80035e8:	4413      	add	r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	440b      	add	r3, r1
 80035ee:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
 80035f8:	3301      	adds	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	791b      	ldrb	r3, [r3, #4]
 8003600:	7bfa      	ldrb	r2, [r7, #15]
 8003602:	429a      	cmp	r2, r3
 8003604:	d3b5      	bcc.n	8003572 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6818      	ldr	r0, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	7c1a      	ldrb	r2, [r3, #16]
 800360e:	f88d 2000 	strb.w	r2, [sp]
 8003612:	3304      	adds	r3, #4
 8003614:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003616:	f003 fe4f 	bl	80072b8 <USB_DevInit>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d005      	beq.n	800362c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2202      	movs	r2, #2
 8003624:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e00c      	b.n	8003646 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f004 fe99 	bl	8008376 <USB_DevDisconnect>

  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3710      	adds	r7, #16
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800364e:	b580      	push	{r7, lr}
 8003650:	b084      	sub	sp, #16
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003662:	2b01      	cmp	r3, #1
 8003664:	d101      	bne.n	800366a <HAL_PCD_Start+0x1c>
 8003666:	2302      	movs	r3, #2
 8003668:	e022      	b.n	80036b0 <HAL_PCD_Start+0x62>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2201      	movs	r2, #1
 800366e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800367a:	2b00      	cmp	r3, #0
 800367c:	d009      	beq.n	8003692 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003682:	2b01      	cmp	r3, #1
 8003684:	d105      	bne.n	8003692 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800368a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4618      	mov	r0, r3
 8003698:	f003 fda0 	bl	80071dc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f004 fe47 	bl	8008334 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}

080036b8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80036b8:	b590      	push	{r4, r7, lr}
 80036ba:	b08d      	sub	sp, #52	@ 0x34
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036c6:	6a3b      	ldr	r3, [r7, #32]
 80036c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f004 ff05 	bl	80084de <USB_GetMode>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f040 848c 	bne.w	8003ff4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f004 fe69 	bl	80083b8 <USB_ReadInterrupts>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 8482 	beq.w	8003ff2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	0a1b      	lsrs	r3, r3, #8
 80036f8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f004 fe56 	bl	80083b8 <USB_ReadInterrupts>
 800370c:	4603      	mov	r3, r0
 800370e:	f003 0302 	and.w	r3, r3, #2
 8003712:	2b02      	cmp	r3, #2
 8003714:	d107      	bne.n	8003726 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	695a      	ldr	r2, [r3, #20]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f002 0202 	and.w	r2, r2, #2
 8003724:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4618      	mov	r0, r3
 800372c:	f004 fe44 	bl	80083b8 <USB_ReadInterrupts>
 8003730:	4603      	mov	r3, r0
 8003732:	f003 0310 	and.w	r3, r3, #16
 8003736:	2b10      	cmp	r3, #16
 8003738:	d161      	bne.n	80037fe <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	699a      	ldr	r2, [r3, #24]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0210 	bic.w	r2, r2, #16
 8003748:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800374a:	6a3b      	ldr	r3, [r7, #32]
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	f003 020f 	and.w	r2, r3, #15
 8003756:	4613      	mov	r3, r2
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	4413      	add	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	4413      	add	r3, r2
 8003766:	3304      	adds	r3, #4
 8003768:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	0c5b      	lsrs	r3, r3, #17
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	2b02      	cmp	r3, #2
 8003774:	d124      	bne.n	80037c0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800377c:	4013      	ands	r3, r2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d035      	beq.n	80037ee <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003786:	69bb      	ldr	r3, [r7, #24]
 8003788:	091b      	lsrs	r3, r3, #4
 800378a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800378c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003790:	b29b      	uxth	r3, r3
 8003792:	461a      	mov	r2, r3
 8003794:	6a38      	ldr	r0, [r7, #32]
 8003796:	f004 fc7b 	bl	8008090 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	091b      	lsrs	r3, r3, #4
 80037a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037a6:	441a      	add	r2, r3
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	695a      	ldr	r2, [r3, #20]
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	091b      	lsrs	r3, r3, #4
 80037b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037b8:	441a      	add	r2, r3
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	615a      	str	r2, [r3, #20]
 80037be:	e016      	b.n	80037ee <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80037c0:	69bb      	ldr	r3, [r7, #24]
 80037c2:	0c5b      	lsrs	r3, r3, #17
 80037c4:	f003 030f 	and.w	r3, r3, #15
 80037c8:	2b06      	cmp	r3, #6
 80037ca:	d110      	bne.n	80037ee <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80037d2:	2208      	movs	r2, #8
 80037d4:	4619      	mov	r1, r3
 80037d6:	6a38      	ldr	r0, [r7, #32]
 80037d8:	f004 fc5a 	bl	8008090 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	695a      	ldr	r2, [r3, #20]
 80037e0:	69bb      	ldr	r3, [r7, #24]
 80037e2:	091b      	lsrs	r3, r3, #4
 80037e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037e8:	441a      	add	r2, r3
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	699a      	ldr	r2, [r3, #24]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f042 0210 	orr.w	r2, r2, #16
 80037fc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4618      	mov	r0, r3
 8003804:	f004 fdd8 	bl	80083b8 <USB_ReadInterrupts>
 8003808:	4603      	mov	r3, r0
 800380a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800380e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003812:	f040 80a7 	bne.w	8003964 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003816:	2300      	movs	r3, #0
 8003818:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4618      	mov	r0, r3
 8003820:	f004 fddd 	bl	80083de <USB_ReadDevAllOutEpInterrupt>
 8003824:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003826:	e099      	b.n	800395c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 808e 	beq.w	8003950 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800383a:	b2d2      	uxtb	r2, r2
 800383c:	4611      	mov	r1, r2
 800383e:	4618      	mov	r0, r3
 8003840:	f004 fe01 	bl	8008446 <USB_ReadDevOutEPInterrupt>
 8003844:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	f003 0301 	and.w	r3, r3, #1
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00c      	beq.n	800386a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	015a      	lsls	r2, r3, #5
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	4413      	add	r3, r2
 8003858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800385c:	461a      	mov	r2, r3
 800385e:	2301      	movs	r3, #1
 8003860:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003862:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 fea3 	bl	80045b0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	f003 0308 	and.w	r3, r3, #8
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00c      	beq.n	800388e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003876:	015a      	lsls	r2, r3, #5
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	4413      	add	r3, r2
 800387c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003880:	461a      	mov	r2, r3
 8003882:	2308      	movs	r3, #8
 8003884:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003886:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 ff79 	bl	8004780 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	f003 0310 	and.w	r3, r3, #16
 8003894:	2b00      	cmp	r3, #0
 8003896:	d008      	beq.n	80038aa <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389a:	015a      	lsls	r2, r3, #5
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	4413      	add	r3, r2
 80038a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038a4:	461a      	mov	r2, r3
 80038a6:	2310      	movs	r3, #16
 80038a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d030      	beq.n	8003916 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80038b4:	6a3b      	ldr	r3, [r7, #32]
 80038b6:	695b      	ldr	r3, [r3, #20]
 80038b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038bc:	2b80      	cmp	r3, #128	@ 0x80
 80038be:	d109      	bne.n	80038d4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	69fa      	ldr	r2, [r7, #28]
 80038ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80038ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80038d2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80038d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038d6:	4613      	mov	r3, r2
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	4413      	add	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	4413      	add	r3, r2
 80038e6:	3304      	adds	r3, #4
 80038e8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	78db      	ldrb	r3, [r3, #3]
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d108      	bne.n	8003904 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	2200      	movs	r2, #0
 80038f6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80038f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	4619      	mov	r1, r3
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f007 f9ae 	bl	800ac60 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003906:	015a      	lsls	r2, r3, #5
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	4413      	add	r3, r2
 800390c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003910:	461a      	mov	r2, r3
 8003912:	2302      	movs	r3, #2
 8003914:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	f003 0320 	and.w	r3, r3, #32
 800391c:	2b00      	cmp	r3, #0
 800391e:	d008      	beq.n	8003932 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003922:	015a      	lsls	r2, r3, #5
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	4413      	add	r3, r2
 8003928:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800392c:	461a      	mov	r2, r3
 800392e:	2320      	movs	r3, #32
 8003930:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d009      	beq.n	8003950 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800393c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800393e:	015a      	lsls	r2, r3, #5
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	4413      	add	r3, r2
 8003944:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003948:	461a      	mov	r2, r3
 800394a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800394e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003952:	3301      	adds	r3, #1
 8003954:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003958:	085b      	lsrs	r3, r3, #1
 800395a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800395c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800395e:	2b00      	cmp	r3, #0
 8003960:	f47f af62 	bne.w	8003828 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4618      	mov	r0, r3
 800396a:	f004 fd25 	bl	80083b8 <USB_ReadInterrupts>
 800396e:	4603      	mov	r3, r0
 8003970:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003974:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003978:	f040 80db 	bne.w	8003b32 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f004 fd46 	bl	8008412 <USB_ReadDevAllInEpInterrupt>
 8003986:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003988:	2300      	movs	r3, #0
 800398a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800398c:	e0cd      	b.n	8003b2a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800398e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003990:	f003 0301 	and.w	r3, r3, #1
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 80c2 	beq.w	8003b1e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a0:	b2d2      	uxtb	r2, r2
 80039a2:	4611      	mov	r1, r2
 80039a4:	4618      	mov	r0, r3
 80039a6:	f004 fd6c 	bl	8008482 <USB_ReadDevInEPInterrupt>
 80039aa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d057      	beq.n	8003a66 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80039b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b8:	f003 030f 	and.w	r3, r3, #15
 80039bc:	2201      	movs	r2, #1
 80039be:	fa02 f303 	lsl.w	r3, r2, r3
 80039c2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	43db      	mvns	r3, r3
 80039d0:	69f9      	ldr	r1, [r7, #28]
 80039d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80039d6:	4013      	ands	r3, r2
 80039d8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80039da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039dc:	015a      	lsls	r2, r3, #5
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	4413      	add	r3, r2
 80039e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039e6:	461a      	mov	r2, r3
 80039e8:	2301      	movs	r3, #1
 80039ea:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	799b      	ldrb	r3, [r3, #6]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d132      	bne.n	8003a5a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80039f4:	6879      	ldr	r1, [r7, #4]
 80039f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039f8:	4613      	mov	r3, r2
 80039fa:	00db      	lsls	r3, r3, #3
 80039fc:	4413      	add	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	440b      	add	r3, r1
 8003a02:	3320      	adds	r3, #32
 8003a04:	6819      	ldr	r1, [r3, #0]
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	00db      	lsls	r3, r3, #3
 8003a0e:	4413      	add	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	4403      	add	r3, r0
 8003a14:	331c      	adds	r3, #28
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4419      	add	r1, r3
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a1e:	4613      	mov	r3, r2
 8003a20:	00db      	lsls	r3, r3, #3
 8003a22:	4413      	add	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4403      	add	r3, r0
 8003a28:	3320      	adds	r3, #32
 8003a2a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d113      	bne.n	8003a5a <HAL_PCD_IRQHandler+0x3a2>
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a36:	4613      	mov	r3, r2
 8003a38:	00db      	lsls	r3, r3, #3
 8003a3a:	4413      	add	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	3324      	adds	r3, #36	@ 0x24
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d108      	bne.n	8003a5a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6818      	ldr	r0, [r3, #0]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003a52:	461a      	mov	r2, r3
 8003a54:	2101      	movs	r1, #1
 8003a56:	f004 fd73 	bl	8008540 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	4619      	mov	r1, r3
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f007 f878 	bl	800ab56 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	f003 0308 	and.w	r3, r3, #8
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d008      	beq.n	8003a82 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a72:	015a      	lsls	r2, r3, #5
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	4413      	add	r3, r2
 8003a78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	2308      	movs	r3, #8
 8003a80:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	f003 0310 	and.w	r3, r3, #16
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d008      	beq.n	8003a9e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a8e:	015a      	lsls	r2, r3, #5
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	4413      	add	r3, r2
 8003a94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a98:	461a      	mov	r2, r3
 8003a9a:	2310      	movs	r3, #16
 8003a9c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d008      	beq.n	8003aba <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aaa:	015a      	lsls	r2, r3, #5
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	4413      	add	r3, r2
 8003ab0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	2340      	movs	r3, #64	@ 0x40
 8003ab8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	f003 0302 	and.w	r3, r3, #2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d023      	beq.n	8003b0c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003ac4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ac6:	6a38      	ldr	r0, [r7, #32]
 8003ac8:	f003 fd5a 	bl	8007580 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003acc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ace:	4613      	mov	r3, r2
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	4413      	add	r3, r2
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	3310      	adds	r3, #16
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	4413      	add	r3, r2
 8003adc:	3304      	adds	r3, #4
 8003ade:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	78db      	ldrb	r3, [r3, #3]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d108      	bne.n	8003afa <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	2200      	movs	r2, #0
 8003aec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	4619      	mov	r1, r3
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f007 f8c5 	bl	800ac84 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afc:	015a      	lsls	r2, r3, #5
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	4413      	add	r3, r2
 8003b02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b06:	461a      	mov	r2, r3
 8003b08:	2302      	movs	r3, #2
 8003b0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d003      	beq.n	8003b1e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003b16:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f000 fcbd 	bl	8004498 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b20:	3301      	adds	r3, #1
 8003b22:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b26:	085b      	lsrs	r3, r3, #1
 8003b28:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f47f af2e 	bne.w	800398e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f004 fc3e 	bl	80083b8 <USB_ReadInterrupts>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b46:	d122      	bne.n	8003b8e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b48:	69fb      	ldr	r3, [r7, #28]
 8003b4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	69fa      	ldr	r2, [r7, #28]
 8003b52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b56:	f023 0301 	bic.w	r3, r3, #1
 8003b5a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d108      	bne.n	8003b78 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003b6e:	2100      	movs	r1, #0
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 fea3 	bl	80048bc <HAL_PCDEx_LPM_Callback>
 8003b76:	e002      	b.n	8003b7e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f007 f863 	bl	800ac44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	695a      	ldr	r2, [r3, #20]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003b8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f004 fc10 	bl	80083b8 <USB_ReadInterrupts>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ba2:	d112      	bne.n	8003bca <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 0301 	and.w	r3, r3, #1
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d102      	bne.n	8003bba <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f007 f81f 	bl	800abf8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	695a      	ldr	r2, [r3, #20]
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003bc8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f004 fbf2 	bl	80083b8 <USB_ReadInterrupts>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003bda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bde:	f040 80b7 	bne.w	8003d50 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	69fa      	ldr	r2, [r7, #28]
 8003bec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bf0:	f023 0301 	bic.w	r3, r3, #1
 8003bf4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2110      	movs	r1, #16
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f003 fcbf 	bl	8007580 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c02:	2300      	movs	r3, #0
 8003c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c06:	e046      	b.n	8003c96 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c0a:	015a      	lsls	r2, r3, #5
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	4413      	add	r3, r2
 8003c10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c14:	461a      	mov	r2, r3
 8003c16:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c1a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c1e:	015a      	lsls	r2, r3, #5
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	4413      	add	r3, r2
 8003c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c2c:	0151      	lsls	r1, r2, #5
 8003c2e:	69fa      	ldr	r2, [r7, #28]
 8003c30:	440a      	add	r2, r1
 8003c32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003c36:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003c3a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c3e:	015a      	lsls	r2, r3, #5
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	4413      	add	r3, r2
 8003c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c48:	461a      	mov	r2, r3
 8003c4a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c4e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c52:	015a      	lsls	r2, r3, #5
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	4413      	add	r3, r2
 8003c58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c60:	0151      	lsls	r1, r2, #5
 8003c62:	69fa      	ldr	r2, [r7, #28]
 8003c64:	440a      	add	r2, r1
 8003c66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003c6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003c6e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c72:	015a      	lsls	r2, r3, #5
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	4413      	add	r3, r2
 8003c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c80:	0151      	lsls	r1, r2, #5
 8003c82:	69fa      	ldr	r2, [r7, #28]
 8003c84:	440a      	add	r2, r1
 8003c86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003c8a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003c8e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c92:	3301      	adds	r3, #1
 8003c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	791b      	ldrb	r3, [r3, #4]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d3b2      	bcc.n	8003c08 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	69fa      	ldr	r2, [r7, #28]
 8003cac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cb0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003cb4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	7bdb      	ldrb	r3, [r3, #15]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d016      	beq.n	8003cec <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cc8:	69fa      	ldr	r2, [r7, #28]
 8003cca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cce:	f043 030b 	orr.w	r3, r3, #11
 8003cd2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cde:	69fa      	ldr	r2, [r7, #28]
 8003ce0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ce4:	f043 030b 	orr.w	r3, r3, #11
 8003ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cea:	e015      	b.n	8003d18 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	69fa      	ldr	r2, [r7, #28]
 8003cf6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cfa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003cfe:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003d02:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	69fa      	ldr	r2, [r7, #28]
 8003d0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d12:	f043 030b 	orr.w	r3, r3, #11
 8003d16:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	69fa      	ldr	r2, [r7, #28]
 8003d22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d26:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003d2a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6818      	ldr	r0, [r3, #0]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	f004 fc00 	bl	8008540 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	695a      	ldr	r2, [r3, #20]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003d4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4618      	mov	r0, r3
 8003d56:	f004 fb2f 	bl	80083b8 <USB_ReadInterrupts>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d64:	d123      	bne.n	8003dae <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f004 fbc5 	bl	80084fa <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f003 fc7c 	bl	8007672 <USB_GetDevSpeed>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681c      	ldr	r4, [r3, #0]
 8003d86:	f001 fa09 	bl	800519c <HAL_RCC_GetHCLKFreq>
 8003d8a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d90:	461a      	mov	r2, r3
 8003d92:	4620      	mov	r0, r4
 8003d94:	f003 f980 	bl	8007098 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f006 ff04 	bl	800aba6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	695a      	ldr	r2, [r3, #20]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003dac:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f004 fb00 	bl	80083b8 <USB_ReadInterrupts>
 8003db8:	4603      	mov	r3, r0
 8003dba:	f003 0308 	and.w	r3, r3, #8
 8003dbe:	2b08      	cmp	r3, #8
 8003dc0:	d10a      	bne.n	8003dd8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f006 fee1 	bl	800ab8a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695a      	ldr	r2, [r3, #20]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f002 0208 	and.w	r2, r2, #8
 8003dd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f004 faeb 	bl	80083b8 <USB_ReadInterrupts>
 8003de2:	4603      	mov	r3, r0
 8003de4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de8:	2b80      	cmp	r3, #128	@ 0x80
 8003dea:	d123      	bne.n	8003e34 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003dec:	6a3b      	ldr	r3, [r7, #32]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003df4:	6a3b      	ldr	r3, [r7, #32]
 8003df6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003df8:	2301      	movs	r3, #1
 8003dfa:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dfc:	e014      	b.n	8003e28 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003dfe:	6879      	ldr	r1, [r7, #4]
 8003e00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e02:	4613      	mov	r3, r2
 8003e04:	00db      	lsls	r3, r3, #3
 8003e06:	4413      	add	r3, r2
 8003e08:	009b      	lsls	r3, r3, #2
 8003e0a:	440b      	add	r3, r1
 8003e0c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d105      	bne.n	8003e22 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 fb0a 	bl	8004436 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e24:	3301      	adds	r3, #1
 8003e26:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	791b      	ldrb	r3, [r3, #4]
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d3e4      	bcc.n	8003dfe <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f004 fabd 	bl	80083b8 <USB_ReadInterrupts>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e48:	d13c      	bne.n	8003ec4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e4e:	e02b      	b.n	8003ea8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e52:	015a      	lsls	r2, r3, #5
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	4413      	add	r3, r2
 8003e58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e60:	6879      	ldr	r1, [r7, #4]
 8003e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e64:	4613      	mov	r3, r2
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	3318      	adds	r3, #24
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d115      	bne.n	8003ea2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003e76:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	da12      	bge.n	8003ea2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003e7c:	6879      	ldr	r1, [r7, #4]
 8003e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e80:	4613      	mov	r3, r2
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	4413      	add	r3, r2
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	440b      	add	r3, r1
 8003e8a:	3317      	adds	r3, #23
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f000 faca 	bl	8004436 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	791b      	ldrb	r3, [r3, #4]
 8003eac:	461a      	mov	r2, r3
 8003eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d3cd      	bcc.n	8003e50 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	695a      	ldr	r2, [r3, #20]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003ec2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f004 fa75 	bl	80083b8 <USB_ReadInterrupts>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ed4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ed8:	d156      	bne.n	8003f88 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003eda:	2301      	movs	r3, #1
 8003edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ede:	e045      	b.n	8003f6c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee2:	015a      	lsls	r2, r3, #5
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ef0:	6879      	ldr	r1, [r7, #4]
 8003ef2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	00db      	lsls	r3, r3, #3
 8003ef8:	4413      	add	r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	440b      	add	r3, r1
 8003efe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d12e      	bne.n	8003f66 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003f08:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	da2b      	bge.n	8003f66 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	0c1a      	lsrs	r2, r3, #16
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003f18:	4053      	eors	r3, r2
 8003f1a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d121      	bne.n	8003f66 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f26:	4613      	mov	r3, r2
 8003f28:	00db      	lsls	r3, r3, #3
 8003f2a:	4413      	add	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	440b      	add	r3, r1
 8003f30:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003f34:	2201      	movs	r2, #1
 8003f36:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003f38:	6a3b      	ldr	r3, [r7, #32]
 8003f3a:	699b      	ldr	r3, [r3, #24]
 8003f3c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003f40:	6a3b      	ldr	r3, [r7, #32]
 8003f42:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003f44:	6a3b      	ldr	r3, [r7, #32]
 8003f46:	695b      	ldr	r3, [r3, #20]
 8003f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10a      	bne.n	8003f66 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	69fa      	ldr	r2, [r7, #28]
 8003f5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f62:	6053      	str	r3, [r2, #4]
            break;
 8003f64:	e008      	b.n	8003f78 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	3301      	adds	r3, #1
 8003f6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	791b      	ldrb	r3, [r3, #4]
 8003f70:	461a      	mov	r2, r3
 8003f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d3b3      	bcc.n	8003ee0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695a      	ldr	r2, [r3, #20]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003f86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f004 fa13 	bl	80083b8 <USB_ReadInterrupts>
 8003f92:	4603      	mov	r3, r0
 8003f94:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f9c:	d10a      	bne.n	8003fb4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f006 fe82 	bl	800aca8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	695a      	ldr	r2, [r3, #20]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003fb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f004 f9fd 	bl	80083b8 <USB_ReadInterrupts>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	f003 0304 	and.w	r3, r3, #4
 8003fc4:	2b04      	cmp	r3, #4
 8003fc6:	d115      	bne.n	8003ff4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003fd0:	69bb      	ldr	r3, [r7, #24]
 8003fd2:	f003 0304 	and.w	r3, r3, #4
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d002      	beq.n	8003fe0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f006 fe72 	bl	800acc4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6859      	ldr	r1, [r3, #4]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	69ba      	ldr	r2, [r7, #24]
 8003fec:	430a      	orrs	r2, r1
 8003fee:	605a      	str	r2, [r3, #4]
 8003ff0:	e000      	b.n	8003ff4 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003ff2:	bf00      	nop
    }
  }
}
 8003ff4:	3734      	adds	r7, #52	@ 0x34
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd90      	pop	{r4, r7, pc}

08003ffa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b082      	sub	sp, #8
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
 8004002:	460b      	mov	r3, r1
 8004004:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800400c:	2b01      	cmp	r3, #1
 800400e:	d101      	bne.n	8004014 <HAL_PCD_SetAddress+0x1a>
 8004010:	2302      	movs	r3, #2
 8004012:	e012      	b.n	800403a <HAL_PCD_SetAddress+0x40>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	78fa      	ldrb	r2, [r7, #3]
 8004020:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	78fa      	ldrb	r2, [r7, #3]
 8004028:	4611      	mov	r1, r2
 800402a:	4618      	mov	r0, r3
 800402c:	f004 f95c 	bl	80082e8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3708      	adds	r7, #8
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}

08004042 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004042:	b580      	push	{r7, lr}
 8004044:	b084      	sub	sp, #16
 8004046:	af00      	add	r7, sp, #0
 8004048:	6078      	str	r0, [r7, #4]
 800404a:	4608      	mov	r0, r1
 800404c:	4611      	mov	r1, r2
 800404e:	461a      	mov	r2, r3
 8004050:	4603      	mov	r3, r0
 8004052:	70fb      	strb	r3, [r7, #3]
 8004054:	460b      	mov	r3, r1
 8004056:	803b      	strh	r3, [r7, #0]
 8004058:	4613      	mov	r3, r2
 800405a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800405c:	2300      	movs	r3, #0
 800405e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004060:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004064:	2b00      	cmp	r3, #0
 8004066:	da0f      	bge.n	8004088 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004068:	78fb      	ldrb	r3, [r7, #3]
 800406a:	f003 020f 	and.w	r2, r3, #15
 800406e:	4613      	mov	r3, r2
 8004070:	00db      	lsls	r3, r3, #3
 8004072:	4413      	add	r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	3310      	adds	r3, #16
 8004078:	687a      	ldr	r2, [r7, #4]
 800407a:	4413      	add	r3, r2
 800407c:	3304      	adds	r3, #4
 800407e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2201      	movs	r2, #1
 8004084:	705a      	strb	r2, [r3, #1]
 8004086:	e00f      	b.n	80040a8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004088:	78fb      	ldrb	r3, [r7, #3]
 800408a:	f003 020f 	and.w	r2, r3, #15
 800408e:	4613      	mov	r3, r2
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	4413      	add	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	4413      	add	r3, r2
 800409e:	3304      	adds	r3, #4
 80040a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80040a8:	78fb      	ldrb	r3, [r7, #3]
 80040aa:	f003 030f 	and.w	r3, r3, #15
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80040b4:	883b      	ldrh	r3, [r7, #0]
 80040b6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	78ba      	ldrb	r2, [r7, #2]
 80040c2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	785b      	ldrb	r3, [r3, #1]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d004      	beq.n	80040d6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	781b      	ldrb	r3, [r3, #0]
 80040d0:	461a      	mov	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80040d6:	78bb      	ldrb	r3, [r7, #2]
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d102      	bne.n	80040e2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2200      	movs	r2, #0
 80040e0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d101      	bne.n	80040f0 <HAL_PCD_EP_Open+0xae>
 80040ec:	2302      	movs	r3, #2
 80040ee:	e00e      	b.n	800410e <HAL_PCD_EP_Open+0xcc>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68f9      	ldr	r1, [r7, #12]
 80040fe:	4618      	mov	r0, r3
 8004100:	f003 fadc 	bl	80076bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800410c:	7afb      	ldrb	r3, [r7, #11]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	b084      	sub	sp, #16
 800411a:	af00      	add	r7, sp, #0
 800411c:	6078      	str	r0, [r7, #4]
 800411e:	460b      	mov	r3, r1
 8004120:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004122:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004126:	2b00      	cmp	r3, #0
 8004128:	da0f      	bge.n	800414a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800412a:	78fb      	ldrb	r3, [r7, #3]
 800412c:	f003 020f 	and.w	r2, r3, #15
 8004130:	4613      	mov	r3, r2
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	4413      	add	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	3310      	adds	r3, #16
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	4413      	add	r3, r2
 800413e:	3304      	adds	r3, #4
 8004140:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2201      	movs	r2, #1
 8004146:	705a      	strb	r2, [r3, #1]
 8004148:	e00f      	b.n	800416a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800414a:	78fb      	ldrb	r3, [r7, #3]
 800414c:	f003 020f 	and.w	r2, r3, #15
 8004150:	4613      	mov	r3, r2
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4413      	add	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	4413      	add	r3, r2
 8004160:	3304      	adds	r3, #4
 8004162:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2200      	movs	r2, #0
 8004168:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800416a:	78fb      	ldrb	r3, [r7, #3]
 800416c:	f003 030f 	and.w	r3, r3, #15
 8004170:	b2da      	uxtb	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_PCD_EP_Close+0x6e>
 8004180:	2302      	movs	r3, #2
 8004182:	e00e      	b.n	80041a2 <HAL_PCD_EP_Close+0x8c>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68f9      	ldr	r1, [r7, #12]
 8004192:	4618      	mov	r0, r3
 8004194:	f003 fb1a 	bl	80077cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3710      	adds	r7, #16
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}

080041aa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80041aa:	b580      	push	{r7, lr}
 80041ac:	b086      	sub	sp, #24
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	60f8      	str	r0, [r7, #12]
 80041b2:	607a      	str	r2, [r7, #4]
 80041b4:	603b      	str	r3, [r7, #0]
 80041b6:	460b      	mov	r3, r1
 80041b8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041ba:	7afb      	ldrb	r3, [r7, #11]
 80041bc:	f003 020f 	and.w	r2, r3, #15
 80041c0:	4613      	mov	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	4413      	add	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	4413      	add	r3, r2
 80041d0:	3304      	adds	r3, #4
 80041d2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	2200      	movs	r2, #0
 80041e4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	2200      	movs	r2, #0
 80041ea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041ec:	7afb      	ldrb	r3, [r7, #11]
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	799b      	ldrb	r3, [r3, #6]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d102      	bne.n	8004206 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6818      	ldr	r0, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	799b      	ldrb	r3, [r3, #6]
 800420e:	461a      	mov	r2, r3
 8004210:	6979      	ldr	r1, [r7, #20]
 8004212:	f003 fbb7 	bl	8007984 <USB_EPStartXfer>

  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3718      	adds	r7, #24
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	460b      	mov	r3, r1
 800422a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800422c:	78fb      	ldrb	r3, [r7, #3]
 800422e:	f003 020f 	and.w	r2, r3, #15
 8004232:	6879      	ldr	r1, [r7, #4]
 8004234:	4613      	mov	r3, r2
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	4413      	add	r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	440b      	add	r3, r1
 800423e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004242:	681b      	ldr	r3, [r3, #0]
}
 8004244:	4618      	mov	r0, r3
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	607a      	str	r2, [r7, #4]
 800425a:	603b      	str	r3, [r7, #0]
 800425c:	460b      	mov	r3, r1
 800425e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004260:	7afb      	ldrb	r3, [r7, #11]
 8004262:	f003 020f 	and.w	r2, r3, #15
 8004266:	4613      	mov	r3, r2
 8004268:	00db      	lsls	r3, r3, #3
 800426a:	4413      	add	r3, r2
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	3310      	adds	r3, #16
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4413      	add	r3, r2
 8004274:	3304      	adds	r3, #4
 8004276:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	2200      	movs	r2, #0
 8004288:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	2201      	movs	r2, #1
 800428e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004290:	7afb      	ldrb	r3, [r7, #11]
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	b2da      	uxtb	r2, r3
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	799b      	ldrb	r3, [r3, #6]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d102      	bne.n	80042aa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6818      	ldr	r0, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	799b      	ldrb	r3, [r3, #6]
 80042b2:	461a      	mov	r2, r3
 80042b4:	6979      	ldr	r1, [r7, #20]
 80042b6:	f003 fb65 	bl	8007984 <USB_EPStartXfer>

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3718      	adds	r7, #24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b084      	sub	sp, #16
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	460b      	mov	r3, r1
 80042ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	f003 030f 	and.w	r3, r3, #15
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	7912      	ldrb	r2, [r2, #4]
 80042da:	4293      	cmp	r3, r2
 80042dc:	d901      	bls.n	80042e2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e04f      	b.n	8004382 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	da0f      	bge.n	800430a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042ea:	78fb      	ldrb	r3, [r7, #3]
 80042ec:	f003 020f 	and.w	r2, r3, #15
 80042f0:	4613      	mov	r3, r2
 80042f2:	00db      	lsls	r3, r3, #3
 80042f4:	4413      	add	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	3310      	adds	r3, #16
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	4413      	add	r3, r2
 80042fe:	3304      	adds	r3, #4
 8004300:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2201      	movs	r2, #1
 8004306:	705a      	strb	r2, [r3, #1]
 8004308:	e00d      	b.n	8004326 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800430a:	78fa      	ldrb	r2, [r7, #3]
 800430c:	4613      	mov	r3, r2
 800430e:	00db      	lsls	r3, r3, #3
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	4413      	add	r3, r2
 800431c:	3304      	adds	r3, #4
 800431e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2201      	movs	r2, #1
 800432a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800432c:	78fb      	ldrb	r3, [r7, #3]
 800432e:	f003 030f 	and.w	r3, r3, #15
 8004332:	b2da      	uxtb	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800433e:	2b01      	cmp	r3, #1
 8004340:	d101      	bne.n	8004346 <HAL_PCD_EP_SetStall+0x82>
 8004342:	2302      	movs	r3, #2
 8004344:	e01d      	b.n	8004382 <HAL_PCD_EP_SetStall+0xbe>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2201      	movs	r2, #1
 800434a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68f9      	ldr	r1, [r7, #12]
 8004354:	4618      	mov	r0, r3
 8004356:	f003 fef3 	bl	8008140 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800435a:	78fb      	ldrb	r3, [r7, #3]
 800435c:	f003 030f 	and.w	r3, r3, #15
 8004360:	2b00      	cmp	r3, #0
 8004362:	d109      	bne.n	8004378 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6818      	ldr	r0, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	7999      	ldrb	r1, [r3, #6]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004372:	461a      	mov	r2, r3
 8004374:	f004 f8e4 	bl	8008540 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b084      	sub	sp, #16
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
 8004392:	460b      	mov	r3, r1
 8004394:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004396:	78fb      	ldrb	r3, [r7, #3]
 8004398:	f003 030f 	and.w	r3, r3, #15
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	7912      	ldrb	r2, [r2, #4]
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d901      	bls.n	80043a8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e042      	b.n	800442e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80043a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	da0f      	bge.n	80043d0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80043b0:	78fb      	ldrb	r3, [r7, #3]
 80043b2:	f003 020f 	and.w	r2, r3, #15
 80043b6:	4613      	mov	r3, r2
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	4413      	add	r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	3310      	adds	r3, #16
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	4413      	add	r3, r2
 80043c4:	3304      	adds	r3, #4
 80043c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2201      	movs	r2, #1
 80043cc:	705a      	strb	r2, [r3, #1]
 80043ce:	e00f      	b.n	80043f0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043d0:	78fb      	ldrb	r3, [r7, #3]
 80043d2:	f003 020f 	and.w	r2, r3, #15
 80043d6:	4613      	mov	r3, r2
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	4413      	add	r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	4413      	add	r3, r2
 80043e6:	3304      	adds	r3, #4
 80043e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043f6:	78fb      	ldrb	r3, [r7, #3]
 80043f8:	f003 030f 	and.w	r3, r3, #15
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004408:	2b01      	cmp	r3, #1
 800440a:	d101      	bne.n	8004410 <HAL_PCD_EP_ClrStall+0x86>
 800440c:	2302      	movs	r3, #2
 800440e:	e00e      	b.n	800442e <HAL_PCD_EP_ClrStall+0xa4>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68f9      	ldr	r1, [r7, #12]
 800441e:	4618      	mov	r0, r3
 8004420:	f003 fefc 	bl	800821c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}

08004436 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004436:	b580      	push	{r7, lr}
 8004438:	b084      	sub	sp, #16
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
 800443e:	460b      	mov	r3, r1
 8004440:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004442:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004446:	2b00      	cmp	r3, #0
 8004448:	da0c      	bge.n	8004464 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800444a:	78fb      	ldrb	r3, [r7, #3]
 800444c:	f003 020f 	and.w	r2, r3, #15
 8004450:	4613      	mov	r3, r2
 8004452:	00db      	lsls	r3, r3, #3
 8004454:	4413      	add	r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	3310      	adds	r3, #16
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	4413      	add	r3, r2
 800445e:	3304      	adds	r3, #4
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	e00c      	b.n	800447e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004464:	78fb      	ldrb	r3, [r7, #3]
 8004466:	f003 020f 	and.w	r2, r3, #15
 800446a:	4613      	mov	r3, r2
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	4413      	add	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	4413      	add	r3, r2
 800447a:	3304      	adds	r3, #4
 800447c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68f9      	ldr	r1, [r7, #12]
 8004484:	4618      	mov	r0, r3
 8004486:	f003 fd1b 	bl	8007ec0 <USB_EPStopXfer>
 800448a:	4603      	mov	r3, r0
 800448c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800448e:	7afb      	ldrb	r3, [r7, #11]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}

08004498 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b08a      	sub	sp, #40	@ 0x28
 800449c:	af02      	add	r7, sp, #8
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80044ac:	683a      	ldr	r2, [r7, #0]
 80044ae:	4613      	mov	r3, r2
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	4413      	add	r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	3310      	adds	r3, #16
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	4413      	add	r3, r2
 80044bc:	3304      	adds	r3, #4
 80044be:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	695a      	ldr	r2, [r3, #20]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	691b      	ldr	r3, [r3, #16]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d901      	bls.n	80044d0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e06b      	b.n	80045a8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	691a      	ldr	r2, [r3, #16]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	69fa      	ldr	r2, [r7, #28]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d902      	bls.n	80044ec <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	3303      	adds	r3, #3
 80044f0:	089b      	lsrs	r3, r3, #2
 80044f2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044f4:	e02a      	b.n	800454c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	691a      	ldr	r2, [r3, #16]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	695b      	ldr	r3, [r3, #20]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	69fa      	ldr	r2, [r7, #28]
 8004508:	429a      	cmp	r2, r3
 800450a:	d902      	bls.n	8004512 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	3303      	adds	r3, #3
 8004516:	089b      	lsrs	r3, r3, #2
 8004518:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	68d9      	ldr	r1, [r3, #12]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	b2da      	uxtb	r2, r3
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800452a:	9300      	str	r3, [sp, #0]
 800452c:	4603      	mov	r3, r0
 800452e:	6978      	ldr	r0, [r7, #20]
 8004530:	f003 fd70 	bl	8008014 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	68da      	ldr	r2, [r3, #12]
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	441a      	add	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	695a      	ldr	r2, [r3, #20]
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	441a      	add	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	015a      	lsls	r2, r3, #5
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	4413      	add	r3, r2
 8004554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800455c:	69ba      	ldr	r2, [r7, #24]
 800455e:	429a      	cmp	r2, r3
 8004560:	d809      	bhi.n	8004576 <PCD_WriteEmptyTxFifo+0xde>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	695a      	ldr	r2, [r3, #20]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800456a:	429a      	cmp	r2, r3
 800456c:	d203      	bcs.n	8004576 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1bf      	bne.n	80044f6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	691a      	ldr	r2, [r3, #16]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	429a      	cmp	r2, r3
 8004580:	d811      	bhi.n	80045a6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	f003 030f 	and.w	r3, r3, #15
 8004588:	2201      	movs	r2, #1
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004596:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	43db      	mvns	r3, r3
 800459c:	6939      	ldr	r1, [r7, #16]
 800459e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80045a2:	4013      	ands	r3, r2
 80045a4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3720      	adds	r7, #32
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b088      	sub	sp, #32
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	333c      	adds	r3, #60	@ 0x3c
 80045c8:	3304      	adds	r3, #4
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	015a      	lsls	r2, r3, #5
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	4413      	add	r3, r2
 80045d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	799b      	ldrb	r3, [r3, #6]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d17b      	bne.n	80046de <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	f003 0308 	and.w	r3, r3, #8
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d015      	beq.n	800461c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	4a61      	ldr	r2, [pc, #388]	@ (8004778 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	f240 80b9 	bls.w	800476c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004600:	2b00      	cmp	r3, #0
 8004602:	f000 80b3 	beq.w	800476c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	015a      	lsls	r2, r3, #5
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	4413      	add	r3, r2
 800460e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004612:	461a      	mov	r2, r3
 8004614:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004618:	6093      	str	r3, [r2, #8]
 800461a:	e0a7      	b.n	800476c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	f003 0320 	and.w	r3, r3, #32
 8004622:	2b00      	cmp	r3, #0
 8004624:	d009      	beq.n	800463a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	015a      	lsls	r2, r3, #5
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	4413      	add	r3, r2
 800462e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004632:	461a      	mov	r2, r3
 8004634:	2320      	movs	r3, #32
 8004636:	6093      	str	r3, [r2, #8]
 8004638:	e098      	b.n	800476c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004640:	2b00      	cmp	r3, #0
 8004642:	f040 8093 	bne.w	800476c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	4a4b      	ldr	r2, [pc, #300]	@ (8004778 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d90f      	bls.n	800466e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00a      	beq.n	800466e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	015a      	lsls	r2, r3, #5
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	4413      	add	r3, r2
 8004660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004664:	461a      	mov	r2, r3
 8004666:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800466a:	6093      	str	r3, [r2, #8]
 800466c:	e07e      	b.n	800476c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800466e:	683a      	ldr	r2, [r7, #0]
 8004670:	4613      	mov	r3, r2
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	4413      	add	r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	4413      	add	r3, r2
 8004680:	3304      	adds	r3, #4
 8004682:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6a1a      	ldr	r2, [r3, #32]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	0159      	lsls	r1, r3, #5
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	440b      	add	r3, r1
 8004690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800469a:	1ad2      	subs	r2, r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d114      	bne.n	80046d0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d109      	bne.n	80046c2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6818      	ldr	r0, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80046b8:	461a      	mov	r2, r3
 80046ba:	2101      	movs	r1, #1
 80046bc:	f003 ff40 	bl	8008540 <USB_EP0_OutStart>
 80046c0:	e006      	b.n	80046d0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	68da      	ldr	r2, [r3, #12]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	441a      	add	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	4619      	mov	r1, r3
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f006 fa22 	bl	800ab20 <HAL_PCD_DataOutStageCallback>
 80046dc:	e046      	b.n	800476c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	4a26      	ldr	r2, [pc, #152]	@ (800477c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d124      	bne.n	8004730 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00a      	beq.n	8004706 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	015a      	lsls	r2, r3, #5
 80046f4:	69bb      	ldr	r3, [r7, #24]
 80046f6:	4413      	add	r3, r2
 80046f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046fc:	461a      	mov	r2, r3
 80046fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004702:	6093      	str	r3, [r2, #8]
 8004704:	e032      	b.n	800476c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	f003 0320 	and.w	r3, r3, #32
 800470c:	2b00      	cmp	r3, #0
 800470e:	d008      	beq.n	8004722 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	015a      	lsls	r2, r3, #5
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	4413      	add	r3, r2
 8004718:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800471c:	461a      	mov	r2, r3
 800471e:	2320      	movs	r3, #32
 8004720:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	b2db      	uxtb	r3, r3
 8004726:	4619      	mov	r1, r3
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f006 f9f9 	bl	800ab20 <HAL_PCD_DataOutStageCallback>
 800472e:	e01d      	b.n	800476c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d114      	bne.n	8004760 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004736:	6879      	ldr	r1, [r7, #4]
 8004738:	683a      	ldr	r2, [r7, #0]
 800473a:	4613      	mov	r3, r2
 800473c:	00db      	lsls	r3, r3, #3
 800473e:	4413      	add	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	440b      	add	r3, r1
 8004744:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d108      	bne.n	8004760 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6818      	ldr	r0, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004758:	461a      	mov	r2, r3
 800475a:	2100      	movs	r1, #0
 800475c:	f003 fef0 	bl	8008540 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	b2db      	uxtb	r3, r3
 8004764:	4619      	mov	r1, r3
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f006 f9da 	bl	800ab20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3720      	adds	r7, #32
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	4f54300a 	.word	0x4f54300a
 800477c:	4f54310a 	.word	0x4f54310a

08004780 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	333c      	adds	r3, #60	@ 0x3c
 8004798:	3304      	adds	r3, #4
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	015a      	lsls	r2, r3, #5
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	4413      	add	r3, r2
 80047a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	4a15      	ldr	r2, [pc, #84]	@ (8004808 <PCD_EP_OutSetupPacket_int+0x88>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d90e      	bls.n	80047d4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d009      	beq.n	80047d4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	015a      	lsls	r2, r3, #5
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	4413      	add	r3, r2
 80047c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047cc:	461a      	mov	r2, r3
 80047ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047d2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f006 f991 	bl	800aafc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004808 <PCD_EP_OutSetupPacket_int+0x88>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d90c      	bls.n	80047fc <PCD_EP_OutSetupPacket_int+0x7c>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	799b      	ldrb	r3, [r3, #6]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d108      	bne.n	80047fc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6818      	ldr	r0, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047f4:	461a      	mov	r2, r3
 80047f6:	2101      	movs	r1, #1
 80047f8:	f003 fea2 	bl	8008540 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3718      	adds	r7, #24
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	4f54300a 	.word	0x4f54300a

0800480c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800480c:	b480      	push	{r7}
 800480e:	b085      	sub	sp, #20
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	460b      	mov	r3, r1
 8004816:	70fb      	strb	r3, [r7, #3]
 8004818:	4613      	mov	r3, r2
 800481a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004822:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004824:	78fb      	ldrb	r3, [r7, #3]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d107      	bne.n	800483a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800482a:	883b      	ldrh	r3, [r7, #0]
 800482c:	0419      	lsls	r1, r3, #16
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	430a      	orrs	r2, r1
 8004836:	629a      	str	r2, [r3, #40]	@ 0x28
 8004838:	e028      	b.n	800488c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004840:	0c1b      	lsrs	r3, r3, #16
 8004842:	68ba      	ldr	r2, [r7, #8]
 8004844:	4413      	add	r3, r2
 8004846:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004848:	2300      	movs	r3, #0
 800484a:	73fb      	strb	r3, [r7, #15]
 800484c:	e00d      	b.n	800486a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	7bfb      	ldrb	r3, [r7, #15]
 8004854:	3340      	adds	r3, #64	@ 0x40
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	4413      	add	r3, r2
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	0c1b      	lsrs	r3, r3, #16
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	4413      	add	r3, r2
 8004862:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004864:	7bfb      	ldrb	r3, [r7, #15]
 8004866:	3301      	adds	r3, #1
 8004868:	73fb      	strb	r3, [r7, #15]
 800486a:	7bfa      	ldrb	r2, [r7, #15]
 800486c:	78fb      	ldrb	r3, [r7, #3]
 800486e:	3b01      	subs	r3, #1
 8004870:	429a      	cmp	r2, r3
 8004872:	d3ec      	bcc.n	800484e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004874:	883b      	ldrh	r3, [r7, #0]
 8004876:	0418      	lsls	r0, r3, #16
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6819      	ldr	r1, [r3, #0]
 800487c:	78fb      	ldrb	r3, [r7, #3]
 800487e:	3b01      	subs	r3, #1
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	4302      	orrs	r2, r0
 8004884:	3340      	adds	r3, #64	@ 0x40
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	440b      	add	r3, r1
 800488a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3714      	adds	r7, #20
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr

0800489a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
 80048a2:	460b      	mov	r3, r1
 80048a4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	887a      	ldrh	r2, [r7, #2]
 80048ac:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80048ae:	2300      	movs	r3, #0
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr

080048bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80048bc:	b480      	push	{r7}
 80048be:	b083      	sub	sp, #12
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	460b      	mov	r3, r1
 80048c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d101      	bne.n	80048e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e267      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d075      	beq.n	80049de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048f2:	4b88      	ldr	r3, [pc, #544]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	f003 030c 	and.w	r3, r3, #12
 80048fa:	2b04      	cmp	r3, #4
 80048fc:	d00c      	beq.n	8004918 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048fe:	4b85      	ldr	r3, [pc, #532]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004906:	2b08      	cmp	r3, #8
 8004908:	d112      	bne.n	8004930 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800490a:	4b82      	ldr	r3, [pc, #520]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004912:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004916:	d10b      	bne.n	8004930 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004918:	4b7e      	ldr	r3, [pc, #504]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d05b      	beq.n	80049dc <HAL_RCC_OscConfig+0x108>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d157      	bne.n	80049dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e242      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004938:	d106      	bne.n	8004948 <HAL_RCC_OscConfig+0x74>
 800493a:	4b76      	ldr	r3, [pc, #472]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a75      	ldr	r2, [pc, #468]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	e01d      	b.n	8004984 <HAL_RCC_OscConfig+0xb0>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004950:	d10c      	bne.n	800496c <HAL_RCC_OscConfig+0x98>
 8004952:	4b70      	ldr	r3, [pc, #448]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a6f      	ldr	r2, [pc, #444]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004958:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800495c:	6013      	str	r3, [r2, #0]
 800495e:	4b6d      	ldr	r3, [pc, #436]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a6c      	ldr	r2, [pc, #432]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004964:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004968:	6013      	str	r3, [r2, #0]
 800496a:	e00b      	b.n	8004984 <HAL_RCC_OscConfig+0xb0>
 800496c:	4b69      	ldr	r3, [pc, #420]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a68      	ldr	r2, [pc, #416]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004972:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	4b66      	ldr	r3, [pc, #408]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a65      	ldr	r2, [pc, #404]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 800497e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004982:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d013      	beq.n	80049b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800498c:	f7fd fd26 	bl	80023dc <HAL_GetTick>
 8004990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004994:	f7fd fd22 	bl	80023dc <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b64      	cmp	r3, #100	@ 0x64
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e207      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049a6:	4b5b      	ldr	r3, [pc, #364]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0xc0>
 80049b2:	e014      	b.n	80049de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049b4:	f7fd fd12 	bl	80023dc <HAL_GetTick>
 80049b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ba:	e008      	b.n	80049ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049bc:	f7fd fd0e 	bl	80023dc <HAL_GetTick>
 80049c0:	4602      	mov	r2, r0
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	2b64      	cmp	r3, #100	@ 0x64
 80049c8:	d901      	bls.n	80049ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e1f3      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ce:	4b51      	ldr	r3, [pc, #324]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1f0      	bne.n	80049bc <HAL_RCC_OscConfig+0xe8>
 80049da:	e000      	b.n	80049de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d063      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049ea:	4b4a      	ldr	r3, [pc, #296]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 030c 	and.w	r3, r3, #12
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00b      	beq.n	8004a0e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049f6:	4b47      	ldr	r3, [pc, #284]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049fe:	2b08      	cmp	r3, #8
 8004a00:	d11c      	bne.n	8004a3c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004a02:	4b44      	ldr	r3, [pc, #272]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d116      	bne.n	8004a3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a0e:	4b41      	ldr	r3, [pc, #260]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d005      	beq.n	8004a26 <HAL_RCC_OscConfig+0x152>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d001      	beq.n	8004a26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e1c7      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a26:	4b3b      	ldr	r3, [pc, #236]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	4937      	ldr	r1, [pc, #220]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a3a:	e03a      	b.n	8004ab2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d020      	beq.n	8004a86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a44:	4b34      	ldr	r3, [pc, #208]	@ (8004b18 <HAL_RCC_OscConfig+0x244>)
 8004a46:	2201      	movs	r2, #1
 8004a48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4a:	f7fd fcc7 	bl	80023dc <HAL_GetTick>
 8004a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a50:	e008      	b.n	8004a64 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a52:	f7fd fcc3 	bl	80023dc <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d901      	bls.n	8004a64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e1a8      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a64:	4b2b      	ldr	r3, [pc, #172]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d0f0      	beq.n	8004a52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a70:	4b28      	ldr	r3, [pc, #160]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	00db      	lsls	r3, r3, #3
 8004a7e:	4925      	ldr	r1, [pc, #148]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004a80:	4313      	orrs	r3, r2
 8004a82:	600b      	str	r3, [r1, #0]
 8004a84:	e015      	b.n	8004ab2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a86:	4b24      	ldr	r3, [pc, #144]	@ (8004b18 <HAL_RCC_OscConfig+0x244>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8c:	f7fd fca6 	bl	80023dc <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a94:	f7fd fca2 	bl	80023dc <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e187      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004aa6:	4b1b      	ldr	r3, [pc, #108]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d036      	beq.n	8004b2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d016      	beq.n	8004af4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ac6:	4b15      	ldr	r3, [pc, #84]	@ (8004b1c <HAL_RCC_OscConfig+0x248>)
 8004ac8:	2201      	movs	r2, #1
 8004aca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004acc:	f7fd fc86 	bl	80023dc <HAL_GetTick>
 8004ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ad2:	e008      	b.n	8004ae6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ad4:	f7fd fc82 	bl	80023dc <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e167      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8004b14 <HAL_RCC_OscConfig+0x240>)
 8004ae8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aea:	f003 0302 	and.w	r3, r3, #2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d0f0      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x200>
 8004af2:	e01b      	b.n	8004b2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004af4:	4b09      	ldr	r3, [pc, #36]	@ (8004b1c <HAL_RCC_OscConfig+0x248>)
 8004af6:	2200      	movs	r2, #0
 8004af8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004afa:	f7fd fc6f 	bl	80023dc <HAL_GetTick>
 8004afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b00:	e00e      	b.n	8004b20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b02:	f7fd fc6b 	bl	80023dc <HAL_GetTick>
 8004b06:	4602      	mov	r2, r0
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	1ad3      	subs	r3, r2, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d907      	bls.n	8004b20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004b10:	2303      	movs	r3, #3
 8004b12:	e150      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
 8004b14:	40023800 	.word	0x40023800
 8004b18:	42470000 	.word	0x42470000
 8004b1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b20:	4b88      	ldr	r3, [pc, #544]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004b22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d1ea      	bne.n	8004b02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0304 	and.w	r3, r3, #4
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f000 8097 	beq.w	8004c68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b3e:	4b81      	ldr	r3, [pc, #516]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10f      	bne.n	8004b6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	60bb      	str	r3, [r7, #8]
 8004b4e:	4b7d      	ldr	r3, [pc, #500]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b52:	4a7c      	ldr	r2, [pc, #496]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b5a:	4b7a      	ldr	r3, [pc, #488]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b62:	60bb      	str	r3, [r7, #8]
 8004b64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b66:	2301      	movs	r3, #1
 8004b68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b6a:	4b77      	ldr	r3, [pc, #476]	@ (8004d48 <HAL_RCC_OscConfig+0x474>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d118      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b76:	4b74      	ldr	r3, [pc, #464]	@ (8004d48 <HAL_RCC_OscConfig+0x474>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a73      	ldr	r2, [pc, #460]	@ (8004d48 <HAL_RCC_OscConfig+0x474>)
 8004b7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b82:	f7fd fc2b 	bl	80023dc <HAL_GetTick>
 8004b86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b88:	e008      	b.n	8004b9c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b8a:	f7fd fc27 	bl	80023dc <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d901      	bls.n	8004b9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e10c      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b9c:	4b6a      	ldr	r3, [pc, #424]	@ (8004d48 <HAL_RCC_OscConfig+0x474>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d0f0      	beq.n	8004b8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d106      	bne.n	8004bbe <HAL_RCC_OscConfig+0x2ea>
 8004bb0:	4b64      	ldr	r3, [pc, #400]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb4:	4a63      	ldr	r2, [pc, #396]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004bb6:	f043 0301 	orr.w	r3, r3, #1
 8004bba:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bbc:	e01c      	b.n	8004bf8 <HAL_RCC_OscConfig+0x324>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	2b05      	cmp	r3, #5
 8004bc4:	d10c      	bne.n	8004be0 <HAL_RCC_OscConfig+0x30c>
 8004bc6:	4b5f      	ldr	r3, [pc, #380]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bca:	4a5e      	ldr	r2, [pc, #376]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004bcc:	f043 0304 	orr.w	r3, r3, #4
 8004bd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bd2:	4b5c      	ldr	r3, [pc, #368]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd6:	4a5b      	ldr	r2, [pc, #364]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004bd8:	f043 0301 	orr.w	r3, r3, #1
 8004bdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bde:	e00b      	b.n	8004bf8 <HAL_RCC_OscConfig+0x324>
 8004be0:	4b58      	ldr	r3, [pc, #352]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be4:	4a57      	ldr	r2, [pc, #348]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004be6:	f023 0301 	bic.w	r3, r3, #1
 8004bea:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bec:	4b55      	ldr	r3, [pc, #340]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf0:	4a54      	ldr	r2, [pc, #336]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004bf2:	f023 0304 	bic.w	r3, r3, #4
 8004bf6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d015      	beq.n	8004c2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c00:	f7fd fbec 	bl	80023dc <HAL_GetTick>
 8004c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c06:	e00a      	b.n	8004c1e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c08:	f7fd fbe8 	bl	80023dc <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d901      	bls.n	8004c1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e0cb      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c1e:	4b49      	ldr	r3, [pc, #292]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d0ee      	beq.n	8004c08 <HAL_RCC_OscConfig+0x334>
 8004c2a:	e014      	b.n	8004c56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c2c:	f7fd fbd6 	bl	80023dc <HAL_GetTick>
 8004c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c32:	e00a      	b.n	8004c4a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c34:	f7fd fbd2 	bl	80023dc <HAL_GetTick>
 8004c38:	4602      	mov	r2, r0
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e0b5      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c4a:	4b3e      	ldr	r3, [pc, #248]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c4e:	f003 0302 	and.w	r3, r3, #2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1ee      	bne.n	8004c34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c56:	7dfb      	ldrb	r3, [r7, #23]
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d105      	bne.n	8004c68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c5c:	4b39      	ldr	r3, [pc, #228]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c60:	4a38      	ldr	r2, [pc, #224]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004c62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	f000 80a1 	beq.w	8004db4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c72:	4b34      	ldr	r3, [pc, #208]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f003 030c 	and.w	r3, r3, #12
 8004c7a:	2b08      	cmp	r3, #8
 8004c7c:	d05c      	beq.n	8004d38 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d141      	bne.n	8004d0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c86:	4b31      	ldr	r3, [pc, #196]	@ (8004d4c <HAL_RCC_OscConfig+0x478>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c8c:	f7fd fba6 	bl	80023dc <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c94:	f7fd fba2 	bl	80023dc <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e087      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ca6:	4b27      	ldr	r3, [pc, #156]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1f0      	bne.n	8004c94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	69da      	ldr	r2, [r3, #28]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc0:	019b      	lsls	r3, r3, #6
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc8:	085b      	lsrs	r3, r3, #1
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	041b      	lsls	r3, r3, #16
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd4:	061b      	lsls	r3, r3, #24
 8004cd6:	491b      	ldr	r1, [pc, #108]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8004d4c <HAL_RCC_OscConfig+0x478>)
 8004cde:	2201      	movs	r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce2:	f7fd fb7b 	bl	80023dc <HAL_GetTick>
 8004ce6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ce8:	e008      	b.n	8004cfc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cea:	f7fd fb77 	bl	80023dc <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d901      	bls.n	8004cfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e05c      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cfc:	4b11      	ldr	r3, [pc, #68]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0f0      	beq.n	8004cea <HAL_RCC_OscConfig+0x416>
 8004d08:	e054      	b.n	8004db4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d0a:	4b10      	ldr	r3, [pc, #64]	@ (8004d4c <HAL_RCC_OscConfig+0x478>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d10:	f7fd fb64 	bl	80023dc <HAL_GetTick>
 8004d14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d16:	e008      	b.n	8004d2a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d18:	f7fd fb60 	bl	80023dc <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d901      	bls.n	8004d2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e045      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d2a:	4b06      	ldr	r3, [pc, #24]	@ (8004d44 <HAL_RCC_OscConfig+0x470>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1f0      	bne.n	8004d18 <HAL_RCC_OscConfig+0x444>
 8004d36:	e03d      	b.n	8004db4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d107      	bne.n	8004d50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e038      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
 8004d44:	40023800 	.word	0x40023800
 8004d48:	40007000 	.word	0x40007000
 8004d4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d50:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc0 <HAL_RCC_OscConfig+0x4ec>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	699b      	ldr	r3, [r3, #24]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d028      	beq.n	8004db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d121      	bne.n	8004db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d11a      	bne.n	8004db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d80:	4013      	ands	r3, r2
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d111      	bne.n	8004db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d96:	085b      	lsrs	r3, r3, #1
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d107      	bne.n	8004db0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004daa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d001      	beq.n	8004db4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e000      	b.n	8004db6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40023800 	.word	0x40023800

08004dc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d101      	bne.n	8004dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e0cc      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dd8:	4b68      	ldr	r3, [pc, #416]	@ (8004f7c <HAL_RCC_ClockConfig+0x1b8>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0307 	and.w	r3, r3, #7
 8004de0:	683a      	ldr	r2, [r7, #0]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d90c      	bls.n	8004e00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004de6:	4b65      	ldr	r3, [pc, #404]	@ (8004f7c <HAL_RCC_ClockConfig+0x1b8>)
 8004de8:	683a      	ldr	r2, [r7, #0]
 8004dea:	b2d2      	uxtb	r2, r2
 8004dec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dee:	4b63      	ldr	r3, [pc, #396]	@ (8004f7c <HAL_RCC_ClockConfig+0x1b8>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d001      	beq.n	8004e00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e0b8      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d020      	beq.n	8004e4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0304 	and.w	r3, r3, #4
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d005      	beq.n	8004e24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e18:	4b59      	ldr	r3, [pc, #356]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	4a58      	ldr	r2, [pc, #352]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d005      	beq.n	8004e3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e30:	4b53      	ldr	r3, [pc, #332]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	4a52      	ldr	r2, [pc, #328]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004e36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e3c:	4b50      	ldr	r3, [pc, #320]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	494d      	ldr	r1, [pc, #308]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d044      	beq.n	8004ee4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d107      	bne.n	8004e72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e62:	4b47      	ldr	r3, [pc, #284]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d119      	bne.n	8004ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e07f      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d003      	beq.n	8004e82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e7e:	2b03      	cmp	r3, #3
 8004e80:	d107      	bne.n	8004e92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e82:	4b3f      	ldr	r3, [pc, #252]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d109      	bne.n	8004ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e06f      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e92:	4b3b      	ldr	r3, [pc, #236]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f003 0302 	and.w	r3, r3, #2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e067      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ea2:	4b37      	ldr	r3, [pc, #220]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f023 0203 	bic.w	r2, r3, #3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	4934      	ldr	r1, [pc, #208]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004eb4:	f7fd fa92 	bl	80023dc <HAL_GetTick>
 8004eb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eba:	e00a      	b.n	8004ed2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ebc:	f7fd fa8e 	bl	80023dc <HAL_GetTick>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	1ad3      	subs	r3, r2, r3
 8004ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d901      	bls.n	8004ed2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e04f      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ed2:	4b2b      	ldr	r3, [pc, #172]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f003 020c 	and.w	r2, r3, #12
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d1eb      	bne.n	8004ebc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ee4:	4b25      	ldr	r3, [pc, #148]	@ (8004f7c <HAL_RCC_ClockConfig+0x1b8>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0307 	and.w	r3, r3, #7
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d20c      	bcs.n	8004f0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ef2:	4b22      	ldr	r3, [pc, #136]	@ (8004f7c <HAL_RCC_ClockConfig+0x1b8>)
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	b2d2      	uxtb	r2, r2
 8004ef8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004efa:	4b20      	ldr	r3, [pc, #128]	@ (8004f7c <HAL_RCC_ClockConfig+0x1b8>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0307 	and.w	r3, r3, #7
 8004f02:	683a      	ldr	r2, [r7, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d001      	beq.n	8004f0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e032      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0304 	and.w	r3, r3, #4
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d008      	beq.n	8004f2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f18:	4b19      	ldr	r3, [pc, #100]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	4916      	ldr	r1, [pc, #88]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d009      	beq.n	8004f4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f36:	4b12      	ldr	r3, [pc, #72]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	490e      	ldr	r1, [pc, #56]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f4a:	f000 f821 	bl	8004f90 <HAL_RCC_GetSysClockFreq>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	4b0b      	ldr	r3, [pc, #44]	@ (8004f80 <HAL_RCC_ClockConfig+0x1bc>)
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	091b      	lsrs	r3, r3, #4
 8004f56:	f003 030f 	and.w	r3, r3, #15
 8004f5a:	490a      	ldr	r1, [pc, #40]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c0>)
 8004f5c:	5ccb      	ldrb	r3, [r1, r3]
 8004f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f62:	4a09      	ldr	r2, [pc, #36]	@ (8004f88 <HAL_RCC_ClockConfig+0x1c4>)
 8004f64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f66:	4b09      	ldr	r3, [pc, #36]	@ (8004f8c <HAL_RCC_ClockConfig+0x1c8>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7fd f9f2 	bl	8002354 <HAL_InitTick>

  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	40023c00 	.word	0x40023c00
 8004f80:	40023800 	.word	0x40023800
 8004f84:	0800bc50 	.word	0x0800bc50
 8004f88:	20000000 	.word	0x20000000
 8004f8c:	20000004 	.word	0x20000004

08004f90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f94:	b094      	sub	sp, #80	@ 0x50
 8004f96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fa8:	4b79      	ldr	r3, [pc, #484]	@ (8005190 <HAL_RCC_GetSysClockFreq+0x200>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	f003 030c 	and.w	r3, r3, #12
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d00d      	beq.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x40>
 8004fb4:	2b08      	cmp	r3, #8
 8004fb6:	f200 80e1 	bhi.w	800517c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d002      	beq.n	8004fc4 <HAL_RCC_GetSysClockFreq+0x34>
 8004fbe:	2b04      	cmp	r3, #4
 8004fc0:	d003      	beq.n	8004fca <HAL_RCC_GetSysClockFreq+0x3a>
 8004fc2:	e0db      	b.n	800517c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004fc4:	4b73      	ldr	r3, [pc, #460]	@ (8005194 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fc8:	e0db      	b.n	8005182 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004fca:	4b73      	ldr	r3, [pc, #460]	@ (8005198 <HAL_RCC_GetSysClockFreq+0x208>)
 8004fcc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fce:	e0d8      	b.n	8005182 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004fd0:	4b6f      	ldr	r3, [pc, #444]	@ (8005190 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004fd8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004fda:	4b6d      	ldr	r3, [pc, #436]	@ (8005190 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d063      	beq.n	80050ae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fe6:	4b6a      	ldr	r3, [pc, #424]	@ (8005190 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	099b      	lsrs	r3, r3, #6
 8004fec:	2200      	movs	r2, #0
 8004fee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004ff0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ff8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ffe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005002:	4622      	mov	r2, r4
 8005004:	462b      	mov	r3, r5
 8005006:	f04f 0000 	mov.w	r0, #0
 800500a:	f04f 0100 	mov.w	r1, #0
 800500e:	0159      	lsls	r1, r3, #5
 8005010:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005014:	0150      	lsls	r0, r2, #5
 8005016:	4602      	mov	r2, r0
 8005018:	460b      	mov	r3, r1
 800501a:	4621      	mov	r1, r4
 800501c:	1a51      	subs	r1, r2, r1
 800501e:	6139      	str	r1, [r7, #16]
 8005020:	4629      	mov	r1, r5
 8005022:	eb63 0301 	sbc.w	r3, r3, r1
 8005026:	617b      	str	r3, [r7, #20]
 8005028:	f04f 0200 	mov.w	r2, #0
 800502c:	f04f 0300 	mov.w	r3, #0
 8005030:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005034:	4659      	mov	r1, fp
 8005036:	018b      	lsls	r3, r1, #6
 8005038:	4651      	mov	r1, sl
 800503a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800503e:	4651      	mov	r1, sl
 8005040:	018a      	lsls	r2, r1, #6
 8005042:	4651      	mov	r1, sl
 8005044:	ebb2 0801 	subs.w	r8, r2, r1
 8005048:	4659      	mov	r1, fp
 800504a:	eb63 0901 	sbc.w	r9, r3, r1
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	f04f 0300 	mov.w	r3, #0
 8005056:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800505a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800505e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005062:	4690      	mov	r8, r2
 8005064:	4699      	mov	r9, r3
 8005066:	4623      	mov	r3, r4
 8005068:	eb18 0303 	adds.w	r3, r8, r3
 800506c:	60bb      	str	r3, [r7, #8]
 800506e:	462b      	mov	r3, r5
 8005070:	eb49 0303 	adc.w	r3, r9, r3
 8005074:	60fb      	str	r3, [r7, #12]
 8005076:	f04f 0200 	mov.w	r2, #0
 800507a:	f04f 0300 	mov.w	r3, #0
 800507e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005082:	4629      	mov	r1, r5
 8005084:	024b      	lsls	r3, r1, #9
 8005086:	4621      	mov	r1, r4
 8005088:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800508c:	4621      	mov	r1, r4
 800508e:	024a      	lsls	r2, r1, #9
 8005090:	4610      	mov	r0, r2
 8005092:	4619      	mov	r1, r3
 8005094:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005096:	2200      	movs	r2, #0
 8005098:	62bb      	str	r3, [r7, #40]	@ 0x28
 800509a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800509c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80050a0:	f7fb f8ee 	bl	8000280 <__aeabi_uldivmod>
 80050a4:	4602      	mov	r2, r0
 80050a6:	460b      	mov	r3, r1
 80050a8:	4613      	mov	r3, r2
 80050aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050ac:	e058      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050ae:	4b38      	ldr	r3, [pc, #224]	@ (8005190 <HAL_RCC_GetSysClockFreq+0x200>)
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	099b      	lsrs	r3, r3, #6
 80050b4:	2200      	movs	r2, #0
 80050b6:	4618      	mov	r0, r3
 80050b8:	4611      	mov	r1, r2
 80050ba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80050be:	623b      	str	r3, [r7, #32]
 80050c0:	2300      	movs	r3, #0
 80050c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80050c4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80050c8:	4642      	mov	r2, r8
 80050ca:	464b      	mov	r3, r9
 80050cc:	f04f 0000 	mov.w	r0, #0
 80050d0:	f04f 0100 	mov.w	r1, #0
 80050d4:	0159      	lsls	r1, r3, #5
 80050d6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80050da:	0150      	lsls	r0, r2, #5
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	4641      	mov	r1, r8
 80050e2:	ebb2 0a01 	subs.w	sl, r2, r1
 80050e6:	4649      	mov	r1, r9
 80050e8:	eb63 0b01 	sbc.w	fp, r3, r1
 80050ec:	f04f 0200 	mov.w	r2, #0
 80050f0:	f04f 0300 	mov.w	r3, #0
 80050f4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80050f8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80050fc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005100:	ebb2 040a 	subs.w	r4, r2, sl
 8005104:	eb63 050b 	sbc.w	r5, r3, fp
 8005108:	f04f 0200 	mov.w	r2, #0
 800510c:	f04f 0300 	mov.w	r3, #0
 8005110:	00eb      	lsls	r3, r5, #3
 8005112:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005116:	00e2      	lsls	r2, r4, #3
 8005118:	4614      	mov	r4, r2
 800511a:	461d      	mov	r5, r3
 800511c:	4643      	mov	r3, r8
 800511e:	18e3      	adds	r3, r4, r3
 8005120:	603b      	str	r3, [r7, #0]
 8005122:	464b      	mov	r3, r9
 8005124:	eb45 0303 	adc.w	r3, r5, r3
 8005128:	607b      	str	r3, [r7, #4]
 800512a:	f04f 0200 	mov.w	r2, #0
 800512e:	f04f 0300 	mov.w	r3, #0
 8005132:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005136:	4629      	mov	r1, r5
 8005138:	028b      	lsls	r3, r1, #10
 800513a:	4621      	mov	r1, r4
 800513c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005140:	4621      	mov	r1, r4
 8005142:	028a      	lsls	r2, r1, #10
 8005144:	4610      	mov	r0, r2
 8005146:	4619      	mov	r1, r3
 8005148:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800514a:	2200      	movs	r2, #0
 800514c:	61bb      	str	r3, [r7, #24]
 800514e:	61fa      	str	r2, [r7, #28]
 8005150:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005154:	f7fb f894 	bl	8000280 <__aeabi_uldivmod>
 8005158:	4602      	mov	r2, r0
 800515a:	460b      	mov	r3, r1
 800515c:	4613      	mov	r3, r2
 800515e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005160:	4b0b      	ldr	r3, [pc, #44]	@ (8005190 <HAL_RCC_GetSysClockFreq+0x200>)
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	0c1b      	lsrs	r3, r3, #16
 8005166:	f003 0303 	and.w	r3, r3, #3
 800516a:	3301      	adds	r3, #1
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005170:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005172:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005174:	fbb2 f3f3 	udiv	r3, r2, r3
 8005178:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800517a:	e002      	b.n	8005182 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800517c:	4b05      	ldr	r3, [pc, #20]	@ (8005194 <HAL_RCC_GetSysClockFreq+0x204>)
 800517e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005180:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005182:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005184:	4618      	mov	r0, r3
 8005186:	3750      	adds	r7, #80	@ 0x50
 8005188:	46bd      	mov	sp, r7
 800518a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800518e:	bf00      	nop
 8005190:	40023800 	.word	0x40023800
 8005194:	00f42400 	.word	0x00f42400
 8005198:	007a1200 	.word	0x007a1200

0800519c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051a0:	4b03      	ldr	r3, [pc, #12]	@ (80051b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80051a2:	681b      	ldr	r3, [r3, #0]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	20000000 	.word	0x20000000

080051b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80051b8:	f7ff fff0 	bl	800519c <HAL_RCC_GetHCLKFreq>
 80051bc:	4602      	mov	r2, r0
 80051be:	4b05      	ldr	r3, [pc, #20]	@ (80051d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	0a9b      	lsrs	r3, r3, #10
 80051c4:	f003 0307 	and.w	r3, r3, #7
 80051c8:	4903      	ldr	r1, [pc, #12]	@ (80051d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051ca:	5ccb      	ldrb	r3, [r1, r3]
 80051cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	40023800 	.word	0x40023800
 80051d8:	0800bc60 	.word	0x0800bc60

080051dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80051e0:	f7ff ffdc 	bl	800519c <HAL_RCC_GetHCLKFreq>
 80051e4:	4602      	mov	r2, r0
 80051e6:	4b05      	ldr	r3, [pc, #20]	@ (80051fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	0b5b      	lsrs	r3, r3, #13
 80051ec:	f003 0307 	and.w	r3, r3, #7
 80051f0:	4903      	ldr	r1, [pc, #12]	@ (8005200 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051f2:	5ccb      	ldrb	r3, [r1, r3]
 80051f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	40023800 	.word	0x40023800
 8005200:	0800bc60 	.word	0x0800bc60

08005204 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b086      	sub	sp, #24
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800520c:	2300      	movs	r3, #0
 800520e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0301 	and.w	r3, r3, #1
 800521c:	2b00      	cmp	r3, #0
 800521e:	d105      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005228:	2b00      	cmp	r3, #0
 800522a:	d035      	beq.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800522c:	4b62      	ldr	r3, [pc, #392]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800522e:	2200      	movs	r2, #0
 8005230:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005232:	f7fd f8d3 	bl	80023dc <HAL_GetTick>
 8005236:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005238:	e008      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800523a:	f7fd f8cf 	bl	80023dc <HAL_GetTick>
 800523e:	4602      	mov	r2, r0
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	2b02      	cmp	r3, #2
 8005246:	d901      	bls.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e0b0      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800524c:	4b5b      	ldr	r3, [pc, #364]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1f0      	bne.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	019a      	lsls	r2, r3, #6
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	071b      	lsls	r3, r3, #28
 8005264:	4955      	ldr	r1, [pc, #340]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005266:	4313      	orrs	r3, r2
 8005268:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800526c:	4b52      	ldr	r3, [pc, #328]	@ (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800526e:	2201      	movs	r2, #1
 8005270:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005272:	f7fd f8b3 	bl	80023dc <HAL_GetTick>
 8005276:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005278:	e008      	b.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800527a:	f7fd f8af 	bl	80023dc <HAL_GetTick>
 800527e:	4602      	mov	r2, r0
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	2b02      	cmp	r3, #2
 8005286:	d901      	bls.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005288:	2303      	movs	r3, #3
 800528a:	e090      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800528c:	4b4b      	ldr	r3, [pc, #300]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0f0      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 8083 	beq.w	80053ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80052a6:	2300      	movs	r3, #0
 80052a8:	60fb      	str	r3, [r7, #12]
 80052aa:	4b44      	ldr	r3, [pc, #272]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ae:	4a43      	ldr	r2, [pc, #268]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80052b6:	4b41      	ldr	r3, [pc, #260]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052be:	60fb      	str	r3, [r7, #12]
 80052c0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80052c2:	4b3f      	ldr	r3, [pc, #252]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a3e      	ldr	r2, [pc, #248]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052cc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80052ce:	f7fd f885 	bl	80023dc <HAL_GetTick>
 80052d2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80052d4:	e008      	b.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052d6:	f7fd f881 	bl	80023dc <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d901      	bls.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	e062      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80052e8:	4b35      	ldr	r3, [pc, #212]	@ (80053c0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d0f0      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052f4:	4b31      	ldr	r3, [pc, #196]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052fc:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d02f      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	429a      	cmp	r2, r3
 8005310:	d028      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005312:	4b2a      	ldr	r3, [pc, #168]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005316:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800531a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800531c:	4b29      	ldr	r3, [pc, #164]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800531e:	2201      	movs	r2, #1
 8005320:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005322:	4b28      	ldr	r3, [pc, #160]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005324:	2200      	movs	r2, #0
 8005326:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005328:	4a24      	ldr	r2, [pc, #144]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800532e:	4b23      	ldr	r3, [pc, #140]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005332:	f003 0301 	and.w	r3, r3, #1
 8005336:	2b01      	cmp	r3, #1
 8005338:	d114      	bne.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800533a:	f7fd f84f 	bl	80023dc <HAL_GetTick>
 800533e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005340:	e00a      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005342:	f7fd f84b 	bl	80023dc <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005350:	4293      	cmp	r3, r2
 8005352:	d901      	bls.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005354:	2303      	movs	r3, #3
 8005356:	e02a      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005358:	4b18      	ldr	r3, [pc, #96]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800535a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800535c:	f003 0302 	and.w	r3, r3, #2
 8005360:	2b00      	cmp	r3, #0
 8005362:	d0ee      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800536c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005370:	d10d      	bne.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005372:	4b12      	ldr	r3, [pc, #72]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005382:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005386:	490d      	ldr	r1, [pc, #52]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005388:	4313      	orrs	r3, r2
 800538a:	608b      	str	r3, [r1, #8]
 800538c:	e005      	b.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800538e:	4b0b      	ldr	r3, [pc, #44]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005390:	689b      	ldr	r3, [r3, #8]
 8005392:	4a0a      	ldr	r2, [pc, #40]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005394:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005398:	6093      	str	r3, [r2, #8]
 800539a:	4b08      	ldr	r3, [pc, #32]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800539c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053a6:	4905      	ldr	r1, [pc, #20]	@ (80053bc <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80053a8:	4313      	orrs	r3, r2
 80053aa:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3718      	adds	r7, #24
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	42470068 	.word	0x42470068
 80053bc:	40023800 	.word	0x40023800
 80053c0:	40007000 	.word	0x40007000
 80053c4:	42470e40 	.word	0x42470e40

080053c8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b087      	sub	sp, #28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80053d0:	2300      	movs	r3, #0
 80053d2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80053d4:	2300      	movs	r3, #0
 80053d6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80053d8:	2300      	movs	r3, #0
 80053da:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80053dc:	2300      	movs	r3, #0
 80053de:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d13f      	bne.n	8005466 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80053e6:	4b24      	ldr	r3, [pc, #144]	@ (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053ee:	60fb      	str	r3, [r7, #12]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d006      	beq.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053fc:	d12f      	bne.n	800545e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80053fe:	4b1f      	ldr	r3, [pc, #124]	@ (800547c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005400:	617b      	str	r3, [r7, #20]
          break;
 8005402:	e02f      	b.n	8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005404:	4b1c      	ldr	r3, [pc, #112]	@ (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800540c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005410:	d108      	bne.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005412:	4b19      	ldr	r3, [pc, #100]	@ (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800541a:	4a19      	ldr	r2, [pc, #100]	@ (8005480 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800541c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005420:	613b      	str	r3, [r7, #16]
 8005422:	e007      	b.n	8005434 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005424:	4b14      	ldr	r3, [pc, #80]	@ (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800542c:	4a15      	ldr	r2, [pc, #84]	@ (8005484 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800542e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005432:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005434:	4b10      	ldr	r3, [pc, #64]	@ (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005436:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800543a:	099b      	lsrs	r3, r3, #6
 800543c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	fb02 f303 	mul.w	r3, r2, r3
 8005446:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005448:	4b0b      	ldr	r3, [pc, #44]	@ (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800544a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800544e:	0f1b      	lsrs	r3, r3, #28
 8005450:	f003 0307 	and.w	r3, r3, #7
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	fbb2 f3f3 	udiv	r3, r2, r3
 800545a:	617b      	str	r3, [r7, #20]
          break;
 800545c:	e002      	b.n	8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800545e:	2300      	movs	r3, #0
 8005460:	617b      	str	r3, [r7, #20]
          break;
 8005462:	bf00      	nop
        }
      }
      break;
 8005464:	e000      	b.n	8005468 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005466:	bf00      	nop
    }
  }
  return frequency;
 8005468:	697b      	ldr	r3, [r7, #20]
}
 800546a:	4618      	mov	r0, r3
 800546c:	371c      	adds	r7, #28
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	40023800 	.word	0x40023800
 800547c:	00bb8000 	.word	0x00bb8000
 8005480:	007a1200 	.word	0x007a1200
 8005484:	00f42400 	.word	0x00f42400

08005488 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e07b      	b.n	8005592 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d108      	bne.n	80054b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054aa:	d009      	beq.n	80054c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	61da      	str	r2, [r3, #28]
 80054b2:	e005      	b.n	80054c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d106      	bne.n	80054e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f7fc fd36 	bl	8001f4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2202      	movs	r2, #2
 80054e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005508:	431a      	orrs	r2, r3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005512:	431a      	orrs	r2, r3
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	431a      	orrs	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	431a      	orrs	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005530:	431a      	orrs	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800553a:	431a      	orrs	r2, r3
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005544:	ea42 0103 	orr.w	r1, r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	0c1b      	lsrs	r3, r3, #16
 800555e:	f003 0104 	and.w	r1, r3, #4
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005566:	f003 0210 	and.w	r2, r3, #16
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	69da      	ldr	r2, [r3, #28]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005580:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800559a:	b580      	push	{r7, lr}
 800559c:	b082      	sub	sp, #8
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d101      	bne.n	80055ac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e041      	b.n	8005630 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d106      	bne.n	80055c6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f7fc fd89 	bl	80020d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2202      	movs	r2, #2
 80055ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	3304      	adds	r3, #4
 80055d6:	4619      	mov	r1, r3
 80055d8:	4610      	mov	r0, r2
 80055da:	f000 fa11 	bl	8005a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2201      	movs	r2, #1
 8005602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2201      	movs	r2, #1
 8005612:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3708      	adds	r7, #8
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b082      	sub	sp, #8
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e041      	b.n	80056ce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	d106      	bne.n	8005664 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f839 	bl	80056d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2202      	movs	r2, #2
 8005668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3304      	adds	r3, #4
 8005674:	4619      	mov	r1, r3
 8005676:	4610      	mov	r0, r2
 8005678:	f000 f9c2 	bl	8005a00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3708      	adds	r7, #8
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80056d6:	b480      	push	{r7}
 80056d8:	b083      	sub	sp, #12
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80056de:	bf00      	nop
 80056e0:	370c      	adds	r7, #12
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr
	...

080056ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d109      	bne.n	8005710 <HAL_TIM_PWM_Start+0x24>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b01      	cmp	r3, #1
 8005706:	bf14      	ite	ne
 8005708:	2301      	movne	r3, #1
 800570a:	2300      	moveq	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	e022      	b.n	8005756 <HAL_TIM_PWM_Start+0x6a>
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	2b04      	cmp	r3, #4
 8005714:	d109      	bne.n	800572a <HAL_TIM_PWM_Start+0x3e>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800571c:	b2db      	uxtb	r3, r3
 800571e:	2b01      	cmp	r3, #1
 8005720:	bf14      	ite	ne
 8005722:	2301      	movne	r3, #1
 8005724:	2300      	moveq	r3, #0
 8005726:	b2db      	uxtb	r3, r3
 8005728:	e015      	b.n	8005756 <HAL_TIM_PWM_Start+0x6a>
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	2b08      	cmp	r3, #8
 800572e:	d109      	bne.n	8005744 <HAL_TIM_PWM_Start+0x58>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b01      	cmp	r3, #1
 800573a:	bf14      	ite	ne
 800573c:	2301      	movne	r3, #1
 800573e:	2300      	moveq	r3, #0
 8005740:	b2db      	uxtb	r3, r3
 8005742:	e008      	b.n	8005756 <HAL_TIM_PWM_Start+0x6a>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b01      	cmp	r3, #1
 800574e:	bf14      	ite	ne
 8005750:	2301      	movne	r3, #1
 8005752:	2300      	moveq	r3, #0
 8005754:	b2db      	uxtb	r3, r3
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e07c      	b.n	8005858 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d104      	bne.n	800576e <HAL_TIM_PWM_Start+0x82>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800576c:	e013      	b.n	8005796 <HAL_TIM_PWM_Start+0xaa>
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	2b04      	cmp	r3, #4
 8005772:	d104      	bne.n	800577e <HAL_TIM_PWM_Start+0x92>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800577c:	e00b      	b.n	8005796 <HAL_TIM_PWM_Start+0xaa>
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	2b08      	cmp	r3, #8
 8005782:	d104      	bne.n	800578e <HAL_TIM_PWM_Start+0xa2>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2202      	movs	r2, #2
 8005788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800578c:	e003      	b.n	8005796 <HAL_TIM_PWM_Start+0xaa>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2202      	movs	r2, #2
 8005792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	2201      	movs	r2, #1
 800579c:	6839      	ldr	r1, [r7, #0]
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 fb84 	bl	8005eac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a2d      	ldr	r2, [pc, #180]	@ (8005860 <HAL_TIM_PWM_Start+0x174>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d004      	beq.n	80057b8 <HAL_TIM_PWM_Start+0xcc>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a2c      	ldr	r2, [pc, #176]	@ (8005864 <HAL_TIM_PWM_Start+0x178>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d101      	bne.n	80057bc <HAL_TIM_PWM_Start+0xd0>
 80057b8:	2301      	movs	r3, #1
 80057ba:	e000      	b.n	80057be <HAL_TIM_PWM_Start+0xd2>
 80057bc:	2300      	movs	r3, #0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d007      	beq.n	80057d2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80057d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a22      	ldr	r2, [pc, #136]	@ (8005860 <HAL_TIM_PWM_Start+0x174>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d022      	beq.n	8005822 <HAL_TIM_PWM_Start+0x136>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057e4:	d01d      	beq.n	8005822 <HAL_TIM_PWM_Start+0x136>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a1f      	ldr	r2, [pc, #124]	@ (8005868 <HAL_TIM_PWM_Start+0x17c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d018      	beq.n	8005822 <HAL_TIM_PWM_Start+0x136>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a1d      	ldr	r2, [pc, #116]	@ (800586c <HAL_TIM_PWM_Start+0x180>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d013      	beq.n	8005822 <HAL_TIM_PWM_Start+0x136>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a1c      	ldr	r2, [pc, #112]	@ (8005870 <HAL_TIM_PWM_Start+0x184>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d00e      	beq.n	8005822 <HAL_TIM_PWM_Start+0x136>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a16      	ldr	r2, [pc, #88]	@ (8005864 <HAL_TIM_PWM_Start+0x178>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d009      	beq.n	8005822 <HAL_TIM_PWM_Start+0x136>
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a18      	ldr	r2, [pc, #96]	@ (8005874 <HAL_TIM_PWM_Start+0x188>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d004      	beq.n	8005822 <HAL_TIM_PWM_Start+0x136>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4a16      	ldr	r2, [pc, #88]	@ (8005878 <HAL_TIM_PWM_Start+0x18c>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d111      	bne.n	8005846 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 0307 	and.w	r3, r3, #7
 800582c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2b06      	cmp	r3, #6
 8005832:	d010      	beq.n	8005856 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f042 0201 	orr.w	r2, r2, #1
 8005842:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005844:	e007      	b.n	8005856 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f042 0201 	orr.w	r2, r2, #1
 8005854:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005856:	2300      	movs	r3, #0
}
 8005858:	4618      	mov	r0, r3
 800585a:	3710      	adds	r7, #16
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	40010000 	.word	0x40010000
 8005864:	40010400 	.word	0x40010400
 8005868:	40000400 	.word	0x40000400
 800586c:	40000800 	.word	0x40000800
 8005870:	40000c00 	.word	0x40000c00
 8005874:	40014000 	.word	0x40014000
 8005878:	40001800 	.word	0x40001800

0800587c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b086      	sub	sp, #24
 8005880:	af00      	add	r7, sp, #0
 8005882:	60f8      	str	r0, [r7, #12]
 8005884:	60b9      	str	r1, [r7, #8]
 8005886:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005888:	2300      	movs	r3, #0
 800588a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005892:	2b01      	cmp	r3, #1
 8005894:	d101      	bne.n	800589a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005896:	2302      	movs	r3, #2
 8005898:	e0ae      	b.n	80059f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2201      	movs	r2, #1
 800589e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2b0c      	cmp	r3, #12
 80058a6:	f200 809f 	bhi.w	80059e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80058aa:	a201      	add	r2, pc, #4	@ (adr r2, 80058b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b0:	080058e5 	.word	0x080058e5
 80058b4:	080059e9 	.word	0x080059e9
 80058b8:	080059e9 	.word	0x080059e9
 80058bc:	080059e9 	.word	0x080059e9
 80058c0:	08005925 	.word	0x08005925
 80058c4:	080059e9 	.word	0x080059e9
 80058c8:	080059e9 	.word	0x080059e9
 80058cc:	080059e9 	.word	0x080059e9
 80058d0:	08005967 	.word	0x08005967
 80058d4:	080059e9 	.word	0x080059e9
 80058d8:	080059e9 	.word	0x080059e9
 80058dc:	080059e9 	.word	0x080059e9
 80058e0:	080059a7 	.word	0x080059a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 f92e 	bl	8005b4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	699a      	ldr	r2, [r3, #24]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f042 0208 	orr.w	r2, r2, #8
 80058fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	699a      	ldr	r2, [r3, #24]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f022 0204 	bic.w	r2, r2, #4
 800590e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6999      	ldr	r1, [r3, #24]
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	691a      	ldr	r2, [r3, #16]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	430a      	orrs	r2, r1
 8005920:	619a      	str	r2, [r3, #24]
      break;
 8005922:	e064      	b.n	80059ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68b9      	ldr	r1, [r7, #8]
 800592a:	4618      	mov	r0, r3
 800592c:	f000 f97e 	bl	8005c2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	699a      	ldr	r2, [r3, #24]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800593e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	699a      	ldr	r2, [r3, #24]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800594e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	6999      	ldr	r1, [r3, #24]
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	691b      	ldr	r3, [r3, #16]
 800595a:	021a      	lsls	r2, r3, #8
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	430a      	orrs	r2, r1
 8005962:	619a      	str	r2, [r3, #24]
      break;
 8005964:	e043      	b.n	80059ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68b9      	ldr	r1, [r7, #8]
 800596c:	4618      	mov	r0, r3
 800596e:	f000 f9d3 	bl	8005d18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	69da      	ldr	r2, [r3, #28]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f042 0208 	orr.w	r2, r2, #8
 8005980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	69da      	ldr	r2, [r3, #28]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f022 0204 	bic.w	r2, r2, #4
 8005990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	69d9      	ldr	r1, [r3, #28]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	691a      	ldr	r2, [r3, #16]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	430a      	orrs	r2, r1
 80059a2:	61da      	str	r2, [r3, #28]
      break;
 80059a4:	e023      	b.n	80059ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68b9      	ldr	r1, [r7, #8]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f000 fa27 	bl	8005e00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	69da      	ldr	r2, [r3, #28]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	69da      	ldr	r2, [r3, #28]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	69d9      	ldr	r1, [r3, #28]
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	691b      	ldr	r3, [r3, #16]
 80059dc:	021a      	lsls	r2, r3, #8
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	430a      	orrs	r2, r1
 80059e4:	61da      	str	r2, [r3, #28]
      break;
 80059e6:	e002      	b.n	80059ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	75fb      	strb	r3, [r7, #23]
      break;
 80059ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3718      	adds	r7, #24
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a43      	ldr	r2, [pc, #268]	@ (8005b20 <TIM_Base_SetConfig+0x120>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d013      	beq.n	8005a40 <TIM_Base_SetConfig+0x40>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a1e:	d00f      	beq.n	8005a40 <TIM_Base_SetConfig+0x40>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a40      	ldr	r2, [pc, #256]	@ (8005b24 <TIM_Base_SetConfig+0x124>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d00b      	beq.n	8005a40 <TIM_Base_SetConfig+0x40>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a3f      	ldr	r2, [pc, #252]	@ (8005b28 <TIM_Base_SetConfig+0x128>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d007      	beq.n	8005a40 <TIM_Base_SetConfig+0x40>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a3e      	ldr	r2, [pc, #248]	@ (8005b2c <TIM_Base_SetConfig+0x12c>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d003      	beq.n	8005a40 <TIM_Base_SetConfig+0x40>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a3d      	ldr	r2, [pc, #244]	@ (8005b30 <TIM_Base_SetConfig+0x130>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d108      	bne.n	8005a52 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a32      	ldr	r2, [pc, #200]	@ (8005b20 <TIM_Base_SetConfig+0x120>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d02b      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a60:	d027      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a2f      	ldr	r2, [pc, #188]	@ (8005b24 <TIM_Base_SetConfig+0x124>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d023      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a2e      	ldr	r2, [pc, #184]	@ (8005b28 <TIM_Base_SetConfig+0x128>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d01f      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a2d      	ldr	r2, [pc, #180]	@ (8005b2c <TIM_Base_SetConfig+0x12c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d01b      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a2c      	ldr	r2, [pc, #176]	@ (8005b30 <TIM_Base_SetConfig+0x130>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d017      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a2b      	ldr	r2, [pc, #172]	@ (8005b34 <TIM_Base_SetConfig+0x134>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d013      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a2a      	ldr	r2, [pc, #168]	@ (8005b38 <TIM_Base_SetConfig+0x138>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d00f      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a29      	ldr	r2, [pc, #164]	@ (8005b3c <TIM_Base_SetConfig+0x13c>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d00b      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a28      	ldr	r2, [pc, #160]	@ (8005b40 <TIM_Base_SetConfig+0x140>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d007      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a27      	ldr	r2, [pc, #156]	@ (8005b44 <TIM_Base_SetConfig+0x144>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d003      	beq.n	8005ab2 <TIM_Base_SetConfig+0xb2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a26      	ldr	r2, [pc, #152]	@ (8005b48 <TIM_Base_SetConfig+0x148>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d108      	bne.n	8005ac4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ab8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	689a      	ldr	r2, [r3, #8]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a0e      	ldr	r2, [pc, #56]	@ (8005b20 <TIM_Base_SetConfig+0x120>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d003      	beq.n	8005af2 <TIM_Base_SetConfig+0xf2>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a10      	ldr	r2, [pc, #64]	@ (8005b30 <TIM_Base_SetConfig+0x130>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d103      	bne.n	8005afa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	691a      	ldr	r2, [r3, #16]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f043 0204 	orr.w	r2, r3, #4
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	601a      	str	r2, [r3, #0]
}
 8005b12:	bf00      	nop
 8005b14:	3714      	adds	r7, #20
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop
 8005b20:	40010000 	.word	0x40010000
 8005b24:	40000400 	.word	0x40000400
 8005b28:	40000800 	.word	0x40000800
 8005b2c:	40000c00 	.word	0x40000c00
 8005b30:	40010400 	.word	0x40010400
 8005b34:	40014000 	.word	0x40014000
 8005b38:	40014400 	.word	0x40014400
 8005b3c:	40014800 	.word	0x40014800
 8005b40:	40001800 	.word	0x40001800
 8005b44:	40001c00 	.word	0x40001c00
 8005b48:	40002000 	.word	0x40002000

08005b4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b087      	sub	sp, #28
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6a1b      	ldr	r3, [r3, #32]
 8005b60:	f023 0201 	bic.w	r2, r3, #1
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0303 	bic.w	r3, r3, #3
 8005b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f023 0302 	bic.w	r3, r3, #2
 8005b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a20      	ldr	r2, [pc, #128]	@ (8005c24 <TIM_OC1_SetConfig+0xd8>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d003      	beq.n	8005bb0 <TIM_OC1_SetConfig+0x64>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a1f      	ldr	r2, [pc, #124]	@ (8005c28 <TIM_OC1_SetConfig+0xdc>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d10c      	bne.n	8005bca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	f023 0308 	bic.w	r3, r3, #8
 8005bb6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	68db      	ldr	r3, [r3, #12]
 8005bbc:	697a      	ldr	r2, [r7, #20]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f023 0304 	bic.w	r3, r3, #4
 8005bc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a15      	ldr	r2, [pc, #84]	@ (8005c24 <TIM_OC1_SetConfig+0xd8>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d003      	beq.n	8005bda <TIM_OC1_SetConfig+0x8e>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a14      	ldr	r2, [pc, #80]	@ (8005c28 <TIM_OC1_SetConfig+0xdc>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d111      	bne.n	8005bfe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005be0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005be8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	695b      	ldr	r3, [r3, #20]
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	699b      	ldr	r3, [r3, #24]
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	685a      	ldr	r2, [r3, #4]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	621a      	str	r2, [r3, #32]
}
 8005c18:	bf00      	nop
 8005c1a:	371c      	adds	r7, #28
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	40010000 	.word	0x40010000
 8005c28:	40010400 	.word	0x40010400

08005c2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b087      	sub	sp, #28
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6a1b      	ldr	r3, [r3, #32]
 8005c3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	f023 0210 	bic.w	r2, r3, #16
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	021b      	lsls	r3, r3, #8
 8005c6a:	68fa      	ldr	r2, [r7, #12]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	f023 0320 	bic.w	r3, r3, #32
 8005c76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	011b      	lsls	r3, r3, #4
 8005c7e:	697a      	ldr	r2, [r7, #20]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a22      	ldr	r2, [pc, #136]	@ (8005d10 <TIM_OC2_SetConfig+0xe4>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d003      	beq.n	8005c94 <TIM_OC2_SetConfig+0x68>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	4a21      	ldr	r2, [pc, #132]	@ (8005d14 <TIM_OC2_SetConfig+0xe8>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d10d      	bne.n	8005cb0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	011b      	lsls	r3, r3, #4
 8005ca2:	697a      	ldr	r2, [r7, #20]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a17      	ldr	r2, [pc, #92]	@ (8005d10 <TIM_OC2_SetConfig+0xe4>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d003      	beq.n	8005cc0 <TIM_OC2_SetConfig+0x94>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a16      	ldr	r2, [pc, #88]	@ (8005d14 <TIM_OC2_SetConfig+0xe8>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d113      	bne.n	8005ce8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005cc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	695b      	ldr	r3, [r3, #20]
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	693a      	ldr	r2, [r7, #16]
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	699b      	ldr	r3, [r3, #24]
 8005ce0:	009b      	lsls	r3, r3, #2
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	693a      	ldr	r2, [r7, #16]
 8005cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	697a      	ldr	r2, [r7, #20]
 8005d00:	621a      	str	r2, [r3, #32]
}
 8005d02:	bf00      	nop
 8005d04:	371c      	adds	r7, #28
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	40010000 	.word	0x40010000
 8005d14:	40010400 	.word	0x40010400

08005d18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b087      	sub	sp, #28
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a1b      	ldr	r3, [r3, #32]
 8005d26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a1b      	ldr	r3, [r3, #32]
 8005d2c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	69db      	ldr	r3, [r3, #28]
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f023 0303 	bic.w	r3, r3, #3
 8005d4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	68fa      	ldr	r2, [r7, #12]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	021b      	lsls	r3, r3, #8
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a21      	ldr	r2, [pc, #132]	@ (8005df8 <TIM_OC3_SetConfig+0xe0>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d003      	beq.n	8005d7e <TIM_OC3_SetConfig+0x66>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a20      	ldr	r2, [pc, #128]	@ (8005dfc <TIM_OC3_SetConfig+0xe4>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d10d      	bne.n	8005d9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	021b      	lsls	r3, r3, #8
 8005d8c:	697a      	ldr	r2, [r7, #20]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a16      	ldr	r2, [pc, #88]	@ (8005df8 <TIM_OC3_SetConfig+0xe0>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d003      	beq.n	8005daa <TIM_OC3_SetConfig+0x92>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a15      	ldr	r2, [pc, #84]	@ (8005dfc <TIM_OC3_SetConfig+0xe4>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d113      	bne.n	8005dd2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005db0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005db8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	011b      	lsls	r3, r3, #4
 8005dc0:	693a      	ldr	r2, [r7, #16]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	011b      	lsls	r3, r3, #4
 8005dcc:	693a      	ldr	r2, [r7, #16]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	685a      	ldr	r2, [r3, #4]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	697a      	ldr	r2, [r7, #20]
 8005dea:	621a      	str	r2, [r3, #32]
}
 8005dec:	bf00      	nop
 8005dee:	371c      	adds	r7, #28
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr
 8005df8:	40010000 	.word	0x40010000
 8005dfc:	40010400 	.word	0x40010400

08005e00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b087      	sub	sp, #28
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a1b      	ldr	r3, [r3, #32]
 8005e14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	69db      	ldr	r3, [r3, #28]
 8005e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	021b      	lsls	r3, r3, #8
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	031b      	lsls	r3, r3, #12
 8005e52:	693a      	ldr	r2, [r7, #16]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a12      	ldr	r2, [pc, #72]	@ (8005ea4 <TIM_OC4_SetConfig+0xa4>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d003      	beq.n	8005e68 <TIM_OC4_SetConfig+0x68>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a11      	ldr	r2, [pc, #68]	@ (8005ea8 <TIM_OC4_SetConfig+0xa8>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d109      	bne.n	8005e7c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	019b      	lsls	r3, r3, #6
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	621a      	str	r2, [r3, #32]
}
 8005e96:	bf00      	nop
 8005e98:	371c      	adds	r7, #28
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea0:	4770      	bx	lr
 8005ea2:	bf00      	nop
 8005ea4:	40010000 	.word	0x40010000
 8005ea8:	40010400 	.word	0x40010400

08005eac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b087      	sub	sp, #28
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	60b9      	str	r1, [r7, #8]
 8005eb6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f003 031f 	and.w	r3, r3, #31
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6a1a      	ldr	r2, [r3, #32]
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	43db      	mvns	r3, r3
 8005ece:	401a      	ands	r2, r3
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	6a1a      	ldr	r2, [r3, #32]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	f003 031f 	and.w	r3, r3, #31
 8005ede:	6879      	ldr	r1, [r7, #4]
 8005ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ee4:	431a      	orrs	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	621a      	str	r2, [r3, #32]
}
 8005eea:	bf00      	nop
 8005eec:	371c      	adds	r7, #28
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b082      	sub	sp, #8
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e042      	b.n	8005f8e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d106      	bne.n	8005f22 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f7fc f97d 	bl	800221c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2224      	movs	r2, #36	@ 0x24
 8005f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68da      	ldr	r2, [r3, #12]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f38:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f000 fdd4 	bl	8006ae8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691a      	ldr	r2, [r3, #16]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f4e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	695a      	ldr	r2, [r3, #20]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f5e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68da      	ldr	r2, [r3, #12]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f6e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2220      	movs	r2, #32
 8005f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3708      	adds	r7, #8
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}

08005f96 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f96:	b580      	push	{r7, lr}
 8005f98:	b08a      	sub	sp, #40	@ 0x28
 8005f9a:	af02      	add	r7, sp, #8
 8005f9c:	60f8      	str	r0, [r7, #12]
 8005f9e:	60b9      	str	r1, [r7, #8]
 8005fa0:	603b      	str	r3, [r7, #0]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b20      	cmp	r3, #32
 8005fb4:	d175      	bne.n	80060a2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d002      	beq.n	8005fc2 <HAL_UART_Transmit+0x2c>
 8005fbc:	88fb      	ldrh	r3, [r7, #6]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e06e      	b.n	80060a4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2221      	movs	r2, #33	@ 0x21
 8005fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005fd4:	f7fc fa02 	bl	80023dc <HAL_GetTick>
 8005fd8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	88fa      	ldrh	r2, [r7, #6]
 8005fde:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	88fa      	ldrh	r2, [r7, #6]
 8005fe4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fee:	d108      	bne.n	8006002 <HAL_UART_Transmit+0x6c>
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d104      	bne.n	8006002 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	61bb      	str	r3, [r7, #24]
 8006000:	e003      	b.n	800600a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006006:	2300      	movs	r3, #0
 8006008:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800600a:	e02e      	b.n	800606a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	2200      	movs	r2, #0
 8006014:	2180      	movs	r1, #128	@ 0x80
 8006016:	68f8      	ldr	r0, [r7, #12]
 8006018:	f000 fb38 	bl	800668c <UART_WaitOnFlagUntilTimeout>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d005      	beq.n	800602e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2220      	movs	r2, #32
 8006026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e03a      	b.n	80060a4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10b      	bne.n	800604c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	881b      	ldrh	r3, [r3, #0]
 8006038:	461a      	mov	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006042:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	3302      	adds	r3, #2
 8006048:	61bb      	str	r3, [r7, #24]
 800604a:	e007      	b.n	800605c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	781a      	ldrb	r2, [r3, #0]
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	3301      	adds	r3, #1
 800605a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006060:	b29b      	uxth	r3, r3
 8006062:	3b01      	subs	r3, #1
 8006064:	b29a      	uxth	r2, r3
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800606e:	b29b      	uxth	r3, r3
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1cb      	bne.n	800600c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	9300      	str	r3, [sp, #0]
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	2200      	movs	r2, #0
 800607c:	2140      	movs	r1, #64	@ 0x40
 800607e:	68f8      	ldr	r0, [r7, #12]
 8006080:	f000 fb04 	bl	800668c <UART_WaitOnFlagUntilTimeout>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d005      	beq.n	8006096 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2220      	movs	r2, #32
 800608e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006092:	2303      	movs	r3, #3
 8006094:	e006      	b.n	80060a4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2220      	movs	r2, #32
 800609a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800609e:	2300      	movs	r3, #0
 80060a0:	e000      	b.n	80060a4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80060a2:	2302      	movs	r3, #2
  }
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3720      	adds	r7, #32
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b084      	sub	sp, #16
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	4613      	mov	r3, r2
 80060b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b20      	cmp	r3, #32
 80060c4:	d112      	bne.n	80060ec <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d002      	beq.n	80060d2 <HAL_UART_Receive_IT+0x26>
 80060cc:	88fb      	ldrh	r3, [r7, #6]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e00b      	b.n	80060ee <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2200      	movs	r2, #0
 80060da:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80060dc:	88fb      	ldrh	r3, [r7, #6]
 80060de:	461a      	mov	r2, r3
 80060e0:	68b9      	ldr	r1, [r7, #8]
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f000 fb2b 	bl	800673e <UART_Start_Receive_IT>
 80060e8:	4603      	mov	r3, r0
 80060ea:	e000      	b.n	80060ee <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80060ec:	2302      	movs	r3, #2
  }
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3710      	adds	r7, #16
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
	...

080060f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b0ba      	sub	sp, #232	@ 0xe8
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	68db      	ldr	r3, [r3, #12]
 8006110:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800611e:	2300      	movs	r3, #0
 8006120:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006124:	2300      	movs	r3, #0
 8006126:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800612a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800612e:	f003 030f 	and.w	r3, r3, #15
 8006132:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006136:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800613a:	2b00      	cmp	r3, #0
 800613c:	d10f      	bne.n	800615e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800613e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006142:	f003 0320 	and.w	r3, r3, #32
 8006146:	2b00      	cmp	r3, #0
 8006148:	d009      	beq.n	800615e <HAL_UART_IRQHandler+0x66>
 800614a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800614e:	f003 0320 	and.w	r3, r3, #32
 8006152:	2b00      	cmp	r3, #0
 8006154:	d003      	beq.n	800615e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 fc07 	bl	800696a <UART_Receive_IT>
      return;
 800615c:	e273      	b.n	8006646 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800615e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006162:	2b00      	cmp	r3, #0
 8006164:	f000 80de 	beq.w	8006324 <HAL_UART_IRQHandler+0x22c>
 8006168:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800616c:	f003 0301 	and.w	r3, r3, #1
 8006170:	2b00      	cmp	r3, #0
 8006172:	d106      	bne.n	8006182 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006174:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006178:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800617c:	2b00      	cmp	r3, #0
 800617e:	f000 80d1 	beq.w	8006324 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00b      	beq.n	80061a6 <HAL_UART_IRQHandler+0xae>
 800618e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006196:	2b00      	cmp	r3, #0
 8006198:	d005      	beq.n	80061a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800619e:	f043 0201 	orr.w	r2, r3, #1
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061aa:	f003 0304 	and.w	r3, r3, #4
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00b      	beq.n	80061ca <HAL_UART_IRQHandler+0xd2>
 80061b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061b6:	f003 0301 	and.w	r3, r3, #1
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d005      	beq.n	80061ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061c2:	f043 0202 	orr.w	r2, r3, #2
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061ce:	f003 0302 	and.w	r3, r3, #2
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d00b      	beq.n	80061ee <HAL_UART_IRQHandler+0xf6>
 80061d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d005      	beq.n	80061ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e6:	f043 0204 	orr.w	r2, r3, #4
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80061ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061f2:	f003 0308 	and.w	r3, r3, #8
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d011      	beq.n	800621e <HAL_UART_IRQHandler+0x126>
 80061fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061fe:	f003 0320 	and.w	r3, r3, #32
 8006202:	2b00      	cmp	r3, #0
 8006204:	d105      	bne.n	8006212 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006206:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800620a:	f003 0301 	and.w	r3, r3, #1
 800620e:	2b00      	cmp	r3, #0
 8006210:	d005      	beq.n	800621e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006216:	f043 0208 	orr.w	r2, r3, #8
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006222:	2b00      	cmp	r3, #0
 8006224:	f000 820a 	beq.w	800663c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006228:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800622c:	f003 0320 	and.w	r3, r3, #32
 8006230:	2b00      	cmp	r3, #0
 8006232:	d008      	beq.n	8006246 <HAL_UART_IRQHandler+0x14e>
 8006234:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006238:	f003 0320 	and.w	r3, r3, #32
 800623c:	2b00      	cmp	r3, #0
 800623e:	d002      	beq.n	8006246 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f000 fb92 	bl	800696a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	695b      	ldr	r3, [r3, #20]
 800624c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006250:	2b40      	cmp	r3, #64	@ 0x40
 8006252:	bf0c      	ite	eq
 8006254:	2301      	moveq	r3, #1
 8006256:	2300      	movne	r3, #0
 8006258:	b2db      	uxtb	r3, r3
 800625a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006262:	f003 0308 	and.w	r3, r3, #8
 8006266:	2b00      	cmp	r3, #0
 8006268:	d103      	bne.n	8006272 <HAL_UART_IRQHandler+0x17a>
 800626a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800626e:	2b00      	cmp	r3, #0
 8006270:	d04f      	beq.n	8006312 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 fa9d 	bl	80067b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006282:	2b40      	cmp	r3, #64	@ 0x40
 8006284:	d141      	bne.n	800630a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	3314      	adds	r3, #20
 800628c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006290:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006294:	e853 3f00 	ldrex	r3, [r3]
 8006298:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800629c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80062a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	3314      	adds	r3, #20
 80062ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80062b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80062b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80062be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80062c2:	e841 2300 	strex	r3, r2, [r1]
 80062c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80062ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1d9      	bne.n	8006286 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d013      	beq.n	8006302 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062de:	4a8a      	ldr	r2, [pc, #552]	@ (8006508 <HAL_UART_IRQHandler+0x410>)
 80062e0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062e6:	4618      	mov	r0, r3
 80062e8:	f7fc fa29 	bl	800273e <HAL_DMA_Abort_IT>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d016      	beq.n	8006320 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80062fc:	4610      	mov	r0, r2
 80062fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006300:	e00e      	b.n	8006320 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f000 f9ac 	bl	8006660 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006308:	e00a      	b.n	8006320 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 f9a8 	bl	8006660 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006310:	e006      	b.n	8006320 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 f9a4 	bl	8006660 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800631e:	e18d      	b.n	800663c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006320:	bf00      	nop
    return;
 8006322:	e18b      	b.n	800663c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006328:	2b01      	cmp	r3, #1
 800632a:	f040 8167 	bne.w	80065fc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800632e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006332:	f003 0310 	and.w	r3, r3, #16
 8006336:	2b00      	cmp	r3, #0
 8006338:	f000 8160 	beq.w	80065fc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800633c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006340:	f003 0310 	and.w	r3, r3, #16
 8006344:	2b00      	cmp	r3, #0
 8006346:	f000 8159 	beq.w	80065fc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800634a:	2300      	movs	r3, #0
 800634c:	60bb      	str	r3, [r7, #8]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	60bb      	str	r3, [r7, #8]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	60bb      	str	r3, [r7, #8]
 800635e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	695b      	ldr	r3, [r3, #20]
 8006366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800636a:	2b40      	cmp	r3, #64	@ 0x40
 800636c:	f040 80ce 	bne.w	800650c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800637c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006380:	2b00      	cmp	r3, #0
 8006382:	f000 80a9 	beq.w	80064d8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800638a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800638e:	429a      	cmp	r2, r3
 8006390:	f080 80a2 	bcs.w	80064d8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800639a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063a0:	69db      	ldr	r3, [r3, #28]
 80063a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063a6:	f000 8088 	beq.w	80064ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	330c      	adds	r3, #12
 80063b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80063b8:	e853 3f00 	ldrex	r3, [r3]
 80063bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80063c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80063c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	330c      	adds	r3, #12
 80063d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80063d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80063da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063de:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80063e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80063e6:	e841 2300 	strex	r3, r2, [r1]
 80063ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80063ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d1d9      	bne.n	80063aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	3314      	adds	r3, #20
 80063fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006400:	e853 3f00 	ldrex	r3, [r3]
 8006404:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006406:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006408:	f023 0301 	bic.w	r3, r3, #1
 800640c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	3314      	adds	r3, #20
 8006416:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800641a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800641e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006420:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006422:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006426:	e841 2300 	strex	r3, r2, [r1]
 800642a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800642c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1e1      	bne.n	80063f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	3314      	adds	r3, #20
 8006438:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800643a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800643c:	e853 3f00 	ldrex	r3, [r3]
 8006440:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006442:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006444:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006448:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	3314      	adds	r3, #20
 8006452:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006456:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006458:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800645a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800645c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800645e:	e841 2300 	strex	r3, r2, [r1]
 8006462:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006464:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006466:	2b00      	cmp	r3, #0
 8006468:	d1e3      	bne.n	8006432 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2220      	movs	r2, #32
 800646e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	330c      	adds	r3, #12
 800647e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006480:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006482:	e853 3f00 	ldrex	r3, [r3]
 8006486:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006488:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800648a:	f023 0310 	bic.w	r3, r3, #16
 800648e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	330c      	adds	r3, #12
 8006498:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800649c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800649e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80064a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80064a4:	e841 2300 	strex	r3, r2, [r1]
 80064a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80064aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d1e3      	bne.n	8006478 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7fc f8d2 	bl	800265e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2202      	movs	r2, #2
 80064be:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	b29b      	uxth	r3, r3
 80064ce:	4619      	mov	r1, r3
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f000 f8cf 	bl	8006674 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80064d6:	e0b3      	b.n	8006640 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064dc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064e0:	429a      	cmp	r2, r3
 80064e2:	f040 80ad 	bne.w	8006640 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ea:	69db      	ldr	r3, [r3, #28]
 80064ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064f0:	f040 80a6 	bne.w	8006640 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2202      	movs	r2, #2
 80064f8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064fe:	4619      	mov	r1, r3
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 f8b7 	bl	8006674 <HAL_UARTEx_RxEventCallback>
      return;
 8006506:	e09b      	b.n	8006640 <HAL_UART_IRQHandler+0x548>
 8006508:	08006879 	.word	0x08006879
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006514:	b29b      	uxth	r3, r3
 8006516:	1ad3      	subs	r3, r2, r3
 8006518:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006520:	b29b      	uxth	r3, r3
 8006522:	2b00      	cmp	r3, #0
 8006524:	f000 808e 	beq.w	8006644 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006528:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800652c:	2b00      	cmp	r3, #0
 800652e:	f000 8089 	beq.w	8006644 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	330c      	adds	r3, #12
 8006538:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800653c:	e853 3f00 	ldrex	r3, [r3]
 8006540:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006544:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006548:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	330c      	adds	r3, #12
 8006552:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006556:	647a      	str	r2, [r7, #68]	@ 0x44
 8006558:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800655a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800655c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800655e:	e841 2300 	strex	r3, r2, [r1]
 8006562:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1e3      	bne.n	8006532 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	3314      	adds	r3, #20
 8006570:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006574:	e853 3f00 	ldrex	r3, [r3]
 8006578:	623b      	str	r3, [r7, #32]
   return(result);
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	f023 0301 	bic.w	r3, r3, #1
 8006580:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	3314      	adds	r3, #20
 800658a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800658e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006590:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006592:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006596:	e841 2300 	strex	r3, r2, [r1]
 800659a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800659c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d1e3      	bne.n	800656a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2220      	movs	r2, #32
 80065a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	330c      	adds	r3, #12
 80065b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	e853 3f00 	ldrex	r3, [r3]
 80065be:	60fb      	str	r3, [r7, #12]
   return(result);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f023 0310 	bic.w	r3, r3, #16
 80065c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	330c      	adds	r3, #12
 80065d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80065d4:	61fa      	str	r2, [r7, #28]
 80065d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d8:	69b9      	ldr	r1, [r7, #24]
 80065da:	69fa      	ldr	r2, [r7, #28]
 80065dc:	e841 2300 	strex	r3, r2, [r1]
 80065e0:	617b      	str	r3, [r7, #20]
   return(result);
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d1e3      	bne.n	80065b0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2202      	movs	r2, #2
 80065ec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80065f2:	4619      	mov	r1, r3
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f83d 	bl	8006674 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80065fa:	e023      	b.n	8006644 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80065fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006604:	2b00      	cmp	r3, #0
 8006606:	d009      	beq.n	800661c <HAL_UART_IRQHandler+0x524>
 8006608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800660c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006610:	2b00      	cmp	r3, #0
 8006612:	d003      	beq.n	800661c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 f940 	bl	800689a <UART_Transmit_IT>
    return;
 800661a:	e014      	b.n	8006646 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800661c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00e      	beq.n	8006646 <HAL_UART_IRQHandler+0x54e>
 8006628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800662c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006630:	2b00      	cmp	r3, #0
 8006632:	d008      	beq.n	8006646 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006634:	6878      	ldr	r0, [r7, #4]
 8006636:	f000 f980 	bl	800693a <UART_EndTransmit_IT>
    return;
 800663a:	e004      	b.n	8006646 <HAL_UART_IRQHandler+0x54e>
    return;
 800663c:	bf00      	nop
 800663e:	e002      	b.n	8006646 <HAL_UART_IRQHandler+0x54e>
      return;
 8006640:	bf00      	nop
 8006642:	e000      	b.n	8006646 <HAL_UART_IRQHandler+0x54e>
      return;
 8006644:	bf00      	nop
  }
}
 8006646:	37e8      	adds	r7, #232	@ 0xe8
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800664c:	b480      	push	{r7}
 800664e:	b083      	sub	sp, #12
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006654:	bf00      	nop
 8006656:	370c      	adds	r7, #12
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006660:	b480      	push	{r7}
 8006662:	b083      	sub	sp, #12
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006668:	bf00      	nop
 800666a:	370c      	adds	r7, #12
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006674:	b480      	push	{r7}
 8006676:	b083      	sub	sp, #12
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
 800667c:	460b      	mov	r3, r1
 800667e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006680:	bf00      	nop
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	603b      	str	r3, [r7, #0]
 8006698:	4613      	mov	r3, r2
 800669a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800669c:	e03b      	b.n	8006716 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800669e:	6a3b      	ldr	r3, [r7, #32]
 80066a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066a4:	d037      	beq.n	8006716 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066a6:	f7fb fe99 	bl	80023dc <HAL_GetTick>
 80066aa:	4602      	mov	r2, r0
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	1ad3      	subs	r3, r2, r3
 80066b0:	6a3a      	ldr	r2, [r7, #32]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d302      	bcc.n	80066bc <UART_WaitOnFlagUntilTimeout+0x30>
 80066b6:	6a3b      	ldr	r3, [r7, #32]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d101      	bne.n	80066c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80066bc:	2303      	movs	r3, #3
 80066be:	e03a      	b.n	8006736 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	f003 0304 	and.w	r3, r3, #4
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d023      	beq.n	8006716 <UART_WaitOnFlagUntilTimeout+0x8a>
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	2b80      	cmp	r3, #128	@ 0x80
 80066d2:	d020      	beq.n	8006716 <UART_WaitOnFlagUntilTimeout+0x8a>
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	2b40      	cmp	r3, #64	@ 0x40
 80066d8:	d01d      	beq.n	8006716 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0308 	and.w	r3, r3, #8
 80066e4:	2b08      	cmp	r3, #8
 80066e6:	d116      	bne.n	8006716 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80066e8:	2300      	movs	r3, #0
 80066ea:	617b      	str	r3, [r7, #20]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	617b      	str	r3, [r7, #20]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	617b      	str	r3, [r7, #20]
 80066fc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066fe:	68f8      	ldr	r0, [r7, #12]
 8006700:	f000 f857 	bl	80067b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2208      	movs	r2, #8
 8006708:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e00f      	b.n	8006736 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	4013      	ands	r3, r2
 8006720:	68ba      	ldr	r2, [r7, #8]
 8006722:	429a      	cmp	r2, r3
 8006724:	bf0c      	ite	eq
 8006726:	2301      	moveq	r3, #1
 8006728:	2300      	movne	r3, #0
 800672a:	b2db      	uxtb	r3, r3
 800672c:	461a      	mov	r2, r3
 800672e:	79fb      	ldrb	r3, [r7, #7]
 8006730:	429a      	cmp	r2, r3
 8006732:	d0b4      	beq.n	800669e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006734:	2300      	movs	r3, #0
}
 8006736:	4618      	mov	r0, r3
 8006738:	3718      	adds	r7, #24
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}

0800673e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800673e:	b480      	push	{r7}
 8006740:	b085      	sub	sp, #20
 8006742:	af00      	add	r7, sp, #0
 8006744:	60f8      	str	r0, [r7, #12]
 8006746:	60b9      	str	r1, [r7, #8]
 8006748:	4613      	mov	r3, r2
 800674a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	68ba      	ldr	r2, [r7, #8]
 8006750:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	88fa      	ldrh	r2, [r7, #6]
 8006756:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	88fa      	ldrh	r2, [r7, #6]
 800675c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2222      	movs	r2, #34	@ 0x22
 8006768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	691b      	ldr	r3, [r3, #16]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d007      	beq.n	8006784 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68da      	ldr	r2, [r3, #12]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006782:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	695a      	ldr	r2, [r3, #20]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f042 0201 	orr.w	r2, r2, #1
 8006792:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68da      	ldr	r2, [r3, #12]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f042 0220 	orr.w	r2, r2, #32
 80067a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80067a4:	2300      	movs	r3, #0
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	3714      	adds	r7, #20
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr

080067b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067b2:	b480      	push	{r7}
 80067b4:	b095      	sub	sp, #84	@ 0x54
 80067b6:	af00      	add	r7, sp, #0
 80067b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	330c      	adds	r3, #12
 80067c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067c4:	e853 3f00 	ldrex	r3, [r3]
 80067c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	330c      	adds	r3, #12
 80067d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80067da:	643a      	str	r2, [r7, #64]	@ 0x40
 80067dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067e2:	e841 2300 	strex	r3, r2, [r1]
 80067e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1e5      	bne.n	80067ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	3314      	adds	r3, #20
 80067f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f6:	6a3b      	ldr	r3, [r7, #32]
 80067f8:	e853 3f00 	ldrex	r3, [r3]
 80067fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	f023 0301 	bic.w	r3, r3, #1
 8006804:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	3314      	adds	r3, #20
 800680c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800680e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006810:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006812:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006814:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006816:	e841 2300 	strex	r3, r2, [r1]
 800681a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800681c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1e5      	bne.n	80067ee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006826:	2b01      	cmp	r3, #1
 8006828:	d119      	bne.n	800685e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	330c      	adds	r3, #12
 8006830:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	e853 3f00 	ldrex	r3, [r3]
 8006838:	60bb      	str	r3, [r7, #8]
   return(result);
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	f023 0310 	bic.w	r3, r3, #16
 8006840:	647b      	str	r3, [r7, #68]	@ 0x44
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	330c      	adds	r3, #12
 8006848:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800684a:	61ba      	str	r2, [r7, #24]
 800684c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800684e:	6979      	ldr	r1, [r7, #20]
 8006850:	69ba      	ldr	r2, [r7, #24]
 8006852:	e841 2300 	strex	r3, r2, [r1]
 8006856:	613b      	str	r3, [r7, #16]
   return(result);
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d1e5      	bne.n	800682a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2220      	movs	r2, #32
 8006862:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800686c:	bf00      	nop
 800686e:	3754      	adds	r7, #84	@ 0x54
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006884:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	f7ff fee7 	bl	8006660 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006892:	bf00      	nop
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}

0800689a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800689a:	b480      	push	{r7}
 800689c:	b085      	sub	sp, #20
 800689e:	af00      	add	r7, sp, #0
 80068a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068a8:	b2db      	uxtb	r3, r3
 80068aa:	2b21      	cmp	r3, #33	@ 0x21
 80068ac:	d13e      	bne.n	800692c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068b6:	d114      	bne.n	80068e2 <UART_Transmit_IT+0x48>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d110      	bne.n	80068e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6a1b      	ldr	r3, [r3, #32]
 80068c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	881b      	ldrh	r3, [r3, #0]
 80068ca:	461a      	mov	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6a1b      	ldr	r3, [r3, #32]
 80068da:	1c9a      	adds	r2, r3, #2
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	621a      	str	r2, [r3, #32]
 80068e0:	e008      	b.n	80068f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6a1b      	ldr	r3, [r3, #32]
 80068e6:	1c59      	adds	r1, r3, #1
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	6211      	str	r1, [r2, #32]
 80068ec:	781a      	ldrb	r2, [r3, #0]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	3b01      	subs	r3, #1
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	4619      	mov	r1, r3
 8006902:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006904:	2b00      	cmp	r3, #0
 8006906:	d10f      	bne.n	8006928 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	68da      	ldr	r2, [r3, #12]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006916:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	68da      	ldr	r2, [r3, #12]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006926:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006928:	2300      	movs	r3, #0
 800692a:	e000      	b.n	800692e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800692c:	2302      	movs	r3, #2
  }
}
 800692e:	4618      	mov	r0, r3
 8006930:	3714      	adds	r7, #20
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800693a:	b580      	push	{r7, lr}
 800693c:	b082      	sub	sp, #8
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68da      	ldr	r2, [r3, #12]
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006950:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2220      	movs	r2, #32
 8006956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f7ff fe76 	bl	800664c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006960:	2300      	movs	r3, #0
}
 8006962:	4618      	mov	r0, r3
 8006964:	3708      	adds	r7, #8
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}

0800696a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800696a:	b580      	push	{r7, lr}
 800696c:	b08c      	sub	sp, #48	@ 0x30
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006972:	2300      	movs	r3, #0
 8006974:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006976:	2300      	movs	r3, #0
 8006978:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006980:	b2db      	uxtb	r3, r3
 8006982:	2b22      	cmp	r3, #34	@ 0x22
 8006984:	f040 80aa 	bne.w	8006adc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006990:	d115      	bne.n	80069be <UART_Receive_IT+0x54>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d111      	bne.n	80069be <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800699e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ac:	b29a      	uxth	r2, r3
 80069ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b6:	1c9a      	adds	r2, r3, #2
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80069bc:	e024      	b.n	8006a08 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069cc:	d007      	beq.n	80069de <UART_Receive_IT+0x74>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d10a      	bne.n	80069ec <UART_Receive_IT+0x82>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d106      	bne.n	80069ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069e8:	701a      	strb	r2, [r3, #0]
 80069ea:	e008      	b.n	80069fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069f8:	b2da      	uxtb	r2, r3
 80069fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a02:	1c5a      	adds	r2, r3, #1
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	4619      	mov	r1, r3
 8006a16:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d15d      	bne.n	8006ad8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68da      	ldr	r2, [r3, #12]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f022 0220 	bic.w	r2, r2, #32
 8006a2a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68da      	ldr	r2, [r3, #12]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006a3a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	695a      	ldr	r2, [r3, #20]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f022 0201 	bic.w	r2, r2, #1
 8006a4a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d135      	bne.n	8006ace <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2200      	movs	r2, #0
 8006a66:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	330c      	adds	r3, #12
 8006a6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	e853 3f00 	ldrex	r3, [r3]
 8006a76:	613b      	str	r3, [r7, #16]
   return(result);
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	f023 0310 	bic.w	r3, r3, #16
 8006a7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	330c      	adds	r3, #12
 8006a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a88:	623a      	str	r2, [r7, #32]
 8006a8a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a8c:	69f9      	ldr	r1, [r7, #28]
 8006a8e:	6a3a      	ldr	r2, [r7, #32]
 8006a90:	e841 2300 	strex	r3, r2, [r1]
 8006a94:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a96:	69bb      	ldr	r3, [r7, #24]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d1e5      	bne.n	8006a68 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0310 	and.w	r3, r3, #16
 8006aa6:	2b10      	cmp	r3, #16
 8006aa8:	d10a      	bne.n	8006ac0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006aaa:	2300      	movs	r3, #0
 8006aac:	60fb      	str	r3, [r7, #12]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	60fb      	str	r3, [r7, #12]
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	60fb      	str	r3, [r7, #12]
 8006abe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f7ff fdd4 	bl	8006674 <HAL_UARTEx_RxEventCallback>
 8006acc:	e002      	b.n	8006ad4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f7fa fc06 	bl	80012e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	e002      	b.n	8006ade <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	e000      	b.n	8006ade <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006adc:	2302      	movs	r3, #2
  }
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3730      	adds	r7, #48	@ 0x30
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	bd80      	pop	{r7, pc}
	...

08006ae8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ae8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006aec:	b0c0      	sub	sp, #256	@ 0x100
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b04:	68d9      	ldr	r1, [r3, #12]
 8006b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	ea40 0301 	orr.w	r3, r0, r1
 8006b10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b16:	689a      	ldr	r2, [r3, #8]
 8006b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	431a      	orrs	r2, r3
 8006b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b24:	695b      	ldr	r3, [r3, #20]
 8006b26:	431a      	orrs	r2, r3
 8006b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b2c:	69db      	ldr	r3, [r3, #28]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006b40:	f021 010c 	bic.w	r1, r1, #12
 8006b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006b4e:	430b      	orrs	r3, r1
 8006b50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	695b      	ldr	r3, [r3, #20]
 8006b5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b62:	6999      	ldr	r1, [r3, #24]
 8006b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	ea40 0301 	orr.w	r3, r0, r1
 8006b6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	4b8f      	ldr	r3, [pc, #572]	@ (8006db4 <UART_SetConfig+0x2cc>)
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d005      	beq.n	8006b88 <UART_SetConfig+0xa0>
 8006b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	4b8d      	ldr	r3, [pc, #564]	@ (8006db8 <UART_SetConfig+0x2d0>)
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d104      	bne.n	8006b92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b88:	f7fe fb28 	bl	80051dc <HAL_RCC_GetPCLK2Freq>
 8006b8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006b90:	e003      	b.n	8006b9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b92:	f7fe fb0f 	bl	80051b4 <HAL_RCC_GetPCLK1Freq>
 8006b96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b9e:	69db      	ldr	r3, [r3, #28]
 8006ba0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ba4:	f040 810c 	bne.w	8006dc0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ba8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bac:	2200      	movs	r2, #0
 8006bae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006bb2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006bb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006bba:	4622      	mov	r2, r4
 8006bbc:	462b      	mov	r3, r5
 8006bbe:	1891      	adds	r1, r2, r2
 8006bc0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006bc2:	415b      	adcs	r3, r3
 8006bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006bca:	4621      	mov	r1, r4
 8006bcc:	eb12 0801 	adds.w	r8, r2, r1
 8006bd0:	4629      	mov	r1, r5
 8006bd2:	eb43 0901 	adc.w	r9, r3, r1
 8006bd6:	f04f 0200 	mov.w	r2, #0
 8006bda:	f04f 0300 	mov.w	r3, #0
 8006bde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006be2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006be6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006bea:	4690      	mov	r8, r2
 8006bec:	4699      	mov	r9, r3
 8006bee:	4623      	mov	r3, r4
 8006bf0:	eb18 0303 	adds.w	r3, r8, r3
 8006bf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006bf8:	462b      	mov	r3, r5
 8006bfa:	eb49 0303 	adc.w	r3, r9, r3
 8006bfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006c0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006c12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006c16:	460b      	mov	r3, r1
 8006c18:	18db      	adds	r3, r3, r3
 8006c1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	eb42 0303 	adc.w	r3, r2, r3
 8006c22:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006c28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006c2c:	f7f9 fb28 	bl	8000280 <__aeabi_uldivmod>
 8006c30:	4602      	mov	r2, r0
 8006c32:	460b      	mov	r3, r1
 8006c34:	4b61      	ldr	r3, [pc, #388]	@ (8006dbc <UART_SetConfig+0x2d4>)
 8006c36:	fba3 2302 	umull	r2, r3, r3, r2
 8006c3a:	095b      	lsrs	r3, r3, #5
 8006c3c:	011c      	lsls	r4, r3, #4
 8006c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c42:	2200      	movs	r2, #0
 8006c44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006c48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006c4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006c50:	4642      	mov	r2, r8
 8006c52:	464b      	mov	r3, r9
 8006c54:	1891      	adds	r1, r2, r2
 8006c56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006c58:	415b      	adcs	r3, r3
 8006c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006c60:	4641      	mov	r1, r8
 8006c62:	eb12 0a01 	adds.w	sl, r2, r1
 8006c66:	4649      	mov	r1, r9
 8006c68:	eb43 0b01 	adc.w	fp, r3, r1
 8006c6c:	f04f 0200 	mov.w	r2, #0
 8006c70:	f04f 0300 	mov.w	r3, #0
 8006c74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c80:	4692      	mov	sl, r2
 8006c82:	469b      	mov	fp, r3
 8006c84:	4643      	mov	r3, r8
 8006c86:	eb1a 0303 	adds.w	r3, sl, r3
 8006c8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c8e:	464b      	mov	r3, r9
 8006c90:	eb4b 0303 	adc.w	r3, fp, r3
 8006c94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ca4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006ca8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006cac:	460b      	mov	r3, r1
 8006cae:	18db      	adds	r3, r3, r3
 8006cb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cb2:	4613      	mov	r3, r2
 8006cb4:	eb42 0303 	adc.w	r3, r2, r3
 8006cb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006cbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006cc2:	f7f9 fadd 	bl	8000280 <__aeabi_uldivmod>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	460b      	mov	r3, r1
 8006cca:	4611      	mov	r1, r2
 8006ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8006dbc <UART_SetConfig+0x2d4>)
 8006cce:	fba3 2301 	umull	r2, r3, r3, r1
 8006cd2:	095b      	lsrs	r3, r3, #5
 8006cd4:	2264      	movs	r2, #100	@ 0x64
 8006cd6:	fb02 f303 	mul.w	r3, r2, r3
 8006cda:	1acb      	subs	r3, r1, r3
 8006cdc:	00db      	lsls	r3, r3, #3
 8006cde:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006ce2:	4b36      	ldr	r3, [pc, #216]	@ (8006dbc <UART_SetConfig+0x2d4>)
 8006ce4:	fba3 2302 	umull	r2, r3, r3, r2
 8006ce8:	095b      	lsrs	r3, r3, #5
 8006cea:	005b      	lsls	r3, r3, #1
 8006cec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006cf0:	441c      	add	r4, r3
 8006cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006cfc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006d00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006d04:	4642      	mov	r2, r8
 8006d06:	464b      	mov	r3, r9
 8006d08:	1891      	adds	r1, r2, r2
 8006d0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006d0c:	415b      	adcs	r3, r3
 8006d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006d14:	4641      	mov	r1, r8
 8006d16:	1851      	adds	r1, r2, r1
 8006d18:	6339      	str	r1, [r7, #48]	@ 0x30
 8006d1a:	4649      	mov	r1, r9
 8006d1c:	414b      	adcs	r3, r1
 8006d1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d20:	f04f 0200 	mov.w	r2, #0
 8006d24:	f04f 0300 	mov.w	r3, #0
 8006d28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006d2c:	4659      	mov	r1, fp
 8006d2e:	00cb      	lsls	r3, r1, #3
 8006d30:	4651      	mov	r1, sl
 8006d32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d36:	4651      	mov	r1, sl
 8006d38:	00ca      	lsls	r2, r1, #3
 8006d3a:	4610      	mov	r0, r2
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	4603      	mov	r3, r0
 8006d40:	4642      	mov	r2, r8
 8006d42:	189b      	adds	r3, r3, r2
 8006d44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d48:	464b      	mov	r3, r9
 8006d4a:	460a      	mov	r2, r1
 8006d4c:	eb42 0303 	adc.w	r3, r2, r3
 8006d50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006d64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006d68:	460b      	mov	r3, r1
 8006d6a:	18db      	adds	r3, r3, r3
 8006d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d6e:	4613      	mov	r3, r2
 8006d70:	eb42 0303 	adc.w	r3, r2, r3
 8006d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006d7e:	f7f9 fa7f 	bl	8000280 <__aeabi_uldivmod>
 8006d82:	4602      	mov	r2, r0
 8006d84:	460b      	mov	r3, r1
 8006d86:	4b0d      	ldr	r3, [pc, #52]	@ (8006dbc <UART_SetConfig+0x2d4>)
 8006d88:	fba3 1302 	umull	r1, r3, r3, r2
 8006d8c:	095b      	lsrs	r3, r3, #5
 8006d8e:	2164      	movs	r1, #100	@ 0x64
 8006d90:	fb01 f303 	mul.w	r3, r1, r3
 8006d94:	1ad3      	subs	r3, r2, r3
 8006d96:	00db      	lsls	r3, r3, #3
 8006d98:	3332      	adds	r3, #50	@ 0x32
 8006d9a:	4a08      	ldr	r2, [pc, #32]	@ (8006dbc <UART_SetConfig+0x2d4>)
 8006d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8006da0:	095b      	lsrs	r3, r3, #5
 8006da2:	f003 0207 	and.w	r2, r3, #7
 8006da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4422      	add	r2, r4
 8006dae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006db0:	e106      	b.n	8006fc0 <UART_SetConfig+0x4d8>
 8006db2:	bf00      	nop
 8006db4:	40011000 	.word	0x40011000
 8006db8:	40011400 	.word	0x40011400
 8006dbc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006dc0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006dca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006dce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006dd2:	4642      	mov	r2, r8
 8006dd4:	464b      	mov	r3, r9
 8006dd6:	1891      	adds	r1, r2, r2
 8006dd8:	6239      	str	r1, [r7, #32]
 8006dda:	415b      	adcs	r3, r3
 8006ddc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006de2:	4641      	mov	r1, r8
 8006de4:	1854      	adds	r4, r2, r1
 8006de6:	4649      	mov	r1, r9
 8006de8:	eb43 0501 	adc.w	r5, r3, r1
 8006dec:	f04f 0200 	mov.w	r2, #0
 8006df0:	f04f 0300 	mov.w	r3, #0
 8006df4:	00eb      	lsls	r3, r5, #3
 8006df6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006dfa:	00e2      	lsls	r2, r4, #3
 8006dfc:	4614      	mov	r4, r2
 8006dfe:	461d      	mov	r5, r3
 8006e00:	4643      	mov	r3, r8
 8006e02:	18e3      	adds	r3, r4, r3
 8006e04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006e08:	464b      	mov	r3, r9
 8006e0a:	eb45 0303 	adc.w	r3, r5, r3
 8006e0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006e22:	f04f 0200 	mov.w	r2, #0
 8006e26:	f04f 0300 	mov.w	r3, #0
 8006e2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006e2e:	4629      	mov	r1, r5
 8006e30:	008b      	lsls	r3, r1, #2
 8006e32:	4621      	mov	r1, r4
 8006e34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e38:	4621      	mov	r1, r4
 8006e3a:	008a      	lsls	r2, r1, #2
 8006e3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006e40:	f7f9 fa1e 	bl	8000280 <__aeabi_uldivmod>
 8006e44:	4602      	mov	r2, r0
 8006e46:	460b      	mov	r3, r1
 8006e48:	4b60      	ldr	r3, [pc, #384]	@ (8006fcc <UART_SetConfig+0x4e4>)
 8006e4a:	fba3 2302 	umull	r2, r3, r3, r2
 8006e4e:	095b      	lsrs	r3, r3, #5
 8006e50:	011c      	lsls	r4, r3, #4
 8006e52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e56:	2200      	movs	r2, #0
 8006e58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006e60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006e64:	4642      	mov	r2, r8
 8006e66:	464b      	mov	r3, r9
 8006e68:	1891      	adds	r1, r2, r2
 8006e6a:	61b9      	str	r1, [r7, #24]
 8006e6c:	415b      	adcs	r3, r3
 8006e6e:	61fb      	str	r3, [r7, #28]
 8006e70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e74:	4641      	mov	r1, r8
 8006e76:	1851      	adds	r1, r2, r1
 8006e78:	6139      	str	r1, [r7, #16]
 8006e7a:	4649      	mov	r1, r9
 8006e7c:	414b      	adcs	r3, r1
 8006e7e:	617b      	str	r3, [r7, #20]
 8006e80:	f04f 0200 	mov.w	r2, #0
 8006e84:	f04f 0300 	mov.w	r3, #0
 8006e88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e8c:	4659      	mov	r1, fp
 8006e8e:	00cb      	lsls	r3, r1, #3
 8006e90:	4651      	mov	r1, sl
 8006e92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e96:	4651      	mov	r1, sl
 8006e98:	00ca      	lsls	r2, r1, #3
 8006e9a:	4610      	mov	r0, r2
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	4642      	mov	r2, r8
 8006ea2:	189b      	adds	r3, r3, r2
 8006ea4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ea8:	464b      	mov	r3, r9
 8006eaa:	460a      	mov	r2, r1
 8006eac:	eb42 0303 	adc.w	r3, r2, r3
 8006eb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ebe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006ec0:	f04f 0200 	mov.w	r2, #0
 8006ec4:	f04f 0300 	mov.w	r3, #0
 8006ec8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006ecc:	4649      	mov	r1, r9
 8006ece:	008b      	lsls	r3, r1, #2
 8006ed0:	4641      	mov	r1, r8
 8006ed2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ed6:	4641      	mov	r1, r8
 8006ed8:	008a      	lsls	r2, r1, #2
 8006eda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006ede:	f7f9 f9cf 	bl	8000280 <__aeabi_uldivmod>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	460b      	mov	r3, r1
 8006ee6:	4611      	mov	r1, r2
 8006ee8:	4b38      	ldr	r3, [pc, #224]	@ (8006fcc <UART_SetConfig+0x4e4>)
 8006eea:	fba3 2301 	umull	r2, r3, r3, r1
 8006eee:	095b      	lsrs	r3, r3, #5
 8006ef0:	2264      	movs	r2, #100	@ 0x64
 8006ef2:	fb02 f303 	mul.w	r3, r2, r3
 8006ef6:	1acb      	subs	r3, r1, r3
 8006ef8:	011b      	lsls	r3, r3, #4
 8006efa:	3332      	adds	r3, #50	@ 0x32
 8006efc:	4a33      	ldr	r2, [pc, #204]	@ (8006fcc <UART_SetConfig+0x4e4>)
 8006efe:	fba2 2303 	umull	r2, r3, r2, r3
 8006f02:	095b      	lsrs	r3, r3, #5
 8006f04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f08:	441c      	add	r4, r3
 8006f0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f0e:	2200      	movs	r2, #0
 8006f10:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f12:	677a      	str	r2, [r7, #116]	@ 0x74
 8006f14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006f18:	4642      	mov	r2, r8
 8006f1a:	464b      	mov	r3, r9
 8006f1c:	1891      	adds	r1, r2, r2
 8006f1e:	60b9      	str	r1, [r7, #8]
 8006f20:	415b      	adcs	r3, r3
 8006f22:	60fb      	str	r3, [r7, #12]
 8006f24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f28:	4641      	mov	r1, r8
 8006f2a:	1851      	adds	r1, r2, r1
 8006f2c:	6039      	str	r1, [r7, #0]
 8006f2e:	4649      	mov	r1, r9
 8006f30:	414b      	adcs	r3, r1
 8006f32:	607b      	str	r3, [r7, #4]
 8006f34:	f04f 0200 	mov.w	r2, #0
 8006f38:	f04f 0300 	mov.w	r3, #0
 8006f3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006f40:	4659      	mov	r1, fp
 8006f42:	00cb      	lsls	r3, r1, #3
 8006f44:	4651      	mov	r1, sl
 8006f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f4a:	4651      	mov	r1, sl
 8006f4c:	00ca      	lsls	r2, r1, #3
 8006f4e:	4610      	mov	r0, r2
 8006f50:	4619      	mov	r1, r3
 8006f52:	4603      	mov	r3, r0
 8006f54:	4642      	mov	r2, r8
 8006f56:	189b      	adds	r3, r3, r2
 8006f58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f5a:	464b      	mov	r3, r9
 8006f5c:	460a      	mov	r2, r1
 8006f5e:	eb42 0303 	adc.w	r3, r2, r3
 8006f62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f6e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006f70:	f04f 0200 	mov.w	r2, #0
 8006f74:	f04f 0300 	mov.w	r3, #0
 8006f78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006f7c:	4649      	mov	r1, r9
 8006f7e:	008b      	lsls	r3, r1, #2
 8006f80:	4641      	mov	r1, r8
 8006f82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f86:	4641      	mov	r1, r8
 8006f88:	008a      	lsls	r2, r1, #2
 8006f8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006f8e:	f7f9 f977 	bl	8000280 <__aeabi_uldivmod>
 8006f92:	4602      	mov	r2, r0
 8006f94:	460b      	mov	r3, r1
 8006f96:	4b0d      	ldr	r3, [pc, #52]	@ (8006fcc <UART_SetConfig+0x4e4>)
 8006f98:	fba3 1302 	umull	r1, r3, r3, r2
 8006f9c:	095b      	lsrs	r3, r3, #5
 8006f9e:	2164      	movs	r1, #100	@ 0x64
 8006fa0:	fb01 f303 	mul.w	r3, r1, r3
 8006fa4:	1ad3      	subs	r3, r2, r3
 8006fa6:	011b      	lsls	r3, r3, #4
 8006fa8:	3332      	adds	r3, #50	@ 0x32
 8006faa:	4a08      	ldr	r2, [pc, #32]	@ (8006fcc <UART_SetConfig+0x4e4>)
 8006fac:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb0:	095b      	lsrs	r3, r3, #5
 8006fb2:	f003 020f 	and.w	r2, r3, #15
 8006fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4422      	add	r2, r4
 8006fbe:	609a      	str	r2, [r3, #8]
}
 8006fc0:	bf00      	nop
 8006fc2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006fcc:	51eb851f 	.word	0x51eb851f

08006fd0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006fd0:	b084      	sub	sp, #16
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b084      	sub	sp, #16
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
 8006fda:	f107 001c 	add.w	r0, r7, #28
 8006fde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006fe2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d123      	bne.n	8007032 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	68db      	ldr	r3, [r3, #12]
 8006ffa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006ffe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007002:	687a      	ldr	r2, [r7, #4]
 8007004:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007012:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007016:	2b01      	cmp	r3, #1
 8007018:	d105      	bne.n	8007026 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	68db      	ldr	r3, [r3, #12]
 800701e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f001 fae8 	bl	80085fc <USB_CoreReset>
 800702c:	4603      	mov	r3, r0
 800702e:	73fb      	strb	r3, [r7, #15]
 8007030:	e01b      	b.n	800706a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f001 fadc 	bl	80085fc <USB_CoreReset>
 8007044:	4603      	mov	r3, r0
 8007046:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007048:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800704c:	2b00      	cmp	r3, #0
 800704e:	d106      	bne.n	800705e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007054:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	639a      	str	r2, [r3, #56]	@ 0x38
 800705c:	e005      	b.n	800706a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007062:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800706a:	7fbb      	ldrb	r3, [r7, #30]
 800706c:	2b01      	cmp	r3, #1
 800706e:	d10b      	bne.n	8007088 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f043 0206 	orr.w	r2, r3, #6
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	f043 0220 	orr.w	r2, r3, #32
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007088:	7bfb      	ldrb	r3, [r7, #15]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3710      	adds	r7, #16
 800708e:	46bd      	mov	sp, r7
 8007090:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007094:	b004      	add	sp, #16
 8007096:	4770      	bx	lr

08007098 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007098:	b480      	push	{r7}
 800709a:	b087      	sub	sp, #28
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	4613      	mov	r3, r2
 80070a4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80070a6:	79fb      	ldrb	r3, [r7, #7]
 80070a8:	2b02      	cmp	r3, #2
 80070aa:	d165      	bne.n	8007178 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	4a41      	ldr	r2, [pc, #260]	@ (80071b4 <USB_SetTurnaroundTime+0x11c>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d906      	bls.n	80070c2 <USB_SetTurnaroundTime+0x2a>
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	4a40      	ldr	r2, [pc, #256]	@ (80071b8 <USB_SetTurnaroundTime+0x120>)
 80070b8:	4293      	cmp	r3, r2
 80070ba:	d202      	bcs.n	80070c2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80070bc:	230f      	movs	r3, #15
 80070be:	617b      	str	r3, [r7, #20]
 80070c0:	e062      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	4a3c      	ldr	r2, [pc, #240]	@ (80071b8 <USB_SetTurnaroundTime+0x120>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d306      	bcc.n	80070d8 <USB_SetTurnaroundTime+0x40>
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	4a3b      	ldr	r2, [pc, #236]	@ (80071bc <USB_SetTurnaroundTime+0x124>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d202      	bcs.n	80070d8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80070d2:	230e      	movs	r3, #14
 80070d4:	617b      	str	r3, [r7, #20]
 80070d6:	e057      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	4a38      	ldr	r2, [pc, #224]	@ (80071bc <USB_SetTurnaroundTime+0x124>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d306      	bcc.n	80070ee <USB_SetTurnaroundTime+0x56>
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	4a37      	ldr	r2, [pc, #220]	@ (80071c0 <USB_SetTurnaroundTime+0x128>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d202      	bcs.n	80070ee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80070e8:	230d      	movs	r3, #13
 80070ea:	617b      	str	r3, [r7, #20]
 80070ec:	e04c      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80070ee:	68bb      	ldr	r3, [r7, #8]
 80070f0:	4a33      	ldr	r2, [pc, #204]	@ (80071c0 <USB_SetTurnaroundTime+0x128>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d306      	bcc.n	8007104 <USB_SetTurnaroundTime+0x6c>
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	4a32      	ldr	r2, [pc, #200]	@ (80071c4 <USB_SetTurnaroundTime+0x12c>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d802      	bhi.n	8007104 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80070fe:	230c      	movs	r3, #12
 8007100:	617b      	str	r3, [r7, #20]
 8007102:	e041      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	4a2f      	ldr	r2, [pc, #188]	@ (80071c4 <USB_SetTurnaroundTime+0x12c>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d906      	bls.n	800711a <USB_SetTurnaroundTime+0x82>
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	4a2e      	ldr	r2, [pc, #184]	@ (80071c8 <USB_SetTurnaroundTime+0x130>)
 8007110:	4293      	cmp	r3, r2
 8007112:	d802      	bhi.n	800711a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007114:	230b      	movs	r3, #11
 8007116:	617b      	str	r3, [r7, #20]
 8007118:	e036      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	4a2a      	ldr	r2, [pc, #168]	@ (80071c8 <USB_SetTurnaroundTime+0x130>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d906      	bls.n	8007130 <USB_SetTurnaroundTime+0x98>
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	4a29      	ldr	r2, [pc, #164]	@ (80071cc <USB_SetTurnaroundTime+0x134>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d802      	bhi.n	8007130 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800712a:	230a      	movs	r3, #10
 800712c:	617b      	str	r3, [r7, #20]
 800712e:	e02b      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	4a26      	ldr	r2, [pc, #152]	@ (80071cc <USB_SetTurnaroundTime+0x134>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d906      	bls.n	8007146 <USB_SetTurnaroundTime+0xae>
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	4a25      	ldr	r2, [pc, #148]	@ (80071d0 <USB_SetTurnaroundTime+0x138>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d202      	bcs.n	8007146 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007140:	2309      	movs	r3, #9
 8007142:	617b      	str	r3, [r7, #20]
 8007144:	e020      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	4a21      	ldr	r2, [pc, #132]	@ (80071d0 <USB_SetTurnaroundTime+0x138>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d306      	bcc.n	800715c <USB_SetTurnaroundTime+0xc4>
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	4a20      	ldr	r2, [pc, #128]	@ (80071d4 <USB_SetTurnaroundTime+0x13c>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d802      	bhi.n	800715c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007156:	2308      	movs	r3, #8
 8007158:	617b      	str	r3, [r7, #20]
 800715a:	e015      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	4a1d      	ldr	r2, [pc, #116]	@ (80071d4 <USB_SetTurnaroundTime+0x13c>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d906      	bls.n	8007172 <USB_SetTurnaroundTime+0xda>
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	4a1c      	ldr	r2, [pc, #112]	@ (80071d8 <USB_SetTurnaroundTime+0x140>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d202      	bcs.n	8007172 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800716c:	2307      	movs	r3, #7
 800716e:	617b      	str	r3, [r7, #20]
 8007170:	e00a      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007172:	2306      	movs	r3, #6
 8007174:	617b      	str	r3, [r7, #20]
 8007176:	e007      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007178:	79fb      	ldrb	r3, [r7, #7]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d102      	bne.n	8007184 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800717e:	2309      	movs	r3, #9
 8007180:	617b      	str	r3, [r7, #20]
 8007182:	e001      	b.n	8007188 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007184:	2309      	movs	r3, #9
 8007186:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	68db      	ldr	r3, [r3, #12]
 800718c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	68da      	ldr	r2, [r3, #12]
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	029b      	lsls	r3, r3, #10
 800719c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80071a0:	431a      	orrs	r2, r3
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80071a6:	2300      	movs	r3, #0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	371c      	adds	r7, #28
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr
 80071b4:	00d8acbf 	.word	0x00d8acbf
 80071b8:	00e4e1c0 	.word	0x00e4e1c0
 80071bc:	00f42400 	.word	0x00f42400
 80071c0:	01067380 	.word	0x01067380
 80071c4:	011a499f 	.word	0x011a499f
 80071c8:	01312cff 	.word	0x01312cff
 80071cc:	014ca43f 	.word	0x014ca43f
 80071d0:	016e3600 	.word	0x016e3600
 80071d4:	01a6ab1f 	.word	0x01a6ab1f
 80071d8:	01e84800 	.word	0x01e84800

080071dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071dc:	b480      	push	{r7}
 80071de:	b083      	sub	sp, #12
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	f043 0201 	orr.w	r2, r3, #1
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071f0:	2300      	movs	r3, #0
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	370c      	adds	r7, #12
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr

080071fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071fe:	b480      	push	{r7}
 8007200:	b083      	sub	sp, #12
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	f023 0201 	bic.w	r2, r3, #1
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	370c      	adds	r7, #12
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
 8007228:	460b      	mov	r3, r1
 800722a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800722c:	2300      	movs	r3, #0
 800722e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800723c:	78fb      	ldrb	r3, [r7, #3]
 800723e:	2b01      	cmp	r3, #1
 8007240:	d115      	bne.n	800726e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800724e:	200a      	movs	r0, #10
 8007250:	f7fb f8d0 	bl	80023f4 <HAL_Delay>
      ms += 10U;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	330a      	adds	r3, #10
 8007258:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f001 f93f 	bl	80084de <USB_GetMode>
 8007260:	4603      	mov	r3, r0
 8007262:	2b01      	cmp	r3, #1
 8007264:	d01e      	beq.n	80072a4 <USB_SetCurrentMode+0x84>
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2bc7      	cmp	r3, #199	@ 0xc7
 800726a:	d9f0      	bls.n	800724e <USB_SetCurrentMode+0x2e>
 800726c:	e01a      	b.n	80072a4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800726e:	78fb      	ldrb	r3, [r7, #3]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d115      	bne.n	80072a0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007280:	200a      	movs	r0, #10
 8007282:	f7fb f8b7 	bl	80023f4 <HAL_Delay>
      ms += 10U;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	330a      	adds	r3, #10
 800728a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f001 f926 	bl	80084de <USB_GetMode>
 8007292:	4603      	mov	r3, r0
 8007294:	2b00      	cmp	r3, #0
 8007296:	d005      	beq.n	80072a4 <USB_SetCurrentMode+0x84>
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2bc7      	cmp	r3, #199	@ 0xc7
 800729c:	d9f0      	bls.n	8007280 <USB_SetCurrentMode+0x60>
 800729e:	e001      	b.n	80072a4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e005      	b.n	80072b0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2bc8      	cmp	r3, #200	@ 0xc8
 80072a8:	d101      	bne.n	80072ae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e000      	b.n	80072b0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3710      	adds	r7, #16
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80072b8:	b084      	sub	sp, #16
 80072ba:	b580      	push	{r7, lr}
 80072bc:	b086      	sub	sp, #24
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
 80072c2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80072c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80072d2:	2300      	movs	r3, #0
 80072d4:	613b      	str	r3, [r7, #16]
 80072d6:	e009      	b.n	80072ec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	3340      	adds	r3, #64	@ 0x40
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	4413      	add	r3, r2
 80072e2:	2200      	movs	r2, #0
 80072e4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	3301      	adds	r3, #1
 80072ea:	613b      	str	r3, [r7, #16]
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	2b0e      	cmp	r3, #14
 80072f0:	d9f2      	bls.n	80072d8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80072f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d11c      	bne.n	8007334 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	68fa      	ldr	r2, [r7, #12]
 8007304:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007308:	f043 0302 	orr.w	r3, r3, #2
 800730c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007312:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800731e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	639a      	str	r2, [r3, #56]	@ 0x38
 8007332:	e00b      	b.n	800734c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007338:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007344:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007352:	461a      	mov	r2, r3
 8007354:	2300      	movs	r3, #0
 8007356:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007358:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800735c:	2b01      	cmp	r3, #1
 800735e:	d10d      	bne.n	800737c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007364:	2b00      	cmp	r3, #0
 8007366:	d104      	bne.n	8007372 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007368:	2100      	movs	r1, #0
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 f968 	bl	8007640 <USB_SetDevSpeed>
 8007370:	e008      	b.n	8007384 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007372:	2101      	movs	r1, #1
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 f963 	bl	8007640 <USB_SetDevSpeed>
 800737a:	e003      	b.n	8007384 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800737c:	2103      	movs	r1, #3
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 f95e 	bl	8007640 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007384:	2110      	movs	r1, #16
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f000 f8fa 	bl	8007580 <USB_FlushTxFifo>
 800738c:	4603      	mov	r3, r0
 800738e:	2b00      	cmp	r3, #0
 8007390:	d001      	beq.n	8007396 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 f924 	bl	80075e4 <USB_FlushRxFifo>
 800739c:	4603      	mov	r3, r0
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d001      	beq.n	80073a6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80073a2:	2301      	movs	r3, #1
 80073a4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073ac:	461a      	mov	r2, r3
 80073ae:	2300      	movs	r3, #0
 80073b0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073b8:	461a      	mov	r2, r3
 80073ba:	2300      	movs	r3, #0
 80073bc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073c4:	461a      	mov	r2, r3
 80073c6:	2300      	movs	r3, #0
 80073c8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073ca:	2300      	movs	r3, #0
 80073cc:	613b      	str	r3, [r7, #16]
 80073ce:	e043      	b.n	8007458 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	015a      	lsls	r2, r3, #5
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	4413      	add	r3, r2
 80073d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073e6:	d118      	bne.n	800741a <USB_DevInit+0x162>
    {
      if (i == 0U)
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d10a      	bne.n	8007404 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	015a      	lsls	r2, r3, #5
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	4413      	add	r3, r2
 80073f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073fa:	461a      	mov	r2, r3
 80073fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007400:	6013      	str	r3, [r2, #0]
 8007402:	e013      	b.n	800742c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	015a      	lsls	r2, r3, #5
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	4413      	add	r3, r2
 800740c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007410:	461a      	mov	r2, r3
 8007412:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007416:	6013      	str	r3, [r2, #0]
 8007418:	e008      	b.n	800742c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	015a      	lsls	r2, r3, #5
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	4413      	add	r3, r2
 8007422:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007426:	461a      	mov	r2, r3
 8007428:	2300      	movs	r3, #0
 800742a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	4413      	add	r3, r2
 8007434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007438:	461a      	mov	r2, r3
 800743a:	2300      	movs	r3, #0
 800743c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	015a      	lsls	r2, r3, #5
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	4413      	add	r3, r2
 8007446:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800744a:	461a      	mov	r2, r3
 800744c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007450:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	3301      	adds	r3, #1
 8007456:	613b      	str	r3, [r7, #16]
 8007458:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800745c:	461a      	mov	r2, r3
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	4293      	cmp	r3, r2
 8007462:	d3b5      	bcc.n	80073d0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007464:	2300      	movs	r3, #0
 8007466:	613b      	str	r3, [r7, #16]
 8007468:	e043      	b.n	80074f2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	015a      	lsls	r2, r3, #5
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	4413      	add	r3, r2
 8007472:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800747c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007480:	d118      	bne.n	80074b4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d10a      	bne.n	800749e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	015a      	lsls	r2, r3, #5
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	4413      	add	r3, r2
 8007490:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007494:	461a      	mov	r2, r3
 8007496:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800749a:	6013      	str	r3, [r2, #0]
 800749c:	e013      	b.n	80074c6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	015a      	lsls	r2, r3, #5
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	4413      	add	r3, r2
 80074a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074aa:	461a      	mov	r2, r3
 80074ac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80074b0:	6013      	str	r3, [r2, #0]
 80074b2:	e008      	b.n	80074c6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	015a      	lsls	r2, r3, #5
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	4413      	add	r3, r2
 80074bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c0:	461a      	mov	r2, r3
 80074c2:	2300      	movs	r3, #0
 80074c4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	015a      	lsls	r2, r3, #5
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	4413      	add	r3, r2
 80074ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074d2:	461a      	mov	r2, r3
 80074d4:	2300      	movs	r3, #0
 80074d6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	015a      	lsls	r2, r3, #5
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	4413      	add	r3, r2
 80074e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074e4:	461a      	mov	r2, r3
 80074e6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80074ea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	3301      	adds	r3, #1
 80074f0:	613b      	str	r3, [r7, #16]
 80074f2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80074f6:	461a      	mov	r2, r3
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d3b5      	bcc.n	800746a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	68fa      	ldr	r2, [r7, #12]
 8007508:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800750c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007510:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800751e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007520:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007524:	2b00      	cmp	r3, #0
 8007526:	d105      	bne.n	8007534 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	699b      	ldr	r3, [r3, #24]
 800752c:	f043 0210 	orr.w	r2, r3, #16
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	699a      	ldr	r2, [r3, #24]
 8007538:	4b10      	ldr	r3, [pc, #64]	@ (800757c <USB_DevInit+0x2c4>)
 800753a:	4313      	orrs	r3, r2
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007540:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007544:	2b00      	cmp	r3, #0
 8007546:	d005      	beq.n	8007554 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	f043 0208 	orr.w	r2, r3, #8
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007554:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007558:	2b01      	cmp	r3, #1
 800755a:	d107      	bne.n	800756c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	699b      	ldr	r3, [r3, #24]
 8007560:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007564:	f043 0304 	orr.w	r3, r3, #4
 8007568:	687a      	ldr	r2, [r7, #4]
 800756a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800756c:	7dfb      	ldrb	r3, [r7, #23]
}
 800756e:	4618      	mov	r0, r3
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007578:	b004      	add	sp, #16
 800757a:	4770      	bx	lr
 800757c:	803c3800 	.word	0x803c3800

08007580 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007580:	b480      	push	{r7}
 8007582:	b085      	sub	sp, #20
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800758a:	2300      	movs	r3, #0
 800758c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	3301      	adds	r3, #1
 8007592:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800759a:	d901      	bls.n	80075a0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800759c:	2303      	movs	r3, #3
 800759e:	e01b      	b.n	80075d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	691b      	ldr	r3, [r3, #16]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	daf2      	bge.n	800758e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80075a8:	2300      	movs	r3, #0
 80075aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	019b      	lsls	r3, r3, #6
 80075b0:	f043 0220 	orr.w	r2, r3, #32
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	3301      	adds	r3, #1
 80075bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075c4:	d901      	bls.n	80075ca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e006      	b.n	80075d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	f003 0320 	and.w	r3, r3, #32
 80075d2:	2b20      	cmp	r3, #32
 80075d4:	d0f0      	beq.n	80075b8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80075d6:	2300      	movs	r3, #0
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3714      	adds	r7, #20
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80075ec:	2300      	movs	r3, #0
 80075ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	3301      	adds	r3, #1
 80075f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075fc:	d901      	bls.n	8007602 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e018      	b.n	8007634 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	2b00      	cmp	r3, #0
 8007608:	daf2      	bge.n	80075f0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800760a:	2300      	movs	r3, #0
 800760c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2210      	movs	r2, #16
 8007612:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	3301      	adds	r3, #1
 8007618:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007620:	d901      	bls.n	8007626 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007622:	2303      	movs	r3, #3
 8007624:	e006      	b.n	8007634 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	f003 0310 	and.w	r3, r3, #16
 800762e:	2b10      	cmp	r3, #16
 8007630:	d0f0      	beq.n	8007614 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007632:	2300      	movs	r3, #0
}
 8007634:	4618      	mov	r0, r3
 8007636:	3714      	adds	r7, #20
 8007638:	46bd      	mov	sp, r7
 800763a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763e:	4770      	bx	lr

08007640 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007640:	b480      	push	{r7}
 8007642:	b085      	sub	sp, #20
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	460b      	mov	r3, r1
 800764a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	78fb      	ldrb	r3, [r7, #3]
 800765a:	68f9      	ldr	r1, [r7, #12]
 800765c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007660:	4313      	orrs	r3, r2
 8007662:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007664:	2300      	movs	r3, #0
}
 8007666:	4618      	mov	r0, r3
 8007668:	3714      	adds	r7, #20
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr

08007672 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007672:	b480      	push	{r7}
 8007674:	b087      	sub	sp, #28
 8007676:	af00      	add	r7, sp, #0
 8007678:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007684:	689b      	ldr	r3, [r3, #8]
 8007686:	f003 0306 	and.w	r3, r3, #6
 800768a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d102      	bne.n	8007698 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007692:	2300      	movs	r3, #0
 8007694:	75fb      	strb	r3, [r7, #23]
 8007696:	e00a      	b.n	80076ae <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2b02      	cmp	r3, #2
 800769c:	d002      	beq.n	80076a4 <USB_GetDevSpeed+0x32>
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2b06      	cmp	r3, #6
 80076a2:	d102      	bne.n	80076aa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80076a4:	2302      	movs	r3, #2
 80076a6:	75fb      	strb	r3, [r7, #23]
 80076a8:	e001      	b.n	80076ae <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80076aa:	230f      	movs	r3, #15
 80076ac:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80076ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	371c      	adds	r7, #28
 80076b4:	46bd      	mov	sp, r7
 80076b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ba:	4770      	bx	lr

080076bc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80076bc:	b480      	push	{r7}
 80076be:	b085      	sub	sp, #20
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	785b      	ldrb	r3, [r3, #1]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d13a      	bne.n	800774e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076de:	69da      	ldr	r2, [r3, #28]
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	781b      	ldrb	r3, [r3, #0]
 80076e4:	f003 030f 	and.w	r3, r3, #15
 80076e8:	2101      	movs	r1, #1
 80076ea:	fa01 f303 	lsl.w	r3, r1, r3
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	68f9      	ldr	r1, [r7, #12]
 80076f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076f6:	4313      	orrs	r3, r2
 80076f8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	015a      	lsls	r2, r3, #5
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	4413      	add	r3, r2
 8007702:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800770c:	2b00      	cmp	r3, #0
 800770e:	d155      	bne.n	80077bc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	015a      	lsls	r2, r3, #5
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	4413      	add	r3, r2
 8007718:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	791b      	ldrb	r3, [r3, #4]
 800772a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800772c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	059b      	lsls	r3, r3, #22
 8007732:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007734:	4313      	orrs	r3, r2
 8007736:	68ba      	ldr	r2, [r7, #8]
 8007738:	0151      	lsls	r1, r2, #5
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	440a      	add	r2, r1
 800773e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007742:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007746:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800774a:	6013      	str	r3, [r2, #0]
 800774c:	e036      	b.n	80077bc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007754:	69da      	ldr	r2, [r3, #28]
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	781b      	ldrb	r3, [r3, #0]
 800775a:	f003 030f 	and.w	r3, r3, #15
 800775e:	2101      	movs	r1, #1
 8007760:	fa01 f303 	lsl.w	r3, r1, r3
 8007764:	041b      	lsls	r3, r3, #16
 8007766:	68f9      	ldr	r1, [r7, #12]
 8007768:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800776c:	4313      	orrs	r3, r2
 800776e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	015a      	lsls	r2, r3, #5
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	4413      	add	r3, r2
 8007778:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007782:	2b00      	cmp	r3, #0
 8007784:	d11a      	bne.n	80077bc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	015a      	lsls	r2, r3, #5
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	4413      	add	r3, r2
 800778e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	791b      	ldrb	r3, [r3, #4]
 80077a0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80077a2:	430b      	orrs	r3, r1
 80077a4:	4313      	orrs	r3, r2
 80077a6:	68ba      	ldr	r2, [r7, #8]
 80077a8:	0151      	lsls	r1, r2, #5
 80077aa:	68fa      	ldr	r2, [r7, #12]
 80077ac:	440a      	add	r2, r1
 80077ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077ba:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80077bc:	2300      	movs	r3, #0
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3714      	adds	r7, #20
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
	...

080077cc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	781b      	ldrb	r3, [r3, #0]
 80077de:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	785b      	ldrb	r3, [r3, #1]
 80077e4:	2b01      	cmp	r3, #1
 80077e6:	d161      	bne.n	80078ac <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	015a      	lsls	r2, r3, #5
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	4413      	add	r3, r2
 80077f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80077fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80077fe:	d11f      	bne.n	8007840 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	015a      	lsls	r2, r3, #5
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	4413      	add	r3, r2
 8007808:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68ba      	ldr	r2, [r7, #8]
 8007810:	0151      	lsls	r1, r2, #5
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	440a      	add	r2, r1
 8007816:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800781a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800781e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	015a      	lsls	r2, r3, #5
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	4413      	add	r3, r2
 8007828:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68ba      	ldr	r2, [r7, #8]
 8007830:	0151      	lsls	r1, r2, #5
 8007832:	68fa      	ldr	r2, [r7, #12]
 8007834:	440a      	add	r2, r1
 8007836:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800783a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800783e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007846:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	f003 030f 	and.w	r3, r3, #15
 8007850:	2101      	movs	r1, #1
 8007852:	fa01 f303 	lsl.w	r3, r1, r3
 8007856:	b29b      	uxth	r3, r3
 8007858:	43db      	mvns	r3, r3
 800785a:	68f9      	ldr	r1, [r7, #12]
 800785c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007860:	4013      	ands	r3, r2
 8007862:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800786a:	69da      	ldr	r2, [r3, #28]
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	f003 030f 	and.w	r3, r3, #15
 8007874:	2101      	movs	r1, #1
 8007876:	fa01 f303 	lsl.w	r3, r1, r3
 800787a:	b29b      	uxth	r3, r3
 800787c:	43db      	mvns	r3, r3
 800787e:	68f9      	ldr	r1, [r7, #12]
 8007880:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007884:	4013      	ands	r3, r2
 8007886:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	015a      	lsls	r2, r3, #5
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	4413      	add	r3, r2
 8007890:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	0159      	lsls	r1, r3, #5
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	440b      	add	r3, r1
 800789e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a2:	4619      	mov	r1, r3
 80078a4:	4b35      	ldr	r3, [pc, #212]	@ (800797c <USB_DeactivateEndpoint+0x1b0>)
 80078a6:	4013      	ands	r3, r2
 80078a8:	600b      	str	r3, [r1, #0]
 80078aa:	e060      	b.n	800796e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	015a      	lsls	r2, r3, #5
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	4413      	add	r3, r2
 80078b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80078be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078c2:	d11f      	bne.n	8007904 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	015a      	lsls	r2, r3, #5
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	4413      	add	r3, r2
 80078cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	0151      	lsls	r1, r2, #5
 80078d6:	68fa      	ldr	r2, [r7, #12]
 80078d8:	440a      	add	r2, r1
 80078da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80078e2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	015a      	lsls	r2, r3, #5
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	4413      	add	r3, r2
 80078ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	0151      	lsls	r1, r2, #5
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	440a      	add	r2, r1
 80078fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007902:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800790a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	f003 030f 	and.w	r3, r3, #15
 8007914:	2101      	movs	r1, #1
 8007916:	fa01 f303 	lsl.w	r3, r1, r3
 800791a:	041b      	lsls	r3, r3, #16
 800791c:	43db      	mvns	r3, r3
 800791e:	68f9      	ldr	r1, [r7, #12]
 8007920:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007924:	4013      	ands	r3, r2
 8007926:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800792e:	69da      	ldr	r2, [r3, #28]
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	781b      	ldrb	r3, [r3, #0]
 8007934:	f003 030f 	and.w	r3, r3, #15
 8007938:	2101      	movs	r1, #1
 800793a:	fa01 f303 	lsl.w	r3, r1, r3
 800793e:	041b      	lsls	r3, r3, #16
 8007940:	43db      	mvns	r3, r3
 8007942:	68f9      	ldr	r1, [r7, #12]
 8007944:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007948:	4013      	ands	r3, r2
 800794a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	015a      	lsls	r2, r3, #5
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	4413      	add	r3, r2
 8007954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	0159      	lsls	r1, r3, #5
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	440b      	add	r3, r1
 8007962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007966:	4619      	mov	r1, r3
 8007968:	4b05      	ldr	r3, [pc, #20]	@ (8007980 <USB_DeactivateEndpoint+0x1b4>)
 800796a:	4013      	ands	r3, r2
 800796c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800796e:	2300      	movs	r3, #0
}
 8007970:	4618      	mov	r0, r3
 8007972:	3714      	adds	r7, #20
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr
 800797c:	ec337800 	.word	0xec337800
 8007980:	eff37800 	.word	0xeff37800

08007984 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b08a      	sub	sp, #40	@ 0x28
 8007988:	af02      	add	r7, sp, #8
 800798a:	60f8      	str	r0, [r7, #12]
 800798c:	60b9      	str	r1, [r7, #8]
 800798e:	4613      	mov	r3, r2
 8007990:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	781b      	ldrb	r3, [r3, #0]
 800799a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	785b      	ldrb	r3, [r3, #1]
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	f040 817f 	bne.w	8007ca4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	691b      	ldr	r3, [r3, #16]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d132      	bne.n	8007a14 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80079ae:	69bb      	ldr	r3, [r7, #24]
 80079b0:	015a      	lsls	r2, r3, #5
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	4413      	add	r3, r2
 80079b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079ba:	691b      	ldr	r3, [r3, #16]
 80079bc:	69ba      	ldr	r2, [r7, #24]
 80079be:	0151      	lsls	r1, r2, #5
 80079c0:	69fa      	ldr	r2, [r7, #28]
 80079c2:	440a      	add	r2, r1
 80079c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079c8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80079cc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80079d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	015a      	lsls	r2, r3, #5
 80079d6:	69fb      	ldr	r3, [r7, #28]
 80079d8:	4413      	add	r3, r2
 80079da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	69ba      	ldr	r2, [r7, #24]
 80079e2:	0151      	lsls	r1, r2, #5
 80079e4:	69fa      	ldr	r2, [r7, #28]
 80079e6:	440a      	add	r2, r1
 80079e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	015a      	lsls	r2, r3, #5
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079fe:	691b      	ldr	r3, [r3, #16]
 8007a00:	69ba      	ldr	r2, [r7, #24]
 8007a02:	0151      	lsls	r1, r2, #5
 8007a04:	69fa      	ldr	r2, [r7, #28]
 8007a06:	440a      	add	r2, r1
 8007a08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a0c:	0cdb      	lsrs	r3, r3, #19
 8007a0e:	04db      	lsls	r3, r3, #19
 8007a10:	6113      	str	r3, [r2, #16]
 8007a12:	e097      	b.n	8007b44 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	015a      	lsls	r2, r3, #5
 8007a18:	69fb      	ldr	r3, [r7, #28]
 8007a1a:	4413      	add	r3, r2
 8007a1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	69ba      	ldr	r2, [r7, #24]
 8007a24:	0151      	lsls	r1, r2, #5
 8007a26:	69fa      	ldr	r2, [r7, #28]
 8007a28:	440a      	add	r2, r1
 8007a2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a2e:	0cdb      	lsrs	r3, r3, #19
 8007a30:	04db      	lsls	r3, r3, #19
 8007a32:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007a34:	69bb      	ldr	r3, [r7, #24]
 8007a36:	015a      	lsls	r2, r3, #5
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	4413      	add	r3, r2
 8007a3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	69ba      	ldr	r2, [r7, #24]
 8007a44:	0151      	lsls	r1, r2, #5
 8007a46:	69fa      	ldr	r2, [r7, #28]
 8007a48:	440a      	add	r2, r1
 8007a4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a4e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007a52:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007a56:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007a58:	69bb      	ldr	r3, [r7, #24]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d11a      	bne.n	8007a94 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	691a      	ldr	r2, [r3, #16]
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d903      	bls.n	8007a72 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	689a      	ldr	r2, [r3, #8]
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007a72:	69bb      	ldr	r3, [r7, #24]
 8007a74:	015a      	lsls	r2, r3, #5
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	4413      	add	r3, r2
 8007a7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a7e:	691b      	ldr	r3, [r3, #16]
 8007a80:	69ba      	ldr	r2, [r7, #24]
 8007a82:	0151      	lsls	r1, r2, #5
 8007a84:	69fa      	ldr	r2, [r7, #28]
 8007a86:	440a      	add	r2, r1
 8007a88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a8c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a90:	6113      	str	r3, [r2, #16]
 8007a92:	e044      	b.n	8007b1e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	691a      	ldr	r2, [r3, #16]
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	4413      	add	r3, r2
 8007a9e:	1e5a      	subs	r2, r3, #1
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aa8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	015a      	lsls	r2, r3, #5
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	4413      	add	r3, r2
 8007ab2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ab6:	691a      	ldr	r2, [r3, #16]
 8007ab8:	8afb      	ldrh	r3, [r7, #22]
 8007aba:	04d9      	lsls	r1, r3, #19
 8007abc:	4ba4      	ldr	r3, [pc, #656]	@ (8007d50 <USB_EPStartXfer+0x3cc>)
 8007abe:	400b      	ands	r3, r1
 8007ac0:	69b9      	ldr	r1, [r7, #24]
 8007ac2:	0148      	lsls	r0, r1, #5
 8007ac4:	69f9      	ldr	r1, [r7, #28]
 8007ac6:	4401      	add	r1, r0
 8007ac8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007acc:	4313      	orrs	r3, r2
 8007ace:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	791b      	ldrb	r3, [r3, #4]
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d122      	bne.n	8007b1e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	015a      	lsls	r2, r3, #5
 8007adc:	69fb      	ldr	r3, [r7, #28]
 8007ade:	4413      	add	r3, r2
 8007ae0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	69ba      	ldr	r2, [r7, #24]
 8007ae8:	0151      	lsls	r1, r2, #5
 8007aea:	69fa      	ldr	r2, [r7, #28]
 8007aec:	440a      	add	r2, r1
 8007aee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007af2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007af6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007af8:	69bb      	ldr	r3, [r7, #24]
 8007afa:	015a      	lsls	r2, r3, #5
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	4413      	add	r3, r2
 8007b00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b04:	691a      	ldr	r2, [r3, #16]
 8007b06:	8afb      	ldrh	r3, [r7, #22]
 8007b08:	075b      	lsls	r3, r3, #29
 8007b0a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007b0e:	69b9      	ldr	r1, [r7, #24]
 8007b10:	0148      	lsls	r0, r1, #5
 8007b12:	69f9      	ldr	r1, [r7, #28]
 8007b14:	4401      	add	r1, r0
 8007b16:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	015a      	lsls	r2, r3, #5
 8007b22:	69fb      	ldr	r3, [r7, #28]
 8007b24:	4413      	add	r3, r2
 8007b26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b2a:	691a      	ldr	r2, [r3, #16]
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b34:	69b9      	ldr	r1, [r7, #24]
 8007b36:	0148      	lsls	r0, r1, #5
 8007b38:	69f9      	ldr	r1, [r7, #28]
 8007b3a:	4401      	add	r1, r0
 8007b3c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007b40:	4313      	orrs	r3, r2
 8007b42:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007b44:	79fb      	ldrb	r3, [r7, #7]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d14b      	bne.n	8007be2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	69db      	ldr	r3, [r3, #28]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d009      	beq.n	8007b66 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	015a      	lsls	r2, r3, #5
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	4413      	add	r3, r2
 8007b5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b5e:	461a      	mov	r2, r3
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	69db      	ldr	r3, [r3, #28]
 8007b64:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	791b      	ldrb	r3, [r3, #4]
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d128      	bne.n	8007bc0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d110      	bne.n	8007ba0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b7e:	69bb      	ldr	r3, [r7, #24]
 8007b80:	015a      	lsls	r2, r3, #5
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	4413      	add	r3, r2
 8007b86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	69ba      	ldr	r2, [r7, #24]
 8007b8e:	0151      	lsls	r1, r2, #5
 8007b90:	69fa      	ldr	r2, [r7, #28]
 8007b92:	440a      	add	r2, r1
 8007b94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b98:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007b9c:	6013      	str	r3, [r2, #0]
 8007b9e:	e00f      	b.n	8007bc0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	015a      	lsls	r2, r3, #5
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	4413      	add	r3, r2
 8007ba8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	69ba      	ldr	r2, [r7, #24]
 8007bb0:	0151      	lsls	r1, r2, #5
 8007bb2:	69fa      	ldr	r2, [r7, #28]
 8007bb4:	440a      	add	r2, r1
 8007bb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bbe:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007bc0:	69bb      	ldr	r3, [r7, #24]
 8007bc2:	015a      	lsls	r2, r3, #5
 8007bc4:	69fb      	ldr	r3, [r7, #28]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	69ba      	ldr	r2, [r7, #24]
 8007bd0:	0151      	lsls	r1, r2, #5
 8007bd2:	69fa      	ldr	r2, [r7, #28]
 8007bd4:	440a      	add	r2, r1
 8007bd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bda:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007bde:	6013      	str	r3, [r2, #0]
 8007be0:	e166      	b.n	8007eb0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	015a      	lsls	r2, r3, #5
 8007be6:	69fb      	ldr	r3, [r7, #28]
 8007be8:	4413      	add	r3, r2
 8007bea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	69ba      	ldr	r2, [r7, #24]
 8007bf2:	0151      	lsls	r1, r2, #5
 8007bf4:	69fa      	ldr	r2, [r7, #28]
 8007bf6:	440a      	add	r2, r1
 8007bf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bfc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007c00:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	791b      	ldrb	r3, [r3, #4]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d015      	beq.n	8007c36 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	f000 814e 	beq.w	8007eb0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	f003 030f 	and.w	r3, r3, #15
 8007c24:	2101      	movs	r1, #1
 8007c26:	fa01 f303 	lsl.w	r3, r1, r3
 8007c2a:	69f9      	ldr	r1, [r7, #28]
 8007c2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c30:	4313      	orrs	r3, r2
 8007c32:	634b      	str	r3, [r1, #52]	@ 0x34
 8007c34:	e13c      	b.n	8007eb0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007c36:	69fb      	ldr	r3, [r7, #28]
 8007c38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d110      	bne.n	8007c68 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	015a      	lsls	r2, r3, #5
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	69ba      	ldr	r2, [r7, #24]
 8007c56:	0151      	lsls	r1, r2, #5
 8007c58:	69fa      	ldr	r2, [r7, #28]
 8007c5a:	440a      	add	r2, r1
 8007c5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c60:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c64:	6013      	str	r3, [r2, #0]
 8007c66:	e00f      	b.n	8007c88 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	015a      	lsls	r2, r3, #5
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	4413      	add	r3, r2
 8007c70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	69ba      	ldr	r2, [r7, #24]
 8007c78:	0151      	lsls	r1, r2, #5
 8007c7a:	69fa      	ldr	r2, [r7, #28]
 8007c7c:	440a      	add	r2, r1
 8007c7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c86:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	68d9      	ldr	r1, [r3, #12]
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	781a      	ldrb	r2, [r3, #0]
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	b298      	uxth	r0, r3
 8007c96:	79fb      	ldrb	r3, [r7, #7]
 8007c98:	9300      	str	r3, [sp, #0]
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	68f8      	ldr	r0, [r7, #12]
 8007c9e:	f000 f9b9 	bl	8008014 <USB_WritePacket>
 8007ca2:	e105      	b.n	8007eb0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007ca4:	69bb      	ldr	r3, [r7, #24]
 8007ca6:	015a      	lsls	r2, r3, #5
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	4413      	add	r3, r2
 8007cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	69ba      	ldr	r2, [r7, #24]
 8007cb4:	0151      	lsls	r1, r2, #5
 8007cb6:	69fa      	ldr	r2, [r7, #28]
 8007cb8:	440a      	add	r2, r1
 8007cba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cbe:	0cdb      	lsrs	r3, r3, #19
 8007cc0:	04db      	lsls	r3, r3, #19
 8007cc2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007cc4:	69bb      	ldr	r3, [r7, #24]
 8007cc6:	015a      	lsls	r2, r3, #5
 8007cc8:	69fb      	ldr	r3, [r7, #28]
 8007cca:	4413      	add	r3, r2
 8007ccc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cd0:	691b      	ldr	r3, [r3, #16]
 8007cd2:	69ba      	ldr	r2, [r7, #24]
 8007cd4:	0151      	lsls	r1, r2, #5
 8007cd6:	69fa      	ldr	r2, [r7, #28]
 8007cd8:	440a      	add	r2, r1
 8007cda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cde:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007ce2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007ce6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007ce8:	69bb      	ldr	r3, [r7, #24]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d132      	bne.n	8007d54 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	691b      	ldr	r3, [r3, #16]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d003      	beq.n	8007cfe <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	689a      	ldr	r2, [r3, #8]
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	689a      	ldr	r2, [r3, #8]
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007d06:	69bb      	ldr	r3, [r7, #24]
 8007d08:	015a      	lsls	r2, r3, #5
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d12:	691a      	ldr	r2, [r3, #16]
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	6a1b      	ldr	r3, [r3, #32]
 8007d18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d1c:	69b9      	ldr	r1, [r7, #24]
 8007d1e:	0148      	lsls	r0, r1, #5
 8007d20:	69f9      	ldr	r1, [r7, #28]
 8007d22:	4401      	add	r1, r0
 8007d24:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007d2c:	69bb      	ldr	r3, [r7, #24]
 8007d2e:	015a      	lsls	r2, r3, #5
 8007d30:	69fb      	ldr	r3, [r7, #28]
 8007d32:	4413      	add	r3, r2
 8007d34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d38:	691b      	ldr	r3, [r3, #16]
 8007d3a:	69ba      	ldr	r2, [r7, #24]
 8007d3c:	0151      	lsls	r1, r2, #5
 8007d3e:	69fa      	ldr	r2, [r7, #28]
 8007d40:	440a      	add	r2, r1
 8007d42:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d46:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007d4a:	6113      	str	r3, [r2, #16]
 8007d4c:	e062      	b.n	8007e14 <USB_EPStartXfer+0x490>
 8007d4e:	bf00      	nop
 8007d50:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	691b      	ldr	r3, [r3, #16]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d123      	bne.n	8007da4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007d5c:	69bb      	ldr	r3, [r7, #24]
 8007d5e:	015a      	lsls	r2, r3, #5
 8007d60:	69fb      	ldr	r3, [r7, #28]
 8007d62:	4413      	add	r3, r2
 8007d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d68:	691a      	ldr	r2, [r3, #16]
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d72:	69b9      	ldr	r1, [r7, #24]
 8007d74:	0148      	lsls	r0, r1, #5
 8007d76:	69f9      	ldr	r1, [r7, #28]
 8007d78:	4401      	add	r1, r0
 8007d7a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	015a      	lsls	r2, r3, #5
 8007d86:	69fb      	ldr	r3, [r7, #28]
 8007d88:	4413      	add	r3, r2
 8007d8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d8e:	691b      	ldr	r3, [r3, #16]
 8007d90:	69ba      	ldr	r2, [r7, #24]
 8007d92:	0151      	lsls	r1, r2, #5
 8007d94:	69fa      	ldr	r2, [r7, #28]
 8007d96:	440a      	add	r2, r1
 8007d98:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d9c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007da0:	6113      	str	r3, [r2, #16]
 8007da2:	e037      	b.n	8007e14 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	691a      	ldr	r2, [r3, #16]
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	4413      	add	r3, r2
 8007dae:	1e5a      	subs	r2, r3, #1
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	8afa      	ldrh	r2, [r7, #22]
 8007dc0:	fb03 f202 	mul.w	r2, r3, r2
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	015a      	lsls	r2, r3, #5
 8007dcc:	69fb      	ldr	r3, [r7, #28]
 8007dce:	4413      	add	r3, r2
 8007dd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dd4:	691a      	ldr	r2, [r3, #16]
 8007dd6:	8afb      	ldrh	r3, [r7, #22]
 8007dd8:	04d9      	lsls	r1, r3, #19
 8007dda:	4b38      	ldr	r3, [pc, #224]	@ (8007ebc <USB_EPStartXfer+0x538>)
 8007ddc:	400b      	ands	r3, r1
 8007dde:	69b9      	ldr	r1, [r7, #24]
 8007de0:	0148      	lsls	r0, r1, #5
 8007de2:	69f9      	ldr	r1, [r7, #28]
 8007de4:	4401      	add	r1, r0
 8007de6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007dea:	4313      	orrs	r3, r2
 8007dec:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007dee:	69bb      	ldr	r3, [r7, #24]
 8007df0:	015a      	lsls	r2, r3, #5
 8007df2:	69fb      	ldr	r3, [r7, #28]
 8007df4:	4413      	add	r3, r2
 8007df6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dfa:	691a      	ldr	r2, [r3, #16]
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	6a1b      	ldr	r3, [r3, #32]
 8007e00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e04:	69b9      	ldr	r1, [r7, #24]
 8007e06:	0148      	lsls	r0, r1, #5
 8007e08:	69f9      	ldr	r1, [r7, #28]
 8007e0a:	4401      	add	r1, r0
 8007e0c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007e10:	4313      	orrs	r3, r2
 8007e12:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007e14:	79fb      	ldrb	r3, [r7, #7]
 8007e16:	2b01      	cmp	r3, #1
 8007e18:	d10d      	bne.n	8007e36 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007e1a:	68bb      	ldr	r3, [r7, #8]
 8007e1c:	68db      	ldr	r3, [r3, #12]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d009      	beq.n	8007e36 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	68d9      	ldr	r1, [r3, #12]
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	015a      	lsls	r2, r3, #5
 8007e2a:	69fb      	ldr	r3, [r7, #28]
 8007e2c:	4413      	add	r3, r2
 8007e2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e32:	460a      	mov	r2, r1
 8007e34:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	791b      	ldrb	r3, [r3, #4]
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d128      	bne.n	8007e90 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007e3e:	69fb      	ldr	r3, [r7, #28]
 8007e40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d110      	bne.n	8007e70 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	015a      	lsls	r2, r3, #5
 8007e52:	69fb      	ldr	r3, [r7, #28]
 8007e54:	4413      	add	r3, r2
 8007e56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	69ba      	ldr	r2, [r7, #24]
 8007e5e:	0151      	lsls	r1, r2, #5
 8007e60:	69fa      	ldr	r2, [r7, #28]
 8007e62:	440a      	add	r2, r1
 8007e64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e68:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007e6c:	6013      	str	r3, [r2, #0]
 8007e6e:	e00f      	b.n	8007e90 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007e70:	69bb      	ldr	r3, [r7, #24]
 8007e72:	015a      	lsls	r2, r3, #5
 8007e74:	69fb      	ldr	r3, [r7, #28]
 8007e76:	4413      	add	r3, r2
 8007e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	69ba      	ldr	r2, [r7, #24]
 8007e80:	0151      	lsls	r1, r2, #5
 8007e82:	69fa      	ldr	r2, [r7, #28]
 8007e84:	440a      	add	r2, r1
 8007e86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e8e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007e90:	69bb      	ldr	r3, [r7, #24]
 8007e92:	015a      	lsls	r2, r3, #5
 8007e94:	69fb      	ldr	r3, [r7, #28]
 8007e96:	4413      	add	r3, r2
 8007e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	69ba      	ldr	r2, [r7, #24]
 8007ea0:	0151      	lsls	r1, r2, #5
 8007ea2:	69fa      	ldr	r2, [r7, #28]
 8007ea4:	440a      	add	r2, r1
 8007ea6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007eaa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007eae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3720      	adds	r7, #32
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	1ff80000 	.word	0x1ff80000

08007ec0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b087      	sub	sp, #28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	785b      	ldrb	r3, [r3, #1]
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d14a      	bne.n	8007f74 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ef2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ef6:	f040 8086 	bne.w	8008006 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	781b      	ldrb	r3, [r3, #0]
 8007efe:	015a      	lsls	r2, r3, #5
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	4413      	add	r3, r2
 8007f04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	683a      	ldr	r2, [r7, #0]
 8007f0c:	7812      	ldrb	r2, [r2, #0]
 8007f0e:	0151      	lsls	r1, r2, #5
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	440a      	add	r2, r1
 8007f14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f18:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007f1c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	015a      	lsls	r2, r3, #5
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	4413      	add	r3, r2
 8007f28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	7812      	ldrb	r2, [r2, #0]
 8007f32:	0151      	lsls	r1, r2, #5
 8007f34:	693a      	ldr	r2, [r7, #16]
 8007f36:	440a      	add	r2, r1
 8007f38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f3c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f40:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	3301      	adds	r3, #1
 8007f46:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d902      	bls.n	8007f58 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	75fb      	strb	r3, [r7, #23]
          break;
 8007f56:	e056      	b.n	8008006 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	015a      	lsls	r2, r3, #5
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	4413      	add	r3, r2
 8007f62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f70:	d0e7      	beq.n	8007f42 <USB_EPStopXfer+0x82>
 8007f72:	e048      	b.n	8008006 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	781b      	ldrb	r3, [r3, #0]
 8007f78:	015a      	lsls	r2, r3, #5
 8007f7a:	693b      	ldr	r3, [r7, #16]
 8007f7c:	4413      	add	r3, r2
 8007f7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f8c:	d13b      	bne.n	8008006 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	015a      	lsls	r2, r3, #5
 8007f94:	693b      	ldr	r3, [r7, #16]
 8007f96:	4413      	add	r3, r2
 8007f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	7812      	ldrb	r2, [r2, #0]
 8007fa2:	0151      	lsls	r1, r2, #5
 8007fa4:	693a      	ldr	r2, [r7, #16]
 8007fa6:	440a      	add	r2, r1
 8007fa8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007fb0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	015a      	lsls	r2, r3, #5
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	4413      	add	r3, r2
 8007fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	683a      	ldr	r2, [r7, #0]
 8007fc4:	7812      	ldrb	r2, [r2, #0]
 8007fc6:	0151      	lsls	r1, r2, #5
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	440a      	add	r2, r1
 8007fcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007fd0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007fd4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d902      	bls.n	8007fec <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	75fb      	strb	r3, [r7, #23]
          break;
 8007fea:	e00c      	b.n	8008006 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	015a      	lsls	r2, r3, #5
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	4413      	add	r3, r2
 8007ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008000:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008004:	d0e7      	beq.n	8007fd6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008006:	7dfb      	ldrb	r3, [r7, #23]
}
 8008008:	4618      	mov	r0, r3
 800800a:	371c      	adds	r7, #28
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr

08008014 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008014:	b480      	push	{r7}
 8008016:	b089      	sub	sp, #36	@ 0x24
 8008018:	af00      	add	r7, sp, #0
 800801a:	60f8      	str	r0, [r7, #12]
 800801c:	60b9      	str	r1, [r7, #8]
 800801e:	4611      	mov	r1, r2
 8008020:	461a      	mov	r2, r3
 8008022:	460b      	mov	r3, r1
 8008024:	71fb      	strb	r3, [r7, #7]
 8008026:	4613      	mov	r3, r2
 8008028:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008032:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008036:	2b00      	cmp	r3, #0
 8008038:	d123      	bne.n	8008082 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800803a:	88bb      	ldrh	r3, [r7, #4]
 800803c:	3303      	adds	r3, #3
 800803e:	089b      	lsrs	r3, r3, #2
 8008040:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008042:	2300      	movs	r3, #0
 8008044:	61bb      	str	r3, [r7, #24]
 8008046:	e018      	b.n	800807a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008048:	79fb      	ldrb	r3, [r7, #7]
 800804a:	031a      	lsls	r2, r3, #12
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	4413      	add	r3, r2
 8008050:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008054:	461a      	mov	r2, r3
 8008056:	69fb      	ldr	r3, [r7, #28]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	3301      	adds	r3, #1
 8008060:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	3301      	adds	r3, #1
 8008066:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	3301      	adds	r3, #1
 800806c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800806e:	69fb      	ldr	r3, [r7, #28]
 8008070:	3301      	adds	r3, #1
 8008072:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	3301      	adds	r3, #1
 8008078:	61bb      	str	r3, [r7, #24]
 800807a:	69ba      	ldr	r2, [r7, #24]
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	429a      	cmp	r2, r3
 8008080:	d3e2      	bcc.n	8008048 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008082:	2300      	movs	r3, #0
}
 8008084:	4618      	mov	r0, r3
 8008086:	3724      	adds	r7, #36	@ 0x24
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008090:	b480      	push	{r7}
 8008092:	b08b      	sub	sp, #44	@ 0x2c
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	4613      	mov	r3, r2
 800809c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80080a6:	88fb      	ldrh	r3, [r7, #6]
 80080a8:	089b      	lsrs	r3, r3, #2
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80080ae:	88fb      	ldrh	r3, [r7, #6]
 80080b0:	f003 0303 	and.w	r3, r3, #3
 80080b4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80080b6:	2300      	movs	r3, #0
 80080b8:	623b      	str	r3, [r7, #32]
 80080ba:	e014      	b.n	80080e6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c6:	601a      	str	r2, [r3, #0]
    pDest++;
 80080c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ca:	3301      	adds	r3, #1
 80080cc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80080ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d0:	3301      	adds	r3, #1
 80080d2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80080d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d6:	3301      	adds	r3, #1
 80080d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80080da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080dc:	3301      	adds	r3, #1
 80080de:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80080e0:	6a3b      	ldr	r3, [r7, #32]
 80080e2:	3301      	adds	r3, #1
 80080e4:	623b      	str	r3, [r7, #32]
 80080e6:	6a3a      	ldr	r2, [r7, #32]
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d3e6      	bcc.n	80080bc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80080ee:	8bfb      	ldrh	r3, [r7, #30]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d01e      	beq.n	8008132 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80080f4:	2300      	movs	r3, #0
 80080f6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080fe:	461a      	mov	r2, r3
 8008100:	f107 0310 	add.w	r3, r7, #16
 8008104:	6812      	ldr	r2, [r2, #0]
 8008106:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008108:	693a      	ldr	r2, [r7, #16]
 800810a:	6a3b      	ldr	r3, [r7, #32]
 800810c:	b2db      	uxtb	r3, r3
 800810e:	00db      	lsls	r3, r3, #3
 8008110:	fa22 f303 	lsr.w	r3, r2, r3
 8008114:	b2da      	uxtb	r2, r3
 8008116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008118:	701a      	strb	r2, [r3, #0]
      i++;
 800811a:	6a3b      	ldr	r3, [r7, #32]
 800811c:	3301      	adds	r3, #1
 800811e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008122:	3301      	adds	r3, #1
 8008124:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008126:	8bfb      	ldrh	r3, [r7, #30]
 8008128:	3b01      	subs	r3, #1
 800812a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800812c:	8bfb      	ldrh	r3, [r7, #30]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1ea      	bne.n	8008108 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008134:	4618      	mov	r0, r3
 8008136:	372c      	adds	r7, #44	@ 0x2c
 8008138:	46bd      	mov	sp, r7
 800813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813e:	4770      	bx	lr

08008140 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	785b      	ldrb	r3, [r3, #1]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d12c      	bne.n	80081b6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	015a      	lsls	r2, r3, #5
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	4413      	add	r3, r2
 8008164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	db12      	blt.n	8008194 <USB_EPSetStall+0x54>
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d00f      	beq.n	8008194 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	015a      	lsls	r2, r3, #5
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	4413      	add	r3, r2
 800817c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	68ba      	ldr	r2, [r7, #8]
 8008184:	0151      	lsls	r1, r2, #5
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	440a      	add	r2, r1
 800818a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800818e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008192:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	015a      	lsls	r2, r3, #5
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	4413      	add	r3, r2
 800819c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	0151      	lsls	r1, r2, #5
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	440a      	add	r2, r1
 80081aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081ae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80081b2:	6013      	str	r3, [r2, #0]
 80081b4:	e02b      	b.n	800820e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	015a      	lsls	r2, r3, #5
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	4413      	add	r3, r2
 80081be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	db12      	blt.n	80081ee <USB_EPSetStall+0xae>
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00f      	beq.n	80081ee <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	015a      	lsls	r2, r3, #5
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	4413      	add	r3, r2
 80081d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	68ba      	ldr	r2, [r7, #8]
 80081de:	0151      	lsls	r1, r2, #5
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	440a      	add	r2, r1
 80081e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081e8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80081ec:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	015a      	lsls	r2, r3, #5
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	4413      	add	r3, r2
 80081f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	68ba      	ldr	r2, [r7, #8]
 80081fe:	0151      	lsls	r1, r2, #5
 8008200:	68fa      	ldr	r2, [r7, #12]
 8008202:	440a      	add	r2, r1
 8008204:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008208:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800820c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800820e:	2300      	movs	r3, #0
}
 8008210:	4618      	mov	r0, r3
 8008212:	3714      	adds	r7, #20
 8008214:	46bd      	mov	sp, r7
 8008216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821a:	4770      	bx	lr

0800821c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800821c:	b480      	push	{r7}
 800821e:	b085      	sub	sp, #20
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	781b      	ldrb	r3, [r3, #0]
 800822e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	785b      	ldrb	r3, [r3, #1]
 8008234:	2b01      	cmp	r3, #1
 8008236:	d128      	bne.n	800828a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	015a      	lsls	r2, r3, #5
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	4413      	add	r3, r2
 8008240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68ba      	ldr	r2, [r7, #8]
 8008248:	0151      	lsls	r1, r2, #5
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	440a      	add	r2, r1
 800824e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008252:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008256:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	791b      	ldrb	r3, [r3, #4]
 800825c:	2b03      	cmp	r3, #3
 800825e:	d003      	beq.n	8008268 <USB_EPClearStall+0x4c>
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	791b      	ldrb	r3, [r3, #4]
 8008264:	2b02      	cmp	r3, #2
 8008266:	d138      	bne.n	80082da <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	015a      	lsls	r2, r3, #5
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	4413      	add	r3, r2
 8008270:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	68ba      	ldr	r2, [r7, #8]
 8008278:	0151      	lsls	r1, r2, #5
 800827a:	68fa      	ldr	r2, [r7, #12]
 800827c:	440a      	add	r2, r1
 800827e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008282:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008286:	6013      	str	r3, [r2, #0]
 8008288:	e027      	b.n	80082da <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	015a      	lsls	r2, r3, #5
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	4413      	add	r3, r2
 8008292:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	68ba      	ldr	r2, [r7, #8]
 800829a:	0151      	lsls	r1, r2, #5
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	440a      	add	r2, r1
 80082a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80082a8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	791b      	ldrb	r3, [r3, #4]
 80082ae:	2b03      	cmp	r3, #3
 80082b0:	d003      	beq.n	80082ba <USB_EPClearStall+0x9e>
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	791b      	ldrb	r3, [r3, #4]
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d10f      	bne.n	80082da <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	015a      	lsls	r2, r3, #5
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	4413      	add	r3, r2
 80082c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	68ba      	ldr	r2, [r7, #8]
 80082ca:	0151      	lsls	r1, r2, #5
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	440a      	add	r2, r1
 80082d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082d8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3714      	adds	r7, #20
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b085      	sub	sp, #20
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	460b      	mov	r3, r1
 80082f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	68fa      	ldr	r2, [r7, #12]
 8008302:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008306:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800830a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008312:	681a      	ldr	r2, [r3, #0]
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	011b      	lsls	r3, r3, #4
 8008318:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800831c:	68f9      	ldr	r1, [r7, #12]
 800831e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008322:	4313      	orrs	r3, r2
 8008324:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008326:	2300      	movs	r3, #0
}
 8008328:	4618      	mov	r0, r3
 800832a:	3714      	adds	r7, #20
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008334:	b480      	push	{r7}
 8008336:	b085      	sub	sp, #20
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800834e:	f023 0303 	bic.w	r3, r3, #3
 8008352:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	68fa      	ldr	r2, [r7, #12]
 800835e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008362:	f023 0302 	bic.w	r3, r3, #2
 8008366:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3714      	adds	r7, #20
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr

08008376 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008376:	b480      	push	{r7}
 8008378:	b085      	sub	sp, #20
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008390:	f023 0303 	bic.w	r3, r3, #3
 8008394:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083a4:	f043 0302 	orr.w	r3, r3, #2
 80083a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083aa:	2300      	movs	r3, #0
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3714      	adds	r7, #20
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80083b8:	b480      	push	{r7}
 80083ba:	b085      	sub	sp, #20
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	695b      	ldr	r3, [r3, #20]
 80083c4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	699b      	ldr	r3, [r3, #24]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	4013      	ands	r3, r2
 80083ce:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80083d0:	68fb      	ldr	r3, [r7, #12]
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	3714      	adds	r7, #20
 80083d6:	46bd      	mov	sp, r7
 80083d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083dc:	4770      	bx	lr

080083de <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80083de:	b480      	push	{r7}
 80083e0:	b085      	sub	sp, #20
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083f0:	699b      	ldr	r3, [r3, #24]
 80083f2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083fa:	69db      	ldr	r3, [r3, #28]
 80083fc:	68ba      	ldr	r2, [r7, #8]
 80083fe:	4013      	ands	r3, r2
 8008400:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	0c1b      	lsrs	r3, r3, #16
}
 8008406:	4618      	mov	r0, r3
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr

08008412 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008412:	b480      	push	{r7}
 8008414:	b085      	sub	sp, #20
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008424:	699b      	ldr	r3, [r3, #24]
 8008426:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800842e:	69db      	ldr	r3, [r3, #28]
 8008430:	68ba      	ldr	r2, [r7, #8]
 8008432:	4013      	ands	r3, r2
 8008434:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	b29b      	uxth	r3, r3
}
 800843a:	4618      	mov	r0, r3
 800843c:	3714      	adds	r7, #20
 800843e:	46bd      	mov	sp, r7
 8008440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008444:	4770      	bx	lr

08008446 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008446:	b480      	push	{r7}
 8008448:	b085      	sub	sp, #20
 800844a:	af00      	add	r7, sp, #0
 800844c:	6078      	str	r0, [r7, #4]
 800844e:	460b      	mov	r3, r1
 8008450:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008456:	78fb      	ldrb	r3, [r7, #3]
 8008458:	015a      	lsls	r2, r3, #5
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	4413      	add	r3, r2
 800845e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800846c:	695b      	ldr	r3, [r3, #20]
 800846e:	68ba      	ldr	r2, [r7, #8]
 8008470:	4013      	ands	r3, r2
 8008472:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008474:	68bb      	ldr	r3, [r7, #8]
}
 8008476:	4618      	mov	r0, r3
 8008478:	3714      	adds	r7, #20
 800847a:	46bd      	mov	sp, r7
 800847c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008480:	4770      	bx	lr

08008482 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008482:	b480      	push	{r7}
 8008484:	b087      	sub	sp, #28
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
 800848a:	460b      	mov	r3, r1
 800848c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008498:	691b      	ldr	r3, [r3, #16]
 800849a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084a4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80084a6:	78fb      	ldrb	r3, [r7, #3]
 80084a8:	f003 030f 	and.w	r3, r3, #15
 80084ac:	68fa      	ldr	r2, [r7, #12]
 80084ae:	fa22 f303 	lsr.w	r3, r2, r3
 80084b2:	01db      	lsls	r3, r3, #7
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	4313      	orrs	r3, r2
 80084ba:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80084bc:	78fb      	ldrb	r3, [r7, #3]
 80084be:	015a      	lsls	r2, r3, #5
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	4413      	add	r3, r2
 80084c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084c8:	689b      	ldr	r3, [r3, #8]
 80084ca:	693a      	ldr	r2, [r7, #16]
 80084cc:	4013      	ands	r3, r2
 80084ce:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80084d0:	68bb      	ldr	r3, [r7, #8]
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	371c      	adds	r7, #28
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr

080084de <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80084de:	b480      	push	{r7}
 80084e0:	b083      	sub	sp, #12
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	f003 0301 	and.w	r3, r3, #1
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	370c      	adds	r7, #12
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr

080084fa <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80084fa:	b480      	push	{r7}
 80084fc:	b085      	sub	sp, #20
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008514:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008518:	f023 0307 	bic.w	r3, r3, #7
 800851c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	68fa      	ldr	r2, [r7, #12]
 8008528:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800852c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008530:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008532:	2300      	movs	r3, #0
}
 8008534:	4618      	mov	r0, r3
 8008536:	3714      	adds	r7, #20
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008540:	b480      	push	{r7}
 8008542:	b087      	sub	sp, #28
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	460b      	mov	r3, r1
 800854a:	607a      	str	r2, [r7, #4]
 800854c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	333c      	adds	r3, #60	@ 0x3c
 8008556:	3304      	adds	r3, #4
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	4a26      	ldr	r2, [pc, #152]	@ (80085f8 <USB_EP0_OutStart+0xb8>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d90a      	bls.n	800857a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008570:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008574:	d101      	bne.n	800857a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008576:	2300      	movs	r3, #0
 8008578:	e037      	b.n	80085ea <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008580:	461a      	mov	r2, r3
 8008582:	2300      	movs	r3, #0
 8008584:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800858c:	691b      	ldr	r3, [r3, #16]
 800858e:	697a      	ldr	r2, [r7, #20]
 8008590:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008594:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008598:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800859a:	697b      	ldr	r3, [r7, #20]
 800859c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085a0:	691b      	ldr	r3, [r3, #16]
 80085a2:	697a      	ldr	r2, [r7, #20]
 80085a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085a8:	f043 0318 	orr.w	r3, r3, #24
 80085ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085b4:	691b      	ldr	r3, [r3, #16]
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085bc:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80085c0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80085c2:	7afb      	ldrb	r3, [r7, #11]
 80085c4:	2b01      	cmp	r3, #1
 80085c6:	d10f      	bne.n	80085e8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085ce:	461a      	mov	r2, r3
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	697a      	ldr	r2, [r7, #20]
 80085de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085e2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80085e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	371c      	adds	r7, #28
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr
 80085f6:	bf00      	nop
 80085f8:	4f54300a 	.word	0x4f54300a

080085fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b085      	sub	sp, #20
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008604:	2300      	movs	r3, #0
 8008606:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	3301      	adds	r3, #1
 800860c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008614:	d901      	bls.n	800861a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008616:	2303      	movs	r3, #3
 8008618:	e022      	b.n	8008660 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	691b      	ldr	r3, [r3, #16]
 800861e:	2b00      	cmp	r3, #0
 8008620:	daf2      	bge.n	8008608 <USB_CoreReset+0xc>

  count = 10U;
 8008622:	230a      	movs	r3, #10
 8008624:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008626:	e002      	b.n	800862e <USB_CoreReset+0x32>
  {
    count--;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	3b01      	subs	r3, #1
 800862c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d1f9      	bne.n	8008628 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	691b      	ldr	r3, [r3, #16]
 8008638:	f043 0201 	orr.w	r2, r3, #1
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	3301      	adds	r3, #1
 8008644:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800864c:	d901      	bls.n	8008652 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800864e:	2303      	movs	r3, #3
 8008650:	e006      	b.n	8008660 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	691b      	ldr	r3, [r3, #16]
 8008656:	f003 0301 	and.w	r3, r3, #1
 800865a:	2b01      	cmp	r3, #1
 800865c:	d0f0      	beq.n	8008640 <USB_CoreReset+0x44>

  return HAL_OK;
 800865e:	2300      	movs	r3, #0
}
 8008660:	4618      	mov	r0, r3
 8008662:	3714      	adds	r7, #20
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr

0800866c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b084      	sub	sp, #16
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	460b      	mov	r3, r1
 8008676:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008678:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800867c:	f002 fcba 	bl	800aff4 <USBD_static_malloc>
 8008680:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d109      	bne.n	800869c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	32b0      	adds	r2, #176	@ 0xb0
 8008692:	2100      	movs	r1, #0
 8008694:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008698:	2302      	movs	r3, #2
 800869a:	e0d4      	b.n	8008846 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800869c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80086a0:	2100      	movs	r1, #0
 80086a2:	68f8      	ldr	r0, [r7, #12]
 80086a4:	f002 fd1e 	bl	800b0e4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	32b0      	adds	r2, #176	@ 0xb0
 80086b2:	68f9      	ldr	r1, [r7, #12]
 80086b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	32b0      	adds	r2, #176	@ 0xb0
 80086c2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	7c1b      	ldrb	r3, [r3, #16]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d138      	bne.n	8008746 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80086d4:	4b5e      	ldr	r3, [pc, #376]	@ (8008850 <USBD_CDC_Init+0x1e4>)
 80086d6:	7819      	ldrb	r1, [r3, #0]
 80086d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80086dc:	2202      	movs	r2, #2
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f002 fb65 	bl	800adae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80086e4:	4b5a      	ldr	r3, [pc, #360]	@ (8008850 <USBD_CDC_Init+0x1e4>)
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	f003 020f 	and.w	r2, r3, #15
 80086ec:	6879      	ldr	r1, [r7, #4]
 80086ee:	4613      	mov	r3, r2
 80086f0:	009b      	lsls	r3, r3, #2
 80086f2:	4413      	add	r3, r2
 80086f4:	009b      	lsls	r3, r3, #2
 80086f6:	440b      	add	r3, r1
 80086f8:	3323      	adds	r3, #35	@ 0x23
 80086fa:	2201      	movs	r2, #1
 80086fc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80086fe:	4b55      	ldr	r3, [pc, #340]	@ (8008854 <USBD_CDC_Init+0x1e8>)
 8008700:	7819      	ldrb	r1, [r3, #0]
 8008702:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008706:	2202      	movs	r2, #2
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f002 fb50 	bl	800adae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800870e:	4b51      	ldr	r3, [pc, #324]	@ (8008854 <USBD_CDC_Init+0x1e8>)
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	f003 020f 	and.w	r2, r3, #15
 8008716:	6879      	ldr	r1, [r7, #4]
 8008718:	4613      	mov	r3, r2
 800871a:	009b      	lsls	r3, r3, #2
 800871c:	4413      	add	r3, r2
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	440b      	add	r3, r1
 8008722:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008726:	2201      	movs	r2, #1
 8008728:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800872a:	4b4b      	ldr	r3, [pc, #300]	@ (8008858 <USBD_CDC_Init+0x1ec>)
 800872c:	781b      	ldrb	r3, [r3, #0]
 800872e:	f003 020f 	and.w	r2, r3, #15
 8008732:	6879      	ldr	r1, [r7, #4]
 8008734:	4613      	mov	r3, r2
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	4413      	add	r3, r2
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	440b      	add	r3, r1
 800873e:	331c      	adds	r3, #28
 8008740:	2210      	movs	r2, #16
 8008742:	601a      	str	r2, [r3, #0]
 8008744:	e035      	b.n	80087b2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008746:	4b42      	ldr	r3, [pc, #264]	@ (8008850 <USBD_CDC_Init+0x1e4>)
 8008748:	7819      	ldrb	r1, [r3, #0]
 800874a:	2340      	movs	r3, #64	@ 0x40
 800874c:	2202      	movs	r2, #2
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f002 fb2d 	bl	800adae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008754:	4b3e      	ldr	r3, [pc, #248]	@ (8008850 <USBD_CDC_Init+0x1e4>)
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	f003 020f 	and.w	r2, r3, #15
 800875c:	6879      	ldr	r1, [r7, #4]
 800875e:	4613      	mov	r3, r2
 8008760:	009b      	lsls	r3, r3, #2
 8008762:	4413      	add	r3, r2
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	440b      	add	r3, r1
 8008768:	3323      	adds	r3, #35	@ 0x23
 800876a:	2201      	movs	r2, #1
 800876c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800876e:	4b39      	ldr	r3, [pc, #228]	@ (8008854 <USBD_CDC_Init+0x1e8>)
 8008770:	7819      	ldrb	r1, [r3, #0]
 8008772:	2340      	movs	r3, #64	@ 0x40
 8008774:	2202      	movs	r2, #2
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f002 fb19 	bl	800adae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800877c:	4b35      	ldr	r3, [pc, #212]	@ (8008854 <USBD_CDC_Init+0x1e8>)
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	f003 020f 	and.w	r2, r3, #15
 8008784:	6879      	ldr	r1, [r7, #4]
 8008786:	4613      	mov	r3, r2
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	4413      	add	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	440b      	add	r3, r1
 8008790:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008794:	2201      	movs	r2, #1
 8008796:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008798:	4b2f      	ldr	r3, [pc, #188]	@ (8008858 <USBD_CDC_Init+0x1ec>)
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	f003 020f 	and.w	r2, r3, #15
 80087a0:	6879      	ldr	r1, [r7, #4]
 80087a2:	4613      	mov	r3, r2
 80087a4:	009b      	lsls	r3, r3, #2
 80087a6:	4413      	add	r3, r2
 80087a8:	009b      	lsls	r3, r3, #2
 80087aa:	440b      	add	r3, r1
 80087ac:	331c      	adds	r3, #28
 80087ae:	2210      	movs	r2, #16
 80087b0:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80087b2:	4b29      	ldr	r3, [pc, #164]	@ (8008858 <USBD_CDC_Init+0x1ec>)
 80087b4:	7819      	ldrb	r1, [r3, #0]
 80087b6:	2308      	movs	r3, #8
 80087b8:	2203      	movs	r2, #3
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f002 faf7 	bl	800adae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80087c0:	4b25      	ldr	r3, [pc, #148]	@ (8008858 <USBD_CDC_Init+0x1ec>)
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	f003 020f 	and.w	r2, r3, #15
 80087c8:	6879      	ldr	r1, [r7, #4]
 80087ca:	4613      	mov	r3, r2
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	4413      	add	r3, r2
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	440b      	add	r3, r1
 80087d4:	3323      	adds	r3, #35	@ 0x23
 80087d6:	2201      	movs	r2, #1
 80087d8:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2200      	movs	r2, #0
 80087de:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	33b0      	adds	r3, #176	@ 0xb0
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	2200      	movs	r2, #0
 80087fa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2200      	movs	r2, #0
 8008802:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800880c:	2b00      	cmp	r3, #0
 800880e:	d101      	bne.n	8008814 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008810:	2302      	movs	r3, #2
 8008812:	e018      	b.n	8008846 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	7c1b      	ldrb	r3, [r3, #16]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d10a      	bne.n	8008832 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800881c:	4b0d      	ldr	r3, [pc, #52]	@ (8008854 <USBD_CDC_Init+0x1e8>)
 800881e:	7819      	ldrb	r1, [r3, #0]
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008826:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f002 fbae 	bl	800af8c <USBD_LL_PrepareReceive>
 8008830:	e008      	b.n	8008844 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008832:	4b08      	ldr	r3, [pc, #32]	@ (8008854 <USBD_CDC_Init+0x1e8>)
 8008834:	7819      	ldrb	r1, [r3, #0]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800883c:	2340      	movs	r3, #64	@ 0x40
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f002 fba4 	bl	800af8c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008844:	2300      	movs	r3, #0
}
 8008846:	4618      	mov	r0, r3
 8008848:	3710      	adds	r7, #16
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	20000093 	.word	0x20000093
 8008854:	20000094 	.word	0x20000094
 8008858:	20000095 	.word	0x20000095

0800885c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	460b      	mov	r3, r1
 8008866:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008868:	4b3a      	ldr	r3, [pc, #232]	@ (8008954 <USBD_CDC_DeInit+0xf8>)
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	4619      	mov	r1, r3
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f002 fac3 	bl	800adfa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008874:	4b37      	ldr	r3, [pc, #220]	@ (8008954 <USBD_CDC_DeInit+0xf8>)
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	f003 020f 	and.w	r2, r3, #15
 800887c:	6879      	ldr	r1, [r7, #4]
 800887e:	4613      	mov	r3, r2
 8008880:	009b      	lsls	r3, r3, #2
 8008882:	4413      	add	r3, r2
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	440b      	add	r3, r1
 8008888:	3323      	adds	r3, #35	@ 0x23
 800888a:	2200      	movs	r2, #0
 800888c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800888e:	4b32      	ldr	r3, [pc, #200]	@ (8008958 <USBD_CDC_DeInit+0xfc>)
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	4619      	mov	r1, r3
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f002 fab0 	bl	800adfa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800889a:	4b2f      	ldr	r3, [pc, #188]	@ (8008958 <USBD_CDC_DeInit+0xfc>)
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	f003 020f 	and.w	r2, r3, #15
 80088a2:	6879      	ldr	r1, [r7, #4]
 80088a4:	4613      	mov	r3, r2
 80088a6:	009b      	lsls	r3, r3, #2
 80088a8:	4413      	add	r3, r2
 80088aa:	009b      	lsls	r3, r3, #2
 80088ac:	440b      	add	r3, r1
 80088ae:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80088b2:	2200      	movs	r2, #0
 80088b4:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80088b6:	4b29      	ldr	r3, [pc, #164]	@ (800895c <USBD_CDC_DeInit+0x100>)
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	4619      	mov	r1, r3
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f002 fa9c 	bl	800adfa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80088c2:	4b26      	ldr	r3, [pc, #152]	@ (800895c <USBD_CDC_DeInit+0x100>)
 80088c4:	781b      	ldrb	r3, [r3, #0]
 80088c6:	f003 020f 	and.w	r2, r3, #15
 80088ca:	6879      	ldr	r1, [r7, #4]
 80088cc:	4613      	mov	r3, r2
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	4413      	add	r3, r2
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	440b      	add	r3, r1
 80088d6:	3323      	adds	r3, #35	@ 0x23
 80088d8:	2200      	movs	r2, #0
 80088da:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80088dc:	4b1f      	ldr	r3, [pc, #124]	@ (800895c <USBD_CDC_DeInit+0x100>)
 80088de:	781b      	ldrb	r3, [r3, #0]
 80088e0:	f003 020f 	and.w	r2, r3, #15
 80088e4:	6879      	ldr	r1, [r7, #4]
 80088e6:	4613      	mov	r3, r2
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	4413      	add	r3, r2
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	440b      	add	r3, r1
 80088f0:	331c      	adds	r3, #28
 80088f2:	2200      	movs	r2, #0
 80088f4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	32b0      	adds	r2, #176	@ 0xb0
 8008900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d01f      	beq.n	8008948 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800890e:	687a      	ldr	r2, [r7, #4]
 8008910:	33b0      	adds	r3, #176	@ 0xb0
 8008912:	009b      	lsls	r3, r3, #2
 8008914:	4413      	add	r3, r2
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	32b0      	adds	r2, #176	@ 0xb0
 8008926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800892a:	4618      	mov	r0, r3
 800892c:	f002 fb70 	bl	800b010 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	32b0      	adds	r2, #176	@ 0xb0
 800893a:	2100      	movs	r1, #0
 800893c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2200      	movs	r2, #0
 8008944:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008948:	2300      	movs	r3, #0
}
 800894a:	4618      	mov	r0, r3
 800894c:	3708      	adds	r7, #8
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}
 8008952:	bf00      	nop
 8008954:	20000093 	.word	0x20000093
 8008958:	20000094 	.word	0x20000094
 800895c:	20000095 	.word	0x20000095

08008960 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b086      	sub	sp, #24
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	32b0      	adds	r2, #176	@ 0xb0
 8008974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008978:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800897a:	2300      	movs	r3, #0
 800897c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800897e:	2300      	movs	r3, #0
 8008980:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008982:	2300      	movs	r3, #0
 8008984:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d101      	bne.n	8008990 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800898c:	2303      	movs	r3, #3
 800898e:	e0bf      	b.n	8008b10 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008998:	2b00      	cmp	r3, #0
 800899a:	d050      	beq.n	8008a3e <USBD_CDC_Setup+0xde>
 800899c:	2b20      	cmp	r3, #32
 800899e:	f040 80af 	bne.w	8008b00 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	88db      	ldrh	r3, [r3, #6]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d03a      	beq.n	8008a20 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	781b      	ldrb	r3, [r3, #0]
 80089ae:	b25b      	sxtb	r3, r3
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	da1b      	bge.n	80089ec <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089ba:	687a      	ldr	r2, [r7, #4]
 80089bc:	33b0      	adds	r3, #176	@ 0xb0
 80089be:	009b      	lsls	r3, r3, #2
 80089c0:	4413      	add	r3, r2
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	683a      	ldr	r2, [r7, #0]
 80089c8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80089ca:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80089cc:	683a      	ldr	r2, [r7, #0]
 80089ce:	88d2      	ldrh	r2, [r2, #6]
 80089d0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	88db      	ldrh	r3, [r3, #6]
 80089d6:	2b07      	cmp	r3, #7
 80089d8:	bf28      	it	cs
 80089da:	2307      	movcs	r3, #7
 80089dc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	89fa      	ldrh	r2, [r7, #14]
 80089e2:	4619      	mov	r1, r3
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f001 fda7 	bl	800a538 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80089ea:	e090      	b.n	8008b0e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	785a      	ldrb	r2, [r3, #1]
 80089f0:	693b      	ldr	r3, [r7, #16]
 80089f2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	88db      	ldrh	r3, [r3, #6]
 80089fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80089fc:	d803      	bhi.n	8008a06 <USBD_CDC_Setup+0xa6>
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	88db      	ldrh	r3, [r3, #6]
 8008a02:	b2da      	uxtb	r2, r3
 8008a04:	e000      	b.n	8008a08 <USBD_CDC_Setup+0xa8>
 8008a06:	2240      	movs	r2, #64	@ 0x40
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008a0e:	6939      	ldr	r1, [r7, #16]
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008a16:	461a      	mov	r2, r3
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f001 fdbc 	bl	800a596 <USBD_CtlPrepareRx>
      break;
 8008a1e:	e076      	b.n	8008b0e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	33b0      	adds	r3, #176	@ 0xb0
 8008a2a:	009b      	lsls	r3, r3, #2
 8008a2c:	4413      	add	r3, r2
 8008a2e:	685b      	ldr	r3, [r3, #4]
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	7850      	ldrb	r0, [r2, #1]
 8008a36:	2200      	movs	r2, #0
 8008a38:	6839      	ldr	r1, [r7, #0]
 8008a3a:	4798      	blx	r3
      break;
 8008a3c:	e067      	b.n	8008b0e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	785b      	ldrb	r3, [r3, #1]
 8008a42:	2b0b      	cmp	r3, #11
 8008a44:	d851      	bhi.n	8008aea <USBD_CDC_Setup+0x18a>
 8008a46:	a201      	add	r2, pc, #4	@ (adr r2, 8008a4c <USBD_CDC_Setup+0xec>)
 8008a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a4c:	08008a7d 	.word	0x08008a7d
 8008a50:	08008af9 	.word	0x08008af9
 8008a54:	08008aeb 	.word	0x08008aeb
 8008a58:	08008aeb 	.word	0x08008aeb
 8008a5c:	08008aeb 	.word	0x08008aeb
 8008a60:	08008aeb 	.word	0x08008aeb
 8008a64:	08008aeb 	.word	0x08008aeb
 8008a68:	08008aeb 	.word	0x08008aeb
 8008a6c:	08008aeb 	.word	0x08008aeb
 8008a70:	08008aeb 	.word	0x08008aeb
 8008a74:	08008aa7 	.word	0x08008aa7
 8008a78:	08008ad1 	.word	0x08008ad1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	2b03      	cmp	r3, #3
 8008a86:	d107      	bne.n	8008a98 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008a88:	f107 030a 	add.w	r3, r7, #10
 8008a8c:	2202      	movs	r2, #2
 8008a8e:	4619      	mov	r1, r3
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f001 fd51 	bl	800a538 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a96:	e032      	b.n	8008afe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008a98:	6839      	ldr	r1, [r7, #0]
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f001 fccf 	bl	800a43e <USBD_CtlError>
            ret = USBD_FAIL;
 8008aa0:	2303      	movs	r3, #3
 8008aa2:	75fb      	strb	r3, [r7, #23]
          break;
 8008aa4:	e02b      	b.n	8008afe <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008aac:	b2db      	uxtb	r3, r3
 8008aae:	2b03      	cmp	r3, #3
 8008ab0:	d107      	bne.n	8008ac2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008ab2:	f107 030d 	add.w	r3, r7, #13
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	4619      	mov	r1, r3
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f001 fd3c 	bl	800a538 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008ac0:	e01d      	b.n	8008afe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008ac2:	6839      	ldr	r1, [r7, #0]
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f001 fcba 	bl	800a43e <USBD_CtlError>
            ret = USBD_FAIL;
 8008aca:	2303      	movs	r3, #3
 8008acc:	75fb      	strb	r3, [r7, #23]
          break;
 8008ace:	e016      	b.n	8008afe <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ad6:	b2db      	uxtb	r3, r3
 8008ad8:	2b03      	cmp	r3, #3
 8008ada:	d00f      	beq.n	8008afc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008adc:	6839      	ldr	r1, [r7, #0]
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f001 fcad 	bl	800a43e <USBD_CtlError>
            ret = USBD_FAIL;
 8008ae4:	2303      	movs	r3, #3
 8008ae6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008ae8:	e008      	b.n	8008afc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008aea:	6839      	ldr	r1, [r7, #0]
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f001 fca6 	bl	800a43e <USBD_CtlError>
          ret = USBD_FAIL;
 8008af2:	2303      	movs	r3, #3
 8008af4:	75fb      	strb	r3, [r7, #23]
          break;
 8008af6:	e002      	b.n	8008afe <USBD_CDC_Setup+0x19e>
          break;
 8008af8:	bf00      	nop
 8008afa:	e008      	b.n	8008b0e <USBD_CDC_Setup+0x1ae>
          break;
 8008afc:	bf00      	nop
      }
      break;
 8008afe:	e006      	b.n	8008b0e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008b00:	6839      	ldr	r1, [r7, #0]
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f001 fc9b 	bl	800a43e <USBD_CtlError>
      ret = USBD_FAIL;
 8008b08:	2303      	movs	r3, #3
 8008b0a:	75fb      	strb	r3, [r7, #23]
      break;
 8008b0c:	bf00      	nop
  }

  return (uint8_t)ret;
 8008b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b10:	4618      	mov	r0, r3
 8008b12:	3718      	adds	r7, #24
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}

08008b18 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b084      	sub	sp, #16
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	460b      	mov	r3, r1
 8008b22:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008b2a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	32b0      	adds	r2, #176	@ 0xb0
 8008b36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d101      	bne.n	8008b42 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008b3e:	2303      	movs	r3, #3
 8008b40:	e065      	b.n	8008c0e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	32b0      	adds	r2, #176	@ 0xb0
 8008b4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b50:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008b52:	78fb      	ldrb	r3, [r7, #3]
 8008b54:	f003 020f 	and.w	r2, r3, #15
 8008b58:	6879      	ldr	r1, [r7, #4]
 8008b5a:	4613      	mov	r3, r2
 8008b5c:	009b      	lsls	r3, r3, #2
 8008b5e:	4413      	add	r3, r2
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	440b      	add	r3, r1
 8008b64:	3314      	adds	r3, #20
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d02f      	beq.n	8008bcc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008b6c:	78fb      	ldrb	r3, [r7, #3]
 8008b6e:	f003 020f 	and.w	r2, r3, #15
 8008b72:	6879      	ldr	r1, [r7, #4]
 8008b74:	4613      	mov	r3, r2
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	4413      	add	r3, r2
 8008b7a:	009b      	lsls	r3, r3, #2
 8008b7c:	440b      	add	r3, r1
 8008b7e:	3314      	adds	r3, #20
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	78fb      	ldrb	r3, [r7, #3]
 8008b84:	f003 010f 	and.w	r1, r3, #15
 8008b88:	68f8      	ldr	r0, [r7, #12]
 8008b8a:	460b      	mov	r3, r1
 8008b8c:	00db      	lsls	r3, r3, #3
 8008b8e:	440b      	add	r3, r1
 8008b90:	009b      	lsls	r3, r3, #2
 8008b92:	4403      	add	r3, r0
 8008b94:	331c      	adds	r3, #28
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	fbb2 f1f3 	udiv	r1, r2, r3
 8008b9c:	fb01 f303 	mul.w	r3, r1, r3
 8008ba0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d112      	bne.n	8008bcc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008ba6:	78fb      	ldrb	r3, [r7, #3]
 8008ba8:	f003 020f 	and.w	r2, r3, #15
 8008bac:	6879      	ldr	r1, [r7, #4]
 8008bae:	4613      	mov	r3, r2
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	4413      	add	r3, r2
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	440b      	add	r3, r1
 8008bb8:	3314      	adds	r3, #20
 8008bba:	2200      	movs	r2, #0
 8008bbc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008bbe:	78f9      	ldrb	r1, [r7, #3]
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f002 f9c0 	bl	800af4a <USBD_LL_Transmit>
 8008bca:	e01f      	b.n	8008c0c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008bda:	687a      	ldr	r2, [r7, #4]
 8008bdc:	33b0      	adds	r3, #176	@ 0xb0
 8008bde:	009b      	lsls	r3, r3, #2
 8008be0:	4413      	add	r3, r2
 8008be2:	685b      	ldr	r3, [r3, #4]
 8008be4:	691b      	ldr	r3, [r3, #16]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d010      	beq.n	8008c0c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	33b0      	adds	r3, #176	@ 0xb0
 8008bf4:	009b      	lsls	r3, r3, #2
 8008bf6:	4413      	add	r3, r2
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	691b      	ldr	r3, [r3, #16]
 8008bfc:	68ba      	ldr	r2, [r7, #8]
 8008bfe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008c02:	68ba      	ldr	r2, [r7, #8]
 8008c04:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008c08:	78fa      	ldrb	r2, [r7, #3]
 8008c0a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008c0c:	2300      	movs	r3, #0
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3710      	adds	r7, #16
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b084      	sub	sp, #16
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
 8008c1e:	460b      	mov	r3, r1
 8008c20:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	32b0      	adds	r2, #176	@ 0xb0
 8008c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c30:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	32b0      	adds	r2, #176	@ 0xb0
 8008c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d101      	bne.n	8008c48 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008c44:	2303      	movs	r3, #3
 8008c46:	e01a      	b.n	8008c7e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008c48:	78fb      	ldrb	r3, [r7, #3]
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f002 f9be 	bl	800afce <USBD_LL_GetRxDataSize>
 8008c52:	4602      	mov	r2, r0
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c60:	687a      	ldr	r2, [r7, #4]
 8008c62:	33b0      	adds	r3, #176	@ 0xb0
 8008c64:	009b      	lsls	r3, r3, #2
 8008c66:	4413      	add	r3, r2
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	68db      	ldr	r3, [r3, #12]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008c72:	68fa      	ldr	r2, [r7, #12]
 8008c74:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008c78:	4611      	mov	r1, r2
 8008c7a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008c7c:	2300      	movs	r3, #0
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3710      	adds	r7, #16
 8008c82:	46bd      	mov	sp, r7
 8008c84:	bd80      	pop	{r7, pc}

08008c86 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008c86:	b580      	push	{r7, lr}
 8008c88:	b084      	sub	sp, #16
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	32b0      	adds	r2, #176	@ 0xb0
 8008c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c9c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d101      	bne.n	8008ca8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008ca4:	2303      	movs	r3, #3
 8008ca6:	e024      	b.n	8008cf2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	33b0      	adds	r3, #176	@ 0xb0
 8008cb2:	009b      	lsls	r3, r3, #2
 8008cb4:	4413      	add	r3, r2
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d019      	beq.n	8008cf0 <USBD_CDC_EP0_RxReady+0x6a>
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008cc2:	2bff      	cmp	r3, #255	@ 0xff
 8008cc4:	d014      	beq.n	8008cf0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	33b0      	adds	r3, #176	@ 0xb0
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	4413      	add	r3, r2
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	68fa      	ldr	r2, [r7, #12]
 8008cda:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008cde:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008ce0:	68fa      	ldr	r2, [r7, #12]
 8008ce2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008ce6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	22ff      	movs	r2, #255	@ 0xff
 8008cec:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3710      	adds	r7, #16
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}
	...

08008cfc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b086      	sub	sp, #24
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d04:	2182      	movs	r1, #130	@ 0x82
 8008d06:	4818      	ldr	r0, [pc, #96]	@ (8008d68 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d08:	f000 fd62 	bl	80097d0 <USBD_GetEpDesc>
 8008d0c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d0e:	2101      	movs	r1, #1
 8008d10:	4815      	ldr	r0, [pc, #84]	@ (8008d68 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d12:	f000 fd5d 	bl	80097d0 <USBD_GetEpDesc>
 8008d16:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d18:	2181      	movs	r1, #129	@ 0x81
 8008d1a:	4813      	ldr	r0, [pc, #76]	@ (8008d68 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008d1c:	f000 fd58 	bl	80097d0 <USBD_GetEpDesc>
 8008d20:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d002      	beq.n	8008d2e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	2210      	movs	r2, #16
 8008d2c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d006      	beq.n	8008d42 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	2200      	movs	r2, #0
 8008d38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d3c:	711a      	strb	r2, [r3, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d006      	beq.n	8008d56 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d50:	711a      	strb	r2, [r3, #4]
 8008d52:	2200      	movs	r2, #0
 8008d54:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2243      	movs	r2, #67	@ 0x43
 8008d5a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008d5c:	4b02      	ldr	r3, [pc, #8]	@ (8008d68 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3718      	adds	r7, #24
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop
 8008d68:	20000050 	.word	0x20000050

08008d6c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b086      	sub	sp, #24
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d74:	2182      	movs	r1, #130	@ 0x82
 8008d76:	4818      	ldr	r0, [pc, #96]	@ (8008dd8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d78:	f000 fd2a 	bl	80097d0 <USBD_GetEpDesc>
 8008d7c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d7e:	2101      	movs	r1, #1
 8008d80:	4815      	ldr	r0, [pc, #84]	@ (8008dd8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d82:	f000 fd25 	bl	80097d0 <USBD_GetEpDesc>
 8008d86:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d88:	2181      	movs	r1, #129	@ 0x81
 8008d8a:	4813      	ldr	r0, [pc, #76]	@ (8008dd8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d8c:	f000 fd20 	bl	80097d0 <USBD_GetEpDesc>
 8008d90:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d002      	beq.n	8008d9e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	2210      	movs	r2, #16
 8008d9c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d006      	beq.n	8008db2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	2200      	movs	r2, #0
 8008da8:	711a      	strb	r2, [r3, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f042 0202 	orr.w	r2, r2, #2
 8008db0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d006      	beq.n	8008dc6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	711a      	strb	r2, [r3, #4]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	f042 0202 	orr.w	r2, r2, #2
 8008dc4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2243      	movs	r2, #67	@ 0x43
 8008dca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008dcc:	4b02      	ldr	r3, [pc, #8]	@ (8008dd8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3718      	adds	r7, #24
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	bf00      	nop
 8008dd8:	20000050 	.word	0x20000050

08008ddc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b086      	sub	sp, #24
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008de4:	2182      	movs	r1, #130	@ 0x82
 8008de6:	4818      	ldr	r0, [pc, #96]	@ (8008e48 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008de8:	f000 fcf2 	bl	80097d0 <USBD_GetEpDesc>
 8008dec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008dee:	2101      	movs	r1, #1
 8008df0:	4815      	ldr	r0, [pc, #84]	@ (8008e48 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008df2:	f000 fced 	bl	80097d0 <USBD_GetEpDesc>
 8008df6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008df8:	2181      	movs	r1, #129	@ 0x81
 8008dfa:	4813      	ldr	r0, [pc, #76]	@ (8008e48 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008dfc:	f000 fce8 	bl	80097d0 <USBD_GetEpDesc>
 8008e00:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d002      	beq.n	8008e0e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	2210      	movs	r2, #16
 8008e0c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d006      	beq.n	8008e22 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	2200      	movs	r2, #0
 8008e18:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e1c:	711a      	strb	r2, [r3, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d006      	beq.n	8008e36 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e30:	711a      	strb	r2, [r3, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2243      	movs	r2, #67	@ 0x43
 8008e3a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008e3c:	4b02      	ldr	r3, [pc, #8]	@ (8008e48 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3718      	adds	r7, #24
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
 8008e46:	bf00      	nop
 8008e48:	20000050 	.word	0x20000050

08008e4c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b083      	sub	sp, #12
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	220a      	movs	r2, #10
 8008e58:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008e5a:	4b03      	ldr	r3, [pc, #12]	@ (8008e68 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	370c      	adds	r7, #12
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr
 8008e68:	2000000c 	.word	0x2000000c

08008e6c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008e6c:	b480      	push	{r7}
 8008e6e:	b083      	sub	sp, #12
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
 8008e74:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d101      	bne.n	8008e80 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008e7c:	2303      	movs	r3, #3
 8008e7e:	e009      	b.n	8008e94 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e86:	687a      	ldr	r2, [r7, #4]
 8008e88:	33b0      	adds	r3, #176	@ 0xb0
 8008e8a:	009b      	lsls	r3, r3, #2
 8008e8c:	4413      	add	r3, r2
 8008e8e:	683a      	ldr	r2, [r7, #0]
 8008e90:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008e92:	2300      	movs	r3, #0
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	370c      	adds	r7, #12
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr

08008ea0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b087      	sub	sp, #28
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	60f8      	str	r0, [r7, #12]
 8008ea8:	60b9      	str	r1, [r7, #8]
 8008eaa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	32b0      	adds	r2, #176	@ 0xb0
 8008eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eba:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d101      	bne.n	8008ec6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008ec2:	2303      	movs	r3, #3
 8008ec4:	e008      	b.n	8008ed8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	68ba      	ldr	r2, [r7, #8]
 8008eca:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	687a      	ldr	r2, [r7, #4]
 8008ed2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008ed6:	2300      	movs	r3, #0
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	371c      	adds	r7, #28
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr

08008ee4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b085      	sub	sp, #20
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	32b0      	adds	r2, #176	@ 0xb0
 8008ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008efc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d101      	bne.n	8008f08 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008f04:	2303      	movs	r3, #3
 8008f06:	e004      	b.n	8008f12 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	683a      	ldr	r2, [r7, #0]
 8008f0c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3714      	adds	r7, #20
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr
	...

08008f20 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	32b0      	adds	r2, #176	@ 0xb0
 8008f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f36:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008f38:	2301      	movs	r3, #1
 8008f3a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d101      	bne.n	8008f46 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008f42:	2303      	movs	r3, #3
 8008f44:	e025      	b.n	8008f92 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d11f      	bne.n	8008f90 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	2201      	movs	r2, #1
 8008f54:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008f58:	4b10      	ldr	r3, [pc, #64]	@ (8008f9c <USBD_CDC_TransmitPacket+0x7c>)
 8008f5a:	781b      	ldrb	r3, [r3, #0]
 8008f5c:	f003 020f 	and.w	r2, r3, #15
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	4613      	mov	r3, r2
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	4413      	add	r3, r2
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	4403      	add	r3, r0
 8008f72:	3314      	adds	r3, #20
 8008f74:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008f76:	4b09      	ldr	r3, [pc, #36]	@ (8008f9c <USBD_CDC_TransmitPacket+0x7c>)
 8008f78:	7819      	ldrb	r1, [r3, #0]
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f001 ffdf 	bl	800af4a <USBD_LL_Transmit>

    ret = USBD_OK;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	20000093 	.word	0x20000093

08008fa0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b084      	sub	sp, #16
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	32b0      	adds	r2, #176	@ 0xb0
 8008fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fb6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	32b0      	adds	r2, #176	@ 0xb0
 8008fc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d101      	bne.n	8008fce <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	e018      	b.n	8009000 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	7c1b      	ldrb	r3, [r3, #16]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d10a      	bne.n	8008fec <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8009008 <USBD_CDC_ReceivePacket+0x68>)
 8008fd8:	7819      	ldrb	r1, [r3, #0]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008fe0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008fe4:	6878      	ldr	r0, [r7, #4]
 8008fe6:	f001 ffd1 	bl	800af8c <USBD_LL_PrepareReceive>
 8008fea:	e008      	b.n	8008ffe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008fec:	4b06      	ldr	r3, [pc, #24]	@ (8009008 <USBD_CDC_ReceivePacket+0x68>)
 8008fee:	7819      	ldrb	r1, [r3, #0]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008ff6:	2340      	movs	r3, #64	@ 0x40
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f001 ffc7 	bl	800af8c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008ffe:	2300      	movs	r3, #0
}
 8009000:	4618      	mov	r0, r3
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	20000094 	.word	0x20000094

0800900c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b086      	sub	sp, #24
 8009010:	af00      	add	r7, sp, #0
 8009012:	60f8      	str	r0, [r7, #12]
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	4613      	mov	r3, r2
 8009018:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d101      	bne.n	8009024 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009020:	2303      	movs	r3, #3
 8009022:	e01f      	b.n	8009064 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2200      	movs	r2, #0
 8009028:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2200      	movs	r2, #0
 8009030:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2200      	movs	r2, #0
 8009038:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d003      	beq.n	800904a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	68ba      	ldr	r2, [r7, #8]
 8009046:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2201      	movs	r2, #1
 800904e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	79fa      	ldrb	r2, [r7, #7]
 8009056:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009058:	68f8      	ldr	r0, [r7, #12]
 800905a:	f001 fe41 	bl	800ace0 <USBD_LL_Init>
 800905e:	4603      	mov	r3, r0
 8009060:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009062:	7dfb      	ldrb	r3, [r7, #23]
}
 8009064:	4618      	mov	r0, r3
 8009066:	3718      	adds	r7, #24
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b084      	sub	sp, #16
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
 8009074:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009076:	2300      	movs	r3, #0
 8009078:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d101      	bne.n	8009084 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009080:	2303      	movs	r3, #3
 8009082:	e025      	b.n	80090d0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	683a      	ldr	r2, [r7, #0]
 8009088:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	32ae      	adds	r2, #174	@ 0xae
 8009096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800909a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00f      	beq.n	80090c0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	32ae      	adds	r2, #174	@ 0xae
 80090aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b0:	f107 020e 	add.w	r2, r7, #14
 80090b4:	4610      	mov	r0, r2
 80090b6:	4798      	blx	r3
 80090b8:	4602      	mov	r2, r0
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80090c6:	1c5a      	adds	r2, r3, #1
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	3710      	adds	r7, #16
 80090d4:	46bd      	mov	sp, r7
 80090d6:	bd80      	pop	{r7, pc}

080090d8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f001 fe49 	bl	800ad78 <USBD_LL_Start>
 80090e6:	4603      	mov	r3, r0
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3708      	adds	r7, #8
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}

080090f0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b083      	sub	sp, #12
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80090f8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	370c      	adds	r7, #12
 80090fe:	46bd      	mov	sp, r7
 8009100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009104:	4770      	bx	lr

08009106 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009106:	b580      	push	{r7, lr}
 8009108:	b084      	sub	sp, #16
 800910a:	af00      	add	r7, sp, #0
 800910c:	6078      	str	r0, [r7, #4]
 800910e:	460b      	mov	r3, r1
 8009110:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009112:	2300      	movs	r3, #0
 8009114:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800911c:	2b00      	cmp	r3, #0
 800911e:	d009      	beq.n	8009134 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	78fa      	ldrb	r2, [r7, #3]
 800912a:	4611      	mov	r1, r2
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	4798      	blx	r3
 8009130:	4603      	mov	r3, r0
 8009132:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009134:	7bfb      	ldrb	r3, [r7, #15]
}
 8009136:	4618      	mov	r0, r3
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b084      	sub	sp, #16
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
 8009146:	460b      	mov	r3, r1
 8009148:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800914a:	2300      	movs	r3, #0
 800914c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	78fa      	ldrb	r2, [r7, #3]
 8009158:	4611      	mov	r1, r2
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	4798      	blx	r3
 800915e:	4603      	mov	r3, r0
 8009160:	2b00      	cmp	r3, #0
 8009162:	d001      	beq.n	8009168 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009164:	2303      	movs	r3, #3
 8009166:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009168:	7bfb      	ldrb	r3, [r7, #15]
}
 800916a:	4618      	mov	r0, r3
 800916c:	3710      	adds	r7, #16
 800916e:	46bd      	mov	sp, r7
 8009170:	bd80      	pop	{r7, pc}

08009172 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009172:	b580      	push	{r7, lr}
 8009174:	b084      	sub	sp, #16
 8009176:	af00      	add	r7, sp, #0
 8009178:	6078      	str	r0, [r7, #4]
 800917a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009182:	6839      	ldr	r1, [r7, #0]
 8009184:	4618      	mov	r0, r3
 8009186:	f001 f920 	bl	800a3ca <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2201      	movs	r2, #1
 800918e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009198:	461a      	mov	r2, r3
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80091a6:	f003 031f 	and.w	r3, r3, #31
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	d01a      	beq.n	80091e4 <USBD_LL_SetupStage+0x72>
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d822      	bhi.n	80091f8 <USBD_LL_SetupStage+0x86>
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d002      	beq.n	80091bc <USBD_LL_SetupStage+0x4a>
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d00a      	beq.n	80091d0 <USBD_LL_SetupStage+0x5e>
 80091ba:	e01d      	b.n	80091f8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80091c2:	4619      	mov	r1, r3
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 fb75 	bl	80098b4 <USBD_StdDevReq>
 80091ca:	4603      	mov	r3, r0
 80091cc:	73fb      	strb	r3, [r7, #15]
      break;
 80091ce:	e020      	b.n	8009212 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 fbdd 	bl	8009998 <USBD_StdItfReq>
 80091de:	4603      	mov	r3, r0
 80091e0:	73fb      	strb	r3, [r7, #15]
      break;
 80091e2:	e016      	b.n	8009212 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80091ea:	4619      	mov	r1, r3
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f000 fc3f 	bl	8009a70 <USBD_StdEPReq>
 80091f2:	4603      	mov	r3, r0
 80091f4:	73fb      	strb	r3, [r7, #15]
      break;
 80091f6:	e00c      	b.n	8009212 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80091fe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009202:	b2db      	uxtb	r3, r3
 8009204:	4619      	mov	r1, r3
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	f001 fe16 	bl	800ae38 <USBD_LL_StallEP>
 800920c:	4603      	mov	r3, r0
 800920e:	73fb      	strb	r3, [r7, #15]
      break;
 8009210:	bf00      	nop
  }

  return ret;
 8009212:	7bfb      	ldrb	r3, [r7, #15]
}
 8009214:	4618      	mov	r0, r3
 8009216:	3710      	adds	r7, #16
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b086      	sub	sp, #24
 8009220:	af00      	add	r7, sp, #0
 8009222:	60f8      	str	r0, [r7, #12]
 8009224:	460b      	mov	r3, r1
 8009226:	607a      	str	r2, [r7, #4]
 8009228:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800922a:	2300      	movs	r3, #0
 800922c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800922e:	7afb      	ldrb	r3, [r7, #11]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d177      	bne.n	8009324 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800923a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009242:	2b03      	cmp	r3, #3
 8009244:	f040 80a1 	bne.w	800938a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	693a      	ldr	r2, [r7, #16]
 800924e:	8992      	ldrh	r2, [r2, #12]
 8009250:	4293      	cmp	r3, r2
 8009252:	d91c      	bls.n	800928e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	685b      	ldr	r3, [r3, #4]
 8009258:	693a      	ldr	r2, [r7, #16]
 800925a:	8992      	ldrh	r2, [r2, #12]
 800925c:	1a9a      	subs	r2, r3, r2
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009262:	693b      	ldr	r3, [r7, #16]
 8009264:	691b      	ldr	r3, [r3, #16]
 8009266:	693a      	ldr	r2, [r7, #16]
 8009268:	8992      	ldrh	r2, [r2, #12]
 800926a:	441a      	add	r2, r3
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	6919      	ldr	r1, [r3, #16]
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	899b      	ldrh	r3, [r3, #12]
 8009278:	461a      	mov	r2, r3
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	685b      	ldr	r3, [r3, #4]
 800927e:	4293      	cmp	r3, r2
 8009280:	bf38      	it	cc
 8009282:	4613      	movcc	r3, r2
 8009284:	461a      	mov	r2, r3
 8009286:	68f8      	ldr	r0, [r7, #12]
 8009288:	f001 f9a6 	bl	800a5d8 <USBD_CtlContinueRx>
 800928c:	e07d      	b.n	800938a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009294:	f003 031f 	and.w	r3, r3, #31
 8009298:	2b02      	cmp	r3, #2
 800929a:	d014      	beq.n	80092c6 <USBD_LL_DataOutStage+0xaa>
 800929c:	2b02      	cmp	r3, #2
 800929e:	d81d      	bhi.n	80092dc <USBD_LL_DataOutStage+0xc0>
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d002      	beq.n	80092aa <USBD_LL_DataOutStage+0x8e>
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d003      	beq.n	80092b0 <USBD_LL_DataOutStage+0x94>
 80092a8:	e018      	b.n	80092dc <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80092aa:	2300      	movs	r3, #0
 80092ac:	75bb      	strb	r3, [r7, #22]
            break;
 80092ae:	e018      	b.n	80092e2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	4619      	mov	r1, r3
 80092ba:	68f8      	ldr	r0, [r7, #12]
 80092bc:	f000 fa6e 	bl	800979c <USBD_CoreFindIF>
 80092c0:	4603      	mov	r3, r0
 80092c2:	75bb      	strb	r3, [r7, #22]
            break;
 80092c4:	e00d      	b.n	80092e2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80092cc:	b2db      	uxtb	r3, r3
 80092ce:	4619      	mov	r1, r3
 80092d0:	68f8      	ldr	r0, [r7, #12]
 80092d2:	f000 fa70 	bl	80097b6 <USBD_CoreFindEP>
 80092d6:	4603      	mov	r3, r0
 80092d8:	75bb      	strb	r3, [r7, #22]
            break;
 80092da:	e002      	b.n	80092e2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80092dc:	2300      	movs	r3, #0
 80092de:	75bb      	strb	r3, [r7, #22]
            break;
 80092e0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80092e2:	7dbb      	ldrb	r3, [r7, #22]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d119      	bne.n	800931c <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	2b03      	cmp	r3, #3
 80092f2:	d113      	bne.n	800931c <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80092f4:	7dba      	ldrb	r2, [r7, #22]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	32ae      	adds	r2, #174	@ 0xae
 80092fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092fe:	691b      	ldr	r3, [r3, #16]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d00b      	beq.n	800931c <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8009304:	7dba      	ldrb	r2, [r7, #22]
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800930c:	7dba      	ldrb	r2, [r7, #22]
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	32ae      	adds	r2, #174	@ 0xae
 8009312:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009316:	691b      	ldr	r3, [r3, #16]
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800931c:	68f8      	ldr	r0, [r7, #12]
 800931e:	f001 f96c 	bl	800a5fa <USBD_CtlSendStatus>
 8009322:	e032      	b.n	800938a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009324:	7afb      	ldrb	r3, [r7, #11]
 8009326:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800932a:	b2db      	uxtb	r3, r3
 800932c:	4619      	mov	r1, r3
 800932e:	68f8      	ldr	r0, [r7, #12]
 8009330:	f000 fa41 	bl	80097b6 <USBD_CoreFindEP>
 8009334:	4603      	mov	r3, r0
 8009336:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009338:	7dbb      	ldrb	r3, [r7, #22]
 800933a:	2bff      	cmp	r3, #255	@ 0xff
 800933c:	d025      	beq.n	800938a <USBD_LL_DataOutStage+0x16e>
 800933e:	7dbb      	ldrb	r3, [r7, #22]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d122      	bne.n	800938a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800934a:	b2db      	uxtb	r3, r3
 800934c:	2b03      	cmp	r3, #3
 800934e:	d117      	bne.n	8009380 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009350:	7dba      	ldrb	r2, [r7, #22]
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	32ae      	adds	r2, #174	@ 0xae
 8009356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800935a:	699b      	ldr	r3, [r3, #24]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d00f      	beq.n	8009380 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8009360:	7dba      	ldrb	r2, [r7, #22]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009368:	7dba      	ldrb	r2, [r7, #22]
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	32ae      	adds	r2, #174	@ 0xae
 800936e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009372:	699b      	ldr	r3, [r3, #24]
 8009374:	7afa      	ldrb	r2, [r7, #11]
 8009376:	4611      	mov	r1, r2
 8009378:	68f8      	ldr	r0, [r7, #12]
 800937a:	4798      	blx	r3
 800937c:	4603      	mov	r3, r0
 800937e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009380:	7dfb      	ldrb	r3, [r7, #23]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d001      	beq.n	800938a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8009386:	7dfb      	ldrb	r3, [r7, #23]
 8009388:	e000      	b.n	800938c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800938a:	2300      	movs	r3, #0
}
 800938c:	4618      	mov	r0, r3
 800938e:	3718      	adds	r7, #24
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b086      	sub	sp, #24
 8009398:	af00      	add	r7, sp, #0
 800939a:	60f8      	str	r0, [r7, #12]
 800939c:	460b      	mov	r3, r1
 800939e:	607a      	str	r2, [r7, #4]
 80093a0:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80093a2:	7afb      	ldrb	r3, [r7, #11]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d178      	bne.n	800949a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	3314      	adds	r3, #20
 80093ac:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80093b4:	2b02      	cmp	r3, #2
 80093b6:	d163      	bne.n	8009480 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	693a      	ldr	r2, [r7, #16]
 80093be:	8992      	ldrh	r2, [r2, #12]
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d91c      	bls.n	80093fe <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	693a      	ldr	r2, [r7, #16]
 80093ca:	8992      	ldrh	r2, [r2, #12]
 80093cc:	1a9a      	subs	r2, r3, r2
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	691b      	ldr	r3, [r3, #16]
 80093d6:	693a      	ldr	r2, [r7, #16]
 80093d8:	8992      	ldrh	r2, [r2, #12]
 80093da:	441a      	add	r2, r3
 80093dc:	693b      	ldr	r3, [r7, #16]
 80093de:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	6919      	ldr	r1, [r3, #16]
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	461a      	mov	r2, r3
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f001 f8c2 	bl	800a574 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80093f0:	2300      	movs	r3, #0
 80093f2:	2200      	movs	r2, #0
 80093f4:	2100      	movs	r1, #0
 80093f6:	68f8      	ldr	r0, [r7, #12]
 80093f8:	f001 fdc8 	bl	800af8c <USBD_LL_PrepareReceive>
 80093fc:	e040      	b.n	8009480 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	899b      	ldrh	r3, [r3, #12]
 8009402:	461a      	mov	r2, r3
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	429a      	cmp	r2, r3
 800940a:	d11c      	bne.n	8009446 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	693a      	ldr	r2, [r7, #16]
 8009412:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009414:	4293      	cmp	r3, r2
 8009416:	d316      	bcc.n	8009446 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8009418:	693b      	ldr	r3, [r7, #16]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009422:	429a      	cmp	r2, r3
 8009424:	d20f      	bcs.n	8009446 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009426:	2200      	movs	r2, #0
 8009428:	2100      	movs	r1, #0
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f001 f8a2 	bl	800a574 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2200      	movs	r2, #0
 8009434:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009438:	2300      	movs	r3, #0
 800943a:	2200      	movs	r2, #0
 800943c:	2100      	movs	r1, #0
 800943e:	68f8      	ldr	r0, [r7, #12]
 8009440:	f001 fda4 	bl	800af8c <USBD_LL_PrepareReceive>
 8009444:	e01c      	b.n	8009480 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800944c:	b2db      	uxtb	r3, r3
 800944e:	2b03      	cmp	r3, #3
 8009450:	d10f      	bne.n	8009472 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009458:	68db      	ldr	r3, [r3, #12]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d009      	beq.n	8009472 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2200      	movs	r2, #0
 8009462:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800946c:	68db      	ldr	r3, [r3, #12]
 800946e:	68f8      	ldr	r0, [r7, #12]
 8009470:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009472:	2180      	movs	r1, #128	@ 0x80
 8009474:	68f8      	ldr	r0, [r7, #12]
 8009476:	f001 fcdf 	bl	800ae38 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800947a:	68f8      	ldr	r0, [r7, #12]
 800947c:	f001 f8d0 	bl	800a620 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d03a      	beq.n	8009500 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f7ff fe30 	bl	80090f0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	2200      	movs	r2, #0
 8009494:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009498:	e032      	b.n	8009500 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800949a:	7afb      	ldrb	r3, [r7, #11]
 800949c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80094a0:	b2db      	uxtb	r3, r3
 80094a2:	4619      	mov	r1, r3
 80094a4:	68f8      	ldr	r0, [r7, #12]
 80094a6:	f000 f986 	bl	80097b6 <USBD_CoreFindEP>
 80094aa:	4603      	mov	r3, r0
 80094ac:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80094ae:	7dfb      	ldrb	r3, [r7, #23]
 80094b0:	2bff      	cmp	r3, #255	@ 0xff
 80094b2:	d025      	beq.n	8009500 <USBD_LL_DataInStage+0x16c>
 80094b4:	7dfb      	ldrb	r3, [r7, #23]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d122      	bne.n	8009500 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	2b03      	cmp	r3, #3
 80094c4:	d11c      	bne.n	8009500 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80094c6:	7dfa      	ldrb	r2, [r7, #23]
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	32ae      	adds	r2, #174	@ 0xae
 80094cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094d0:	695b      	ldr	r3, [r3, #20]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d014      	beq.n	8009500 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80094d6:	7dfa      	ldrb	r2, [r7, #23]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80094de:	7dfa      	ldrb	r2, [r7, #23]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	32ae      	adds	r2, #174	@ 0xae
 80094e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094e8:	695b      	ldr	r3, [r3, #20]
 80094ea:	7afa      	ldrb	r2, [r7, #11]
 80094ec:	4611      	mov	r1, r2
 80094ee:	68f8      	ldr	r0, [r7, #12]
 80094f0:	4798      	blx	r3
 80094f2:	4603      	mov	r3, r0
 80094f4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80094f6:	7dbb      	ldrb	r3, [r7, #22]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d001      	beq.n	8009500 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80094fc:	7dbb      	ldrb	r3, [r7, #22]
 80094fe:	e000      	b.n	8009502 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009500:	2300      	movs	r3, #0
}
 8009502:	4618      	mov	r0, r3
 8009504:	3718      	adds	r7, #24
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}

0800950a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800950a:	b580      	push	{r7, lr}
 800950c:	b084      	sub	sp, #16
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009512:	2300      	movs	r3, #0
 8009514:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2201      	movs	r2, #1
 800951a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2200      	movs	r2, #0
 8009522:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	2200      	movs	r2, #0
 800952a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2200      	movs	r2, #0
 8009530:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009542:	2b00      	cmp	r3, #0
 8009544:	d014      	beq.n	8009570 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d00e      	beq.n	8009570 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	687a      	ldr	r2, [r7, #4]
 800955c:	6852      	ldr	r2, [r2, #4]
 800955e:	b2d2      	uxtb	r2, r2
 8009560:	4611      	mov	r1, r2
 8009562:	6878      	ldr	r0, [r7, #4]
 8009564:	4798      	blx	r3
 8009566:	4603      	mov	r3, r0
 8009568:	2b00      	cmp	r3, #0
 800956a:	d001      	beq.n	8009570 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800956c:	2303      	movs	r3, #3
 800956e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009570:	2340      	movs	r3, #64	@ 0x40
 8009572:	2200      	movs	r2, #0
 8009574:	2100      	movs	r1, #0
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f001 fc19 	bl	800adae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2201      	movs	r2, #1
 8009580:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2240      	movs	r2, #64	@ 0x40
 8009588:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800958c:	2340      	movs	r3, #64	@ 0x40
 800958e:	2200      	movs	r2, #0
 8009590:	2180      	movs	r1, #128	@ 0x80
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f001 fc0b 	bl	800adae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2201      	movs	r2, #1
 800959c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2240      	movs	r2, #64	@ 0x40
 80095a4:	841a      	strh	r2, [r3, #32]

  return ret;
 80095a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3710      	adds	r7, #16
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80095b0:	b480      	push	{r7}
 80095b2:	b083      	sub	sp, #12
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
 80095b8:	460b      	mov	r3, r1
 80095ba:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	78fa      	ldrb	r2, [r7, #3]
 80095c0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80095c2:	2300      	movs	r3, #0
}
 80095c4:	4618      	mov	r0, r3
 80095c6:	370c      	adds	r7, #12
 80095c8:	46bd      	mov	sp, r7
 80095ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ce:	4770      	bx	lr

080095d0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b083      	sub	sp, #12
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095de:	b2db      	uxtb	r3, r3
 80095e0:	2b04      	cmp	r3, #4
 80095e2:	d006      	beq.n	80095f2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095ea:	b2da      	uxtb	r2, r3
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2204      	movs	r2, #4
 80095f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	370c      	adds	r7, #12
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009608:	b480      	push	{r7}
 800960a:	b083      	sub	sp, #12
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009616:	b2db      	uxtb	r3, r3
 8009618:	2b04      	cmp	r3, #4
 800961a:	d106      	bne.n	800962a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009622:	b2da      	uxtb	r2, r3
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800962a:	2300      	movs	r3, #0
}
 800962c:	4618      	mov	r0, r3
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b082      	sub	sp, #8
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009646:	b2db      	uxtb	r3, r3
 8009648:	2b03      	cmp	r3, #3
 800964a:	d110      	bne.n	800966e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009652:	2b00      	cmp	r3, #0
 8009654:	d00b      	beq.n	800966e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800965c:	69db      	ldr	r3, [r3, #28]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d005      	beq.n	800966e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009668:	69db      	ldr	r3, [r3, #28]
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800966e:	2300      	movs	r3, #0
}
 8009670:	4618      	mov	r0, r3
 8009672:	3708      	adds	r7, #8
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b082      	sub	sp, #8
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	460b      	mov	r3, r1
 8009682:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	32ae      	adds	r2, #174	@ 0xae
 800968e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d101      	bne.n	800969a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009696:	2303      	movs	r3, #3
 8009698:	e01c      	b.n	80096d4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096a0:	b2db      	uxtb	r3, r3
 80096a2:	2b03      	cmp	r3, #3
 80096a4:	d115      	bne.n	80096d2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	32ae      	adds	r2, #174	@ 0xae
 80096b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b4:	6a1b      	ldr	r3, [r3, #32]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d00b      	beq.n	80096d2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	32ae      	adds	r2, #174	@ 0xae
 80096c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096c8:	6a1b      	ldr	r3, [r3, #32]
 80096ca:	78fa      	ldrb	r2, [r7, #3]
 80096cc:	4611      	mov	r1, r2
 80096ce:	6878      	ldr	r0, [r7, #4]
 80096d0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3708      	adds	r7, #8
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b082      	sub	sp, #8
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	460b      	mov	r3, r1
 80096e6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	32ae      	adds	r2, #174	@ 0xae
 80096f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d101      	bne.n	80096fe <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80096fa:	2303      	movs	r3, #3
 80096fc:	e01c      	b.n	8009738 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009704:	b2db      	uxtb	r3, r3
 8009706:	2b03      	cmp	r3, #3
 8009708:	d115      	bne.n	8009736 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	32ae      	adds	r2, #174	@ 0xae
 8009714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00b      	beq.n	8009736 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	32ae      	adds	r2, #174	@ 0xae
 8009728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800972c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800972e:	78fa      	ldrb	r2, [r7, #3]
 8009730:	4611      	mov	r1, r2
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009736:	2300      	movs	r3, #0
}
 8009738:	4618      	mov	r0, r3
 800973a:	3708      	adds	r7, #8
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009740:	b480      	push	{r7}
 8009742:	b083      	sub	sp, #12
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009748:	2300      	movs	r3, #0
}
 800974a:	4618      	mov	r0, r3
 800974c:	370c      	adds	r7, #12
 800974e:	46bd      	mov	sp, r7
 8009750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009754:	4770      	bx	lr

08009756 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009756:	b580      	push	{r7, lr}
 8009758:	b084      	sub	sp, #16
 800975a:	af00      	add	r7, sp, #0
 800975c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800975e:	2300      	movs	r3, #0
 8009760:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2201      	movs	r2, #1
 8009766:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00e      	beq.n	8009792 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800977a:	685b      	ldr	r3, [r3, #4]
 800977c:	687a      	ldr	r2, [r7, #4]
 800977e:	6852      	ldr	r2, [r2, #4]
 8009780:	b2d2      	uxtb	r2, r2
 8009782:	4611      	mov	r1, r2
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	4798      	blx	r3
 8009788:	4603      	mov	r3, r0
 800978a:	2b00      	cmp	r3, #0
 800978c:	d001      	beq.n	8009792 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800978e:	2303      	movs	r3, #3
 8009790:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009792:	7bfb      	ldrb	r3, [r7, #15]
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800979c:	b480      	push	{r7}
 800979e:	b083      	sub	sp, #12
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	460b      	mov	r3, r1
 80097a6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097a8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	370c      	adds	r7, #12
 80097ae:	46bd      	mov	sp, r7
 80097b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b4:	4770      	bx	lr

080097b6 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80097b6:	b480      	push	{r7}
 80097b8:	b083      	sub	sp, #12
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
 80097be:	460b      	mov	r3, r1
 80097c0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80097c2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	370c      	adds	r7, #12
 80097c8:	46bd      	mov	sp, r7
 80097ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ce:	4770      	bx	lr

080097d0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b086      	sub	sp, #24
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
 80097d8:	460b      	mov	r3, r1
 80097da:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80097e4:	2300      	movs	r3, #0
 80097e6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	885b      	ldrh	r3, [r3, #2]
 80097ec:	b29b      	uxth	r3, r3
 80097ee:	68fa      	ldr	r2, [r7, #12]
 80097f0:	7812      	ldrb	r2, [r2, #0]
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d91f      	bls.n	8009836 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	781b      	ldrb	r3, [r3, #0]
 80097fa:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80097fc:	e013      	b.n	8009826 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80097fe:	f107 030a 	add.w	r3, r7, #10
 8009802:	4619      	mov	r1, r3
 8009804:	6978      	ldr	r0, [r7, #20]
 8009806:	f000 f81b 	bl	8009840 <USBD_GetNextDesc>
 800980a:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	785b      	ldrb	r3, [r3, #1]
 8009810:	2b05      	cmp	r3, #5
 8009812:	d108      	bne.n	8009826 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	789b      	ldrb	r3, [r3, #2]
 800981c:	78fa      	ldrb	r2, [r7, #3]
 800981e:	429a      	cmp	r2, r3
 8009820:	d008      	beq.n	8009834 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009822:	2300      	movs	r3, #0
 8009824:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	885b      	ldrh	r3, [r3, #2]
 800982a:	b29a      	uxth	r2, r3
 800982c:	897b      	ldrh	r3, [r7, #10]
 800982e:	429a      	cmp	r2, r3
 8009830:	d8e5      	bhi.n	80097fe <USBD_GetEpDesc+0x2e>
 8009832:	e000      	b.n	8009836 <USBD_GetEpDesc+0x66>
          break;
 8009834:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009836:	693b      	ldr	r3, [r7, #16]
}
 8009838:	4618      	mov	r0, r3
 800983a:	3718      	adds	r7, #24
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009840:	b480      	push	{r7}
 8009842:	b085      	sub	sp, #20
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	881b      	ldrh	r3, [r3, #0]
 8009852:	68fa      	ldr	r2, [r7, #12]
 8009854:	7812      	ldrb	r2, [r2, #0]
 8009856:	4413      	add	r3, r2
 8009858:	b29a      	uxth	r2, r3
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	781b      	ldrb	r3, [r3, #0]
 8009862:	461a      	mov	r2, r3
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	4413      	add	r3, r2
 8009868:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800986a:	68fb      	ldr	r3, [r7, #12]
}
 800986c:	4618      	mov	r0, r3
 800986e:	3714      	adds	r7, #20
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009878:	b480      	push	{r7}
 800987a:	b087      	sub	sp, #28
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009884:	697b      	ldr	r3, [r7, #20]
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	3301      	adds	r3, #1
 800988e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	781b      	ldrb	r3, [r3, #0]
 8009894:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009896:	8a3b      	ldrh	r3, [r7, #16]
 8009898:	021b      	lsls	r3, r3, #8
 800989a:	b21a      	sxth	r2, r3
 800989c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80098a0:	4313      	orrs	r3, r2
 80098a2:	b21b      	sxth	r3, r3
 80098a4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80098a6:	89fb      	ldrh	r3, [r7, #14]
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	371c      	adds	r7, #28
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr

080098b4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b084      	sub	sp, #16
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
 80098bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80098be:	2300      	movs	r3, #0
 80098c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80098c2:	683b      	ldr	r3, [r7, #0]
 80098c4:	781b      	ldrb	r3, [r3, #0]
 80098c6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80098ca:	2b40      	cmp	r3, #64	@ 0x40
 80098cc:	d005      	beq.n	80098da <USBD_StdDevReq+0x26>
 80098ce:	2b40      	cmp	r3, #64	@ 0x40
 80098d0:	d857      	bhi.n	8009982 <USBD_StdDevReq+0xce>
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d00f      	beq.n	80098f6 <USBD_StdDevReq+0x42>
 80098d6:	2b20      	cmp	r3, #32
 80098d8:	d153      	bne.n	8009982 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	32ae      	adds	r2, #174	@ 0xae
 80098e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098e8:	689b      	ldr	r3, [r3, #8]
 80098ea:	6839      	ldr	r1, [r7, #0]
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	4798      	blx	r3
 80098f0:	4603      	mov	r3, r0
 80098f2:	73fb      	strb	r3, [r7, #15]
      break;
 80098f4:	e04a      	b.n	800998c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	785b      	ldrb	r3, [r3, #1]
 80098fa:	2b09      	cmp	r3, #9
 80098fc:	d83b      	bhi.n	8009976 <USBD_StdDevReq+0xc2>
 80098fe:	a201      	add	r2, pc, #4	@ (adr r2, 8009904 <USBD_StdDevReq+0x50>)
 8009900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009904:	08009959 	.word	0x08009959
 8009908:	0800996d 	.word	0x0800996d
 800990c:	08009977 	.word	0x08009977
 8009910:	08009963 	.word	0x08009963
 8009914:	08009977 	.word	0x08009977
 8009918:	08009937 	.word	0x08009937
 800991c:	0800992d 	.word	0x0800992d
 8009920:	08009977 	.word	0x08009977
 8009924:	0800994f 	.word	0x0800994f
 8009928:	08009941 	.word	0x08009941
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800992c:	6839      	ldr	r1, [r7, #0]
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fa3e 	bl	8009db0 <USBD_GetDescriptor>
          break;
 8009934:	e024      	b.n	8009980 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009936:	6839      	ldr	r1, [r7, #0]
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 fba3 	bl	800a084 <USBD_SetAddress>
          break;
 800993e:	e01f      	b.n	8009980 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009940:	6839      	ldr	r1, [r7, #0]
 8009942:	6878      	ldr	r0, [r7, #4]
 8009944:	f000 fbe2 	bl	800a10c <USBD_SetConfig>
 8009948:	4603      	mov	r3, r0
 800994a:	73fb      	strb	r3, [r7, #15]
          break;
 800994c:	e018      	b.n	8009980 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800994e:	6839      	ldr	r1, [r7, #0]
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 fc85 	bl	800a260 <USBD_GetConfig>
          break;
 8009956:	e013      	b.n	8009980 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009958:	6839      	ldr	r1, [r7, #0]
 800995a:	6878      	ldr	r0, [r7, #4]
 800995c:	f000 fcb6 	bl	800a2cc <USBD_GetStatus>
          break;
 8009960:	e00e      	b.n	8009980 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009962:	6839      	ldr	r1, [r7, #0]
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 fce5 	bl	800a334 <USBD_SetFeature>
          break;
 800996a:	e009      	b.n	8009980 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800996c:	6839      	ldr	r1, [r7, #0]
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f000 fd09 	bl	800a386 <USBD_ClrFeature>
          break;
 8009974:	e004      	b.n	8009980 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009976:	6839      	ldr	r1, [r7, #0]
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f000 fd60 	bl	800a43e <USBD_CtlError>
          break;
 800997e:	bf00      	nop
      }
      break;
 8009980:	e004      	b.n	800998c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009982:	6839      	ldr	r1, [r7, #0]
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f000 fd5a 	bl	800a43e <USBD_CtlError>
      break;
 800998a:	bf00      	nop
  }

  return ret;
 800998c:	7bfb      	ldrb	r3, [r7, #15]
}
 800998e:	4618      	mov	r0, r3
 8009990:	3710      	adds	r7, #16
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}
 8009996:	bf00      	nop

08009998 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
 80099a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80099a2:	2300      	movs	r3, #0
 80099a4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80099ae:	2b40      	cmp	r3, #64	@ 0x40
 80099b0:	d005      	beq.n	80099be <USBD_StdItfReq+0x26>
 80099b2:	2b40      	cmp	r3, #64	@ 0x40
 80099b4:	d852      	bhi.n	8009a5c <USBD_StdItfReq+0xc4>
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d001      	beq.n	80099be <USBD_StdItfReq+0x26>
 80099ba:	2b20      	cmp	r3, #32
 80099bc:	d14e      	bne.n	8009a5c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	3b01      	subs	r3, #1
 80099c8:	2b02      	cmp	r3, #2
 80099ca:	d840      	bhi.n	8009a4e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	889b      	ldrh	r3, [r3, #4]
 80099d0:	b2db      	uxtb	r3, r3
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d836      	bhi.n	8009a44 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	889b      	ldrh	r3, [r3, #4]
 80099da:	b2db      	uxtb	r3, r3
 80099dc:	4619      	mov	r1, r3
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7ff fedc 	bl	800979c <USBD_CoreFindIF>
 80099e4:	4603      	mov	r3, r0
 80099e6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099e8:	7bbb      	ldrb	r3, [r7, #14]
 80099ea:	2bff      	cmp	r3, #255	@ 0xff
 80099ec:	d01d      	beq.n	8009a2a <USBD_StdItfReq+0x92>
 80099ee:	7bbb      	ldrb	r3, [r7, #14]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d11a      	bne.n	8009a2a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80099f4:	7bba      	ldrb	r2, [r7, #14]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	32ae      	adds	r2, #174	@ 0xae
 80099fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d00f      	beq.n	8009a24 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009a04:	7bba      	ldrb	r2, [r7, #14]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009a0c:	7bba      	ldrb	r2, [r7, #14]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	32ae      	adds	r2, #174	@ 0xae
 8009a12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a16:	689b      	ldr	r3, [r3, #8]
 8009a18:	6839      	ldr	r1, [r7, #0]
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	4798      	blx	r3
 8009a1e:	4603      	mov	r3, r0
 8009a20:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a22:	e004      	b.n	8009a2e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009a24:	2303      	movs	r3, #3
 8009a26:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009a28:	e001      	b.n	8009a2e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009a2a:	2303      	movs	r3, #3
 8009a2c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	88db      	ldrh	r3, [r3, #6]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d110      	bne.n	8009a58 <USBD_StdItfReq+0xc0>
 8009a36:	7bfb      	ldrb	r3, [r7, #15]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d10d      	bne.n	8009a58 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 fddc 	bl	800a5fa <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009a42:	e009      	b.n	8009a58 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009a44:	6839      	ldr	r1, [r7, #0]
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 fcf9 	bl	800a43e <USBD_CtlError>
          break;
 8009a4c:	e004      	b.n	8009a58 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009a4e:	6839      	ldr	r1, [r7, #0]
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 fcf4 	bl	800a43e <USBD_CtlError>
          break;
 8009a56:	e000      	b.n	8009a5a <USBD_StdItfReq+0xc2>
          break;
 8009a58:	bf00      	nop
      }
      break;
 8009a5a:	e004      	b.n	8009a66 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009a5c:	6839      	ldr	r1, [r7, #0]
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 fced 	bl	800a43e <USBD_CtlError>
      break;
 8009a64:	bf00      	nop
  }

  return ret;
 8009a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3710      	adds	r7, #16
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}

08009a70 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
 8009a78:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	889b      	ldrh	r3, [r3, #4]
 8009a82:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	781b      	ldrb	r3, [r3, #0]
 8009a88:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009a8c:	2b40      	cmp	r3, #64	@ 0x40
 8009a8e:	d007      	beq.n	8009aa0 <USBD_StdEPReq+0x30>
 8009a90:	2b40      	cmp	r3, #64	@ 0x40
 8009a92:	f200 8181 	bhi.w	8009d98 <USBD_StdEPReq+0x328>
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d02a      	beq.n	8009af0 <USBD_StdEPReq+0x80>
 8009a9a:	2b20      	cmp	r3, #32
 8009a9c:	f040 817c 	bne.w	8009d98 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009aa0:	7bbb      	ldrb	r3, [r7, #14]
 8009aa2:	4619      	mov	r1, r3
 8009aa4:	6878      	ldr	r0, [r7, #4]
 8009aa6:	f7ff fe86 	bl	80097b6 <USBD_CoreFindEP>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009aae:	7b7b      	ldrb	r3, [r7, #13]
 8009ab0:	2bff      	cmp	r3, #255	@ 0xff
 8009ab2:	f000 8176 	beq.w	8009da2 <USBD_StdEPReq+0x332>
 8009ab6:	7b7b      	ldrb	r3, [r7, #13]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	f040 8172 	bne.w	8009da2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009abe:	7b7a      	ldrb	r2, [r7, #13]
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009ac6:	7b7a      	ldrb	r2, [r7, #13]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	32ae      	adds	r2, #174	@ 0xae
 8009acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ad0:	689b      	ldr	r3, [r3, #8]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	f000 8165 	beq.w	8009da2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009ad8:	7b7a      	ldrb	r2, [r7, #13]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	32ae      	adds	r2, #174	@ 0xae
 8009ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ae2:	689b      	ldr	r3, [r3, #8]
 8009ae4:	6839      	ldr	r1, [r7, #0]
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	4798      	blx	r3
 8009aea:	4603      	mov	r3, r0
 8009aec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009aee:	e158      	b.n	8009da2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	785b      	ldrb	r3, [r3, #1]
 8009af4:	2b03      	cmp	r3, #3
 8009af6:	d008      	beq.n	8009b0a <USBD_StdEPReq+0x9a>
 8009af8:	2b03      	cmp	r3, #3
 8009afa:	f300 8147 	bgt.w	8009d8c <USBD_StdEPReq+0x31c>
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	f000 809b 	beq.w	8009c3a <USBD_StdEPReq+0x1ca>
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d03c      	beq.n	8009b82 <USBD_StdEPReq+0x112>
 8009b08:	e140      	b.n	8009d8c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b10:	b2db      	uxtb	r3, r3
 8009b12:	2b02      	cmp	r3, #2
 8009b14:	d002      	beq.n	8009b1c <USBD_StdEPReq+0xac>
 8009b16:	2b03      	cmp	r3, #3
 8009b18:	d016      	beq.n	8009b48 <USBD_StdEPReq+0xd8>
 8009b1a:	e02c      	b.n	8009b76 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b1c:	7bbb      	ldrb	r3, [r7, #14]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d00d      	beq.n	8009b3e <USBD_StdEPReq+0xce>
 8009b22:	7bbb      	ldrb	r3, [r7, #14]
 8009b24:	2b80      	cmp	r3, #128	@ 0x80
 8009b26:	d00a      	beq.n	8009b3e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b28:	7bbb      	ldrb	r3, [r7, #14]
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	6878      	ldr	r0, [r7, #4]
 8009b2e:	f001 f983 	bl	800ae38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b32:	2180      	movs	r1, #128	@ 0x80
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	f001 f97f 	bl	800ae38 <USBD_LL_StallEP>
 8009b3a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b3c:	e020      	b.n	8009b80 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009b3e:	6839      	ldr	r1, [r7, #0]
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f000 fc7c 	bl	800a43e <USBD_CtlError>
              break;
 8009b46:	e01b      	b.n	8009b80 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	885b      	ldrh	r3, [r3, #2]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d10e      	bne.n	8009b6e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009b50:	7bbb      	ldrb	r3, [r7, #14]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d00b      	beq.n	8009b6e <USBD_StdEPReq+0xfe>
 8009b56:	7bbb      	ldrb	r3, [r7, #14]
 8009b58:	2b80      	cmp	r3, #128	@ 0x80
 8009b5a:	d008      	beq.n	8009b6e <USBD_StdEPReq+0xfe>
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	88db      	ldrh	r3, [r3, #6]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d104      	bne.n	8009b6e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b64:	7bbb      	ldrb	r3, [r7, #14]
 8009b66:	4619      	mov	r1, r3
 8009b68:	6878      	ldr	r0, [r7, #4]
 8009b6a:	f001 f965 	bl	800ae38 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f000 fd43 	bl	800a5fa <USBD_CtlSendStatus>

              break;
 8009b74:	e004      	b.n	8009b80 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009b76:	6839      	ldr	r1, [r7, #0]
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fc60 	bl	800a43e <USBD_CtlError>
              break;
 8009b7e:	bf00      	nop
          }
          break;
 8009b80:	e109      	b.n	8009d96 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	2b02      	cmp	r3, #2
 8009b8c:	d002      	beq.n	8009b94 <USBD_StdEPReq+0x124>
 8009b8e:	2b03      	cmp	r3, #3
 8009b90:	d016      	beq.n	8009bc0 <USBD_StdEPReq+0x150>
 8009b92:	e04b      	b.n	8009c2c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b94:	7bbb      	ldrb	r3, [r7, #14]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00d      	beq.n	8009bb6 <USBD_StdEPReq+0x146>
 8009b9a:	7bbb      	ldrb	r3, [r7, #14]
 8009b9c:	2b80      	cmp	r3, #128	@ 0x80
 8009b9e:	d00a      	beq.n	8009bb6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009ba0:	7bbb      	ldrb	r3, [r7, #14]
 8009ba2:	4619      	mov	r1, r3
 8009ba4:	6878      	ldr	r0, [r7, #4]
 8009ba6:	f001 f947 	bl	800ae38 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009baa:	2180      	movs	r1, #128	@ 0x80
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f001 f943 	bl	800ae38 <USBD_LL_StallEP>
 8009bb2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009bb4:	e040      	b.n	8009c38 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009bb6:	6839      	ldr	r1, [r7, #0]
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f000 fc40 	bl	800a43e <USBD_CtlError>
              break;
 8009bbe:	e03b      	b.n	8009c38 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	885b      	ldrh	r3, [r3, #2]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d136      	bne.n	8009c36 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009bc8:	7bbb      	ldrb	r3, [r7, #14]
 8009bca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d004      	beq.n	8009bdc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009bd2:	7bbb      	ldrb	r3, [r7, #14]
 8009bd4:	4619      	mov	r1, r3
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f001 f94d 	bl	800ae76 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 fd0c 	bl	800a5fa <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009be2:	7bbb      	ldrb	r3, [r7, #14]
 8009be4:	4619      	mov	r1, r3
 8009be6:	6878      	ldr	r0, [r7, #4]
 8009be8:	f7ff fde5 	bl	80097b6 <USBD_CoreFindEP>
 8009bec:	4603      	mov	r3, r0
 8009bee:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bf0:	7b7b      	ldrb	r3, [r7, #13]
 8009bf2:	2bff      	cmp	r3, #255	@ 0xff
 8009bf4:	d01f      	beq.n	8009c36 <USBD_StdEPReq+0x1c6>
 8009bf6:	7b7b      	ldrb	r3, [r7, #13]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d11c      	bne.n	8009c36 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009bfc:	7b7a      	ldrb	r2, [r7, #13]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009c04:	7b7a      	ldrb	r2, [r7, #13]
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	32ae      	adds	r2, #174	@ 0xae
 8009c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d010      	beq.n	8009c36 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009c14:	7b7a      	ldrb	r2, [r7, #13]
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	32ae      	adds	r2, #174	@ 0xae
 8009c1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	6839      	ldr	r1, [r7, #0]
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	4798      	blx	r3
 8009c26:	4603      	mov	r3, r0
 8009c28:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009c2a:	e004      	b.n	8009c36 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009c2c:	6839      	ldr	r1, [r7, #0]
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 fc05 	bl	800a43e <USBD_CtlError>
              break;
 8009c34:	e000      	b.n	8009c38 <USBD_StdEPReq+0x1c8>
              break;
 8009c36:	bf00      	nop
          }
          break;
 8009c38:	e0ad      	b.n	8009d96 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	2b02      	cmp	r3, #2
 8009c44:	d002      	beq.n	8009c4c <USBD_StdEPReq+0x1dc>
 8009c46:	2b03      	cmp	r3, #3
 8009c48:	d033      	beq.n	8009cb2 <USBD_StdEPReq+0x242>
 8009c4a:	e099      	b.n	8009d80 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c4c:	7bbb      	ldrb	r3, [r7, #14]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d007      	beq.n	8009c62 <USBD_StdEPReq+0x1f2>
 8009c52:	7bbb      	ldrb	r3, [r7, #14]
 8009c54:	2b80      	cmp	r3, #128	@ 0x80
 8009c56:	d004      	beq.n	8009c62 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009c58:	6839      	ldr	r1, [r7, #0]
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 fbef 	bl	800a43e <USBD_CtlError>
                break;
 8009c60:	e093      	b.n	8009d8a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c62:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	da0b      	bge.n	8009c82 <USBD_StdEPReq+0x212>
 8009c6a:	7bbb      	ldrb	r3, [r7, #14]
 8009c6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009c70:	4613      	mov	r3, r2
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	4413      	add	r3, r2
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	3310      	adds	r3, #16
 8009c7a:	687a      	ldr	r2, [r7, #4]
 8009c7c:	4413      	add	r3, r2
 8009c7e:	3304      	adds	r3, #4
 8009c80:	e00b      	b.n	8009c9a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009c82:	7bbb      	ldrb	r3, [r7, #14]
 8009c84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c88:	4613      	mov	r3, r2
 8009c8a:	009b      	lsls	r3, r3, #2
 8009c8c:	4413      	add	r3, r2
 8009c8e:	009b      	lsls	r3, r3, #2
 8009c90:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009c94:	687a      	ldr	r2, [r7, #4]
 8009c96:	4413      	add	r3, r2
 8009c98:	3304      	adds	r3, #4
 8009c9a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	330e      	adds	r3, #14
 8009ca6:	2202      	movs	r2, #2
 8009ca8:	4619      	mov	r1, r3
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f000 fc44 	bl	800a538 <USBD_CtlSendData>
              break;
 8009cb0:	e06b      	b.n	8009d8a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009cb2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	da11      	bge.n	8009cde <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009cba:	7bbb      	ldrb	r3, [r7, #14]
 8009cbc:	f003 020f 	and.w	r2, r3, #15
 8009cc0:	6879      	ldr	r1, [r7, #4]
 8009cc2:	4613      	mov	r3, r2
 8009cc4:	009b      	lsls	r3, r3, #2
 8009cc6:	4413      	add	r3, r2
 8009cc8:	009b      	lsls	r3, r3, #2
 8009cca:	440b      	add	r3, r1
 8009ccc:	3323      	adds	r3, #35	@ 0x23
 8009cce:	781b      	ldrb	r3, [r3, #0]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d117      	bne.n	8009d04 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009cd4:	6839      	ldr	r1, [r7, #0]
 8009cd6:	6878      	ldr	r0, [r7, #4]
 8009cd8:	f000 fbb1 	bl	800a43e <USBD_CtlError>
                  break;
 8009cdc:	e055      	b.n	8009d8a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009cde:	7bbb      	ldrb	r3, [r7, #14]
 8009ce0:	f003 020f 	and.w	r2, r3, #15
 8009ce4:	6879      	ldr	r1, [r7, #4]
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	4413      	add	r3, r2
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	440b      	add	r3, r1
 8009cf0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d104      	bne.n	8009d04 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009cfa:	6839      	ldr	r1, [r7, #0]
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 fb9e 	bl	800a43e <USBD_CtlError>
                  break;
 8009d02:	e042      	b.n	8009d8a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d04:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	da0b      	bge.n	8009d24 <USBD_StdEPReq+0x2b4>
 8009d0c:	7bbb      	ldrb	r3, [r7, #14]
 8009d0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009d12:	4613      	mov	r3, r2
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	4413      	add	r3, r2
 8009d18:	009b      	lsls	r3, r3, #2
 8009d1a:	3310      	adds	r3, #16
 8009d1c:	687a      	ldr	r2, [r7, #4]
 8009d1e:	4413      	add	r3, r2
 8009d20:	3304      	adds	r3, #4
 8009d22:	e00b      	b.n	8009d3c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009d24:	7bbb      	ldrb	r3, [r7, #14]
 8009d26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009d2a:	4613      	mov	r3, r2
 8009d2c:	009b      	lsls	r3, r3, #2
 8009d2e:	4413      	add	r3, r2
 8009d30:	009b      	lsls	r3, r3, #2
 8009d32:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009d36:	687a      	ldr	r2, [r7, #4]
 8009d38:	4413      	add	r3, r2
 8009d3a:	3304      	adds	r3, #4
 8009d3c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009d3e:	7bbb      	ldrb	r3, [r7, #14]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d002      	beq.n	8009d4a <USBD_StdEPReq+0x2da>
 8009d44:	7bbb      	ldrb	r3, [r7, #14]
 8009d46:	2b80      	cmp	r3, #128	@ 0x80
 8009d48:	d103      	bne.n	8009d52 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	739a      	strb	r2, [r3, #14]
 8009d50:	e00e      	b.n	8009d70 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009d52:	7bbb      	ldrb	r3, [r7, #14]
 8009d54:	4619      	mov	r1, r3
 8009d56:	6878      	ldr	r0, [r7, #4]
 8009d58:	f001 f8ac 	bl	800aeb4 <USBD_LL_IsStallEP>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d003      	beq.n	8009d6a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	2201      	movs	r2, #1
 8009d66:	739a      	strb	r2, [r3, #14]
 8009d68:	e002      	b.n	8009d70 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	330e      	adds	r3, #14
 8009d74:	2202      	movs	r2, #2
 8009d76:	4619      	mov	r1, r3
 8009d78:	6878      	ldr	r0, [r7, #4]
 8009d7a:	f000 fbdd 	bl	800a538 <USBD_CtlSendData>
              break;
 8009d7e:	e004      	b.n	8009d8a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009d80:	6839      	ldr	r1, [r7, #0]
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 fb5b 	bl	800a43e <USBD_CtlError>
              break;
 8009d88:	bf00      	nop
          }
          break;
 8009d8a:	e004      	b.n	8009d96 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009d8c:	6839      	ldr	r1, [r7, #0]
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f000 fb55 	bl	800a43e <USBD_CtlError>
          break;
 8009d94:	bf00      	nop
      }
      break;
 8009d96:	e005      	b.n	8009da4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009d98:	6839      	ldr	r1, [r7, #0]
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 fb4f 	bl	800a43e <USBD_CtlError>
      break;
 8009da0:	e000      	b.n	8009da4 <USBD_StdEPReq+0x334>
      break;
 8009da2:	bf00      	nop
  }

  return ret;
 8009da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3710      	adds	r7, #16
 8009daa:	46bd      	mov	sp, r7
 8009dac:	bd80      	pop	{r7, pc}
	...

08009db0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]
 8009db8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009dbe:	2300      	movs	r3, #0
 8009dc0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	885b      	ldrh	r3, [r3, #2]
 8009dca:	0a1b      	lsrs	r3, r3, #8
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	3b01      	subs	r3, #1
 8009dd0:	2b06      	cmp	r3, #6
 8009dd2:	f200 8128 	bhi.w	800a026 <USBD_GetDescriptor+0x276>
 8009dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8009ddc <USBD_GetDescriptor+0x2c>)
 8009dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ddc:	08009df9 	.word	0x08009df9
 8009de0:	08009e11 	.word	0x08009e11
 8009de4:	08009e51 	.word	0x08009e51
 8009de8:	0800a027 	.word	0x0800a027
 8009dec:	0800a027 	.word	0x0800a027
 8009df0:	08009fc7 	.word	0x08009fc7
 8009df4:	08009ff3 	.word	0x08009ff3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	7c12      	ldrb	r2, [r2, #16]
 8009e04:	f107 0108 	add.w	r1, r7, #8
 8009e08:	4610      	mov	r0, r2
 8009e0a:	4798      	blx	r3
 8009e0c:	60f8      	str	r0, [r7, #12]
      break;
 8009e0e:	e112      	b.n	800a036 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	7c1b      	ldrb	r3, [r3, #16]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d10d      	bne.n	8009e34 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e20:	f107 0208 	add.w	r2, r7, #8
 8009e24:	4610      	mov	r0, r2
 8009e26:	4798      	blx	r3
 8009e28:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	3301      	adds	r3, #1
 8009e2e:	2202      	movs	r2, #2
 8009e30:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009e32:	e100      	b.n	800a036 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009e3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e3c:	f107 0208 	add.w	r2, r7, #8
 8009e40:	4610      	mov	r0, r2
 8009e42:	4798      	blx	r3
 8009e44:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	3301      	adds	r3, #1
 8009e4a:	2202      	movs	r2, #2
 8009e4c:	701a      	strb	r2, [r3, #0]
      break;
 8009e4e:	e0f2      	b.n	800a036 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	885b      	ldrh	r3, [r3, #2]
 8009e54:	b2db      	uxtb	r3, r3
 8009e56:	2b05      	cmp	r3, #5
 8009e58:	f200 80ac 	bhi.w	8009fb4 <USBD_GetDescriptor+0x204>
 8009e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8009e64 <USBD_GetDescriptor+0xb4>)
 8009e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e62:	bf00      	nop
 8009e64:	08009e7d 	.word	0x08009e7d
 8009e68:	08009eb1 	.word	0x08009eb1
 8009e6c:	08009ee5 	.word	0x08009ee5
 8009e70:	08009f19 	.word	0x08009f19
 8009e74:	08009f4d 	.word	0x08009f4d
 8009e78:	08009f81 	.word	0x08009f81
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e82:	685b      	ldr	r3, [r3, #4]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d00b      	beq.n	8009ea0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	687a      	ldr	r2, [r7, #4]
 8009e92:	7c12      	ldrb	r2, [r2, #16]
 8009e94:	f107 0108 	add.w	r1, r7, #8
 8009e98:	4610      	mov	r0, r2
 8009e9a:	4798      	blx	r3
 8009e9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e9e:	e091      	b.n	8009fc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ea0:	6839      	ldr	r1, [r7, #0]
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	f000 facb 	bl	800a43e <USBD_CtlError>
            err++;
 8009ea8:	7afb      	ldrb	r3, [r7, #11]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	72fb      	strb	r3, [r7, #11]
          break;
 8009eae:	e089      	b.n	8009fc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eb6:	689b      	ldr	r3, [r3, #8]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d00b      	beq.n	8009ed4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ec2:	689b      	ldr	r3, [r3, #8]
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	7c12      	ldrb	r2, [r2, #16]
 8009ec8:	f107 0108 	add.w	r1, r7, #8
 8009ecc:	4610      	mov	r0, r2
 8009ece:	4798      	blx	r3
 8009ed0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ed2:	e077      	b.n	8009fc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ed4:	6839      	ldr	r1, [r7, #0]
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 fab1 	bl	800a43e <USBD_CtlError>
            err++;
 8009edc:	7afb      	ldrb	r3, [r7, #11]
 8009ede:	3301      	adds	r3, #1
 8009ee0:	72fb      	strb	r3, [r7, #11]
          break;
 8009ee2:	e06f      	b.n	8009fc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d00b      	beq.n	8009f08 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ef6:	68db      	ldr	r3, [r3, #12]
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	7c12      	ldrb	r2, [r2, #16]
 8009efc:	f107 0108 	add.w	r1, r7, #8
 8009f00:	4610      	mov	r0, r2
 8009f02:	4798      	blx	r3
 8009f04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f06:	e05d      	b.n	8009fc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f08:	6839      	ldr	r1, [r7, #0]
 8009f0a:	6878      	ldr	r0, [r7, #4]
 8009f0c:	f000 fa97 	bl	800a43e <USBD_CtlError>
            err++;
 8009f10:	7afb      	ldrb	r3, [r7, #11]
 8009f12:	3301      	adds	r3, #1
 8009f14:	72fb      	strb	r3, [r7, #11]
          break;
 8009f16:	e055      	b.n	8009fc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f1e:	691b      	ldr	r3, [r3, #16]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d00b      	beq.n	8009f3c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f2a:	691b      	ldr	r3, [r3, #16]
 8009f2c:	687a      	ldr	r2, [r7, #4]
 8009f2e:	7c12      	ldrb	r2, [r2, #16]
 8009f30:	f107 0108 	add.w	r1, r7, #8
 8009f34:	4610      	mov	r0, r2
 8009f36:	4798      	blx	r3
 8009f38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f3a:	e043      	b.n	8009fc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f3c:	6839      	ldr	r1, [r7, #0]
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 fa7d 	bl	800a43e <USBD_CtlError>
            err++;
 8009f44:	7afb      	ldrb	r3, [r7, #11]
 8009f46:	3301      	adds	r3, #1
 8009f48:	72fb      	strb	r3, [r7, #11]
          break;
 8009f4a:	e03b      	b.n	8009fc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f52:	695b      	ldr	r3, [r3, #20]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d00b      	beq.n	8009f70 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f5e:	695b      	ldr	r3, [r3, #20]
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	7c12      	ldrb	r2, [r2, #16]
 8009f64:	f107 0108 	add.w	r1, r7, #8
 8009f68:	4610      	mov	r0, r2
 8009f6a:	4798      	blx	r3
 8009f6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f6e:	e029      	b.n	8009fc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f70:	6839      	ldr	r1, [r7, #0]
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f000 fa63 	bl	800a43e <USBD_CtlError>
            err++;
 8009f78:	7afb      	ldrb	r3, [r7, #11]
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f7e:	e021      	b.n	8009fc4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f86:	699b      	ldr	r3, [r3, #24]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d00b      	beq.n	8009fa4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f92:	699b      	ldr	r3, [r3, #24]
 8009f94:	687a      	ldr	r2, [r7, #4]
 8009f96:	7c12      	ldrb	r2, [r2, #16]
 8009f98:	f107 0108 	add.w	r1, r7, #8
 8009f9c:	4610      	mov	r0, r2
 8009f9e:	4798      	blx	r3
 8009fa0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009fa2:	e00f      	b.n	8009fc4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009fa4:	6839      	ldr	r1, [r7, #0]
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f000 fa49 	bl	800a43e <USBD_CtlError>
            err++;
 8009fac:	7afb      	ldrb	r3, [r7, #11]
 8009fae:	3301      	adds	r3, #1
 8009fb0:	72fb      	strb	r3, [r7, #11]
          break;
 8009fb2:	e007      	b.n	8009fc4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009fb4:	6839      	ldr	r1, [r7, #0]
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f000 fa41 	bl	800a43e <USBD_CtlError>
          err++;
 8009fbc:	7afb      	ldrb	r3, [r7, #11]
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009fc2:	bf00      	nop
      }
      break;
 8009fc4:	e037      	b.n	800a036 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	7c1b      	ldrb	r3, [r3, #16]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d109      	bne.n	8009fe2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fd6:	f107 0208 	add.w	r2, r7, #8
 8009fda:	4610      	mov	r0, r2
 8009fdc:	4798      	blx	r3
 8009fde:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009fe0:	e029      	b.n	800a036 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009fe2:	6839      	ldr	r1, [r7, #0]
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 fa2a 	bl	800a43e <USBD_CtlError>
        err++;
 8009fea:	7afb      	ldrb	r3, [r7, #11]
 8009fec:	3301      	adds	r3, #1
 8009fee:	72fb      	strb	r3, [r7, #11]
      break;
 8009ff0:	e021      	b.n	800a036 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	7c1b      	ldrb	r3, [r3, #16]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d10d      	bne.n	800a016 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a002:	f107 0208 	add.w	r2, r7, #8
 800a006:	4610      	mov	r0, r2
 800a008:	4798      	blx	r3
 800a00a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	3301      	adds	r3, #1
 800a010:	2207      	movs	r2, #7
 800a012:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a014:	e00f      	b.n	800a036 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a016:	6839      	ldr	r1, [r7, #0]
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 fa10 	bl	800a43e <USBD_CtlError>
        err++;
 800a01e:	7afb      	ldrb	r3, [r7, #11]
 800a020:	3301      	adds	r3, #1
 800a022:	72fb      	strb	r3, [r7, #11]
      break;
 800a024:	e007      	b.n	800a036 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a026:	6839      	ldr	r1, [r7, #0]
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f000 fa08 	bl	800a43e <USBD_CtlError>
      err++;
 800a02e:	7afb      	ldrb	r3, [r7, #11]
 800a030:	3301      	adds	r3, #1
 800a032:	72fb      	strb	r3, [r7, #11]
      break;
 800a034:	bf00      	nop
  }

  if (err != 0U)
 800a036:	7afb      	ldrb	r3, [r7, #11]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d11e      	bne.n	800a07a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	88db      	ldrh	r3, [r3, #6]
 800a040:	2b00      	cmp	r3, #0
 800a042:	d016      	beq.n	800a072 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a044:	893b      	ldrh	r3, [r7, #8]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00e      	beq.n	800a068 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	88da      	ldrh	r2, [r3, #6]
 800a04e:	893b      	ldrh	r3, [r7, #8]
 800a050:	4293      	cmp	r3, r2
 800a052:	bf28      	it	cs
 800a054:	4613      	movcs	r3, r2
 800a056:	b29b      	uxth	r3, r3
 800a058:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a05a:	893b      	ldrh	r3, [r7, #8]
 800a05c:	461a      	mov	r2, r3
 800a05e:	68f9      	ldr	r1, [r7, #12]
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	f000 fa69 	bl	800a538 <USBD_CtlSendData>
 800a066:	e009      	b.n	800a07c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a068:	6839      	ldr	r1, [r7, #0]
 800a06a:	6878      	ldr	r0, [r7, #4]
 800a06c:	f000 f9e7 	bl	800a43e <USBD_CtlError>
 800a070:	e004      	b.n	800a07c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a072:	6878      	ldr	r0, [r7, #4]
 800a074:	f000 fac1 	bl	800a5fa <USBD_CtlSendStatus>
 800a078:	e000      	b.n	800a07c <USBD_GetDescriptor+0x2cc>
    return;
 800a07a:	bf00      	nop
  }
}
 800a07c:	3710      	adds	r7, #16
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}
 800a082:	bf00      	nop

0800a084 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b084      	sub	sp, #16
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	889b      	ldrh	r3, [r3, #4]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d131      	bne.n	800a0fa <USBD_SetAddress+0x76>
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	88db      	ldrh	r3, [r3, #6]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d12d      	bne.n	800a0fa <USBD_SetAddress+0x76>
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	885b      	ldrh	r3, [r3, #2]
 800a0a2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a0a4:	d829      	bhi.n	800a0fa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	885b      	ldrh	r3, [r3, #2]
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0b0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	2b03      	cmp	r3, #3
 800a0bc:	d104      	bne.n	800a0c8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a0be:	6839      	ldr	r1, [r7, #0]
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f000 f9bc 	bl	800a43e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0c6:	e01d      	b.n	800a104 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	7bfa      	ldrb	r2, [r7, #15]
 800a0cc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a0d0:	7bfb      	ldrb	r3, [r7, #15]
 800a0d2:	4619      	mov	r1, r3
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f000 ff19 	bl	800af0c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f000 fa8d 	bl	800a5fa <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a0e0:	7bfb      	ldrb	r3, [r7, #15]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d004      	beq.n	800a0f0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	2202      	movs	r2, #2
 800a0ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0ee:	e009      	b.n	800a104 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0f8:	e004      	b.n	800a104 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a0fa:	6839      	ldr	r1, [r7, #0]
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f000 f99e 	bl	800a43e <USBD_CtlError>
  }
}
 800a102:	bf00      	nop
 800a104:	bf00      	nop
 800a106:	3710      	adds	r7, #16
 800a108:	46bd      	mov	sp, r7
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	6078      	str	r0, [r7, #4]
 800a114:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a116:	2300      	movs	r3, #0
 800a118:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	885b      	ldrh	r3, [r3, #2]
 800a11e:	b2da      	uxtb	r2, r3
 800a120:	4b4e      	ldr	r3, [pc, #312]	@ (800a25c <USBD_SetConfig+0x150>)
 800a122:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a124:	4b4d      	ldr	r3, [pc, #308]	@ (800a25c <USBD_SetConfig+0x150>)
 800a126:	781b      	ldrb	r3, [r3, #0]
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d905      	bls.n	800a138 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a12c:	6839      	ldr	r1, [r7, #0]
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f000 f985 	bl	800a43e <USBD_CtlError>
    return USBD_FAIL;
 800a134:	2303      	movs	r3, #3
 800a136:	e08c      	b.n	800a252 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a13e:	b2db      	uxtb	r3, r3
 800a140:	2b02      	cmp	r3, #2
 800a142:	d002      	beq.n	800a14a <USBD_SetConfig+0x3e>
 800a144:	2b03      	cmp	r3, #3
 800a146:	d029      	beq.n	800a19c <USBD_SetConfig+0x90>
 800a148:	e075      	b.n	800a236 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a14a:	4b44      	ldr	r3, [pc, #272]	@ (800a25c <USBD_SetConfig+0x150>)
 800a14c:	781b      	ldrb	r3, [r3, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d020      	beq.n	800a194 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a152:	4b42      	ldr	r3, [pc, #264]	@ (800a25c <USBD_SetConfig+0x150>)
 800a154:	781b      	ldrb	r3, [r3, #0]
 800a156:	461a      	mov	r2, r3
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a15c:	4b3f      	ldr	r3, [pc, #252]	@ (800a25c <USBD_SetConfig+0x150>)
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	4619      	mov	r1, r3
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f7fe ffcf 	bl	8009106 <USBD_SetClassConfig>
 800a168:	4603      	mov	r3, r0
 800a16a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a16c:	7bfb      	ldrb	r3, [r7, #15]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d008      	beq.n	800a184 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a172:	6839      	ldr	r1, [r7, #0]
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 f962 	bl	800a43e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2202      	movs	r2, #2
 800a17e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a182:	e065      	b.n	800a250 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a184:	6878      	ldr	r0, [r7, #4]
 800a186:	f000 fa38 	bl	800a5fa <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2203      	movs	r2, #3
 800a18e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a192:	e05d      	b.n	800a250 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 fa30 	bl	800a5fa <USBD_CtlSendStatus>
      break;
 800a19a:	e059      	b.n	800a250 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a19c:	4b2f      	ldr	r3, [pc, #188]	@ (800a25c <USBD_SetConfig+0x150>)
 800a19e:	781b      	ldrb	r3, [r3, #0]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d112      	bne.n	800a1ca <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2202      	movs	r2, #2
 800a1a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a1ac:	4b2b      	ldr	r3, [pc, #172]	@ (800a25c <USBD_SetConfig+0x150>)
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	461a      	mov	r2, r3
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a1b6:	4b29      	ldr	r3, [pc, #164]	@ (800a25c <USBD_SetConfig+0x150>)
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f7fe ffbe 	bl	800913e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 fa19 	bl	800a5fa <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a1c8:	e042      	b.n	800a250 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a1ca:	4b24      	ldr	r3, [pc, #144]	@ (800a25c <USBD_SetConfig+0x150>)
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	685b      	ldr	r3, [r3, #4]
 800a1d4:	429a      	cmp	r2, r3
 800a1d6:	d02a      	beq.n	800a22e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	b2db      	uxtb	r3, r3
 800a1de:	4619      	mov	r1, r3
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f7fe ffac 	bl	800913e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a1e6:	4b1d      	ldr	r3, [pc, #116]	@ (800a25c <USBD_SetConfig+0x150>)
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a1f0:	4b1a      	ldr	r3, [pc, #104]	@ (800a25c <USBD_SetConfig+0x150>)
 800a1f2:	781b      	ldrb	r3, [r3, #0]
 800a1f4:	4619      	mov	r1, r3
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f7fe ff85 	bl	8009106 <USBD_SetClassConfig>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a200:	7bfb      	ldrb	r3, [r7, #15]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d00f      	beq.n	800a226 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a206:	6839      	ldr	r1, [r7, #0]
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f000 f918 	bl	800a43e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	685b      	ldr	r3, [r3, #4]
 800a212:	b2db      	uxtb	r3, r3
 800a214:	4619      	mov	r1, r3
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f7fe ff91 	bl	800913e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2202      	movs	r2, #2
 800a220:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a224:	e014      	b.n	800a250 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 f9e7 	bl	800a5fa <USBD_CtlSendStatus>
      break;
 800a22c:	e010      	b.n	800a250 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 f9e3 	bl	800a5fa <USBD_CtlSendStatus>
      break;
 800a234:	e00c      	b.n	800a250 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a236:	6839      	ldr	r1, [r7, #0]
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f000 f900 	bl	800a43e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a23e:	4b07      	ldr	r3, [pc, #28]	@ (800a25c <USBD_SetConfig+0x150>)
 800a240:	781b      	ldrb	r3, [r3, #0]
 800a242:	4619      	mov	r1, r3
 800a244:	6878      	ldr	r0, [r7, #4]
 800a246:	f7fe ff7a 	bl	800913e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a24a:	2303      	movs	r3, #3
 800a24c:	73fb      	strb	r3, [r7, #15]
      break;
 800a24e:	bf00      	nop
  }

  return ret;
 800a250:	7bfb      	ldrb	r3, [r7, #15]
}
 800a252:	4618      	mov	r0, r3
 800a254:	3710      	adds	r7, #16
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}
 800a25a:	bf00      	nop
 800a25c:	2000042c 	.word	0x2000042c

0800a260 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b082      	sub	sp, #8
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	88db      	ldrh	r3, [r3, #6]
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d004      	beq.n	800a27c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a272:	6839      	ldr	r1, [r7, #0]
 800a274:	6878      	ldr	r0, [r7, #4]
 800a276:	f000 f8e2 	bl	800a43e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a27a:	e023      	b.n	800a2c4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a282:	b2db      	uxtb	r3, r3
 800a284:	2b02      	cmp	r3, #2
 800a286:	dc02      	bgt.n	800a28e <USBD_GetConfig+0x2e>
 800a288:	2b00      	cmp	r3, #0
 800a28a:	dc03      	bgt.n	800a294 <USBD_GetConfig+0x34>
 800a28c:	e015      	b.n	800a2ba <USBD_GetConfig+0x5a>
 800a28e:	2b03      	cmp	r3, #3
 800a290:	d00b      	beq.n	800a2aa <USBD_GetConfig+0x4a>
 800a292:	e012      	b.n	800a2ba <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2200      	movs	r2, #0
 800a298:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	3308      	adds	r3, #8
 800a29e:	2201      	movs	r2, #1
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f000 f948 	bl	800a538 <USBD_CtlSendData>
        break;
 800a2a8:	e00c      	b.n	800a2c4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	3304      	adds	r3, #4
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	4619      	mov	r1, r3
 800a2b2:	6878      	ldr	r0, [r7, #4]
 800a2b4:	f000 f940 	bl	800a538 <USBD_CtlSendData>
        break;
 800a2b8:	e004      	b.n	800a2c4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a2ba:	6839      	ldr	r1, [r7, #0]
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 f8be 	bl	800a43e <USBD_CtlError>
        break;
 800a2c2:	bf00      	nop
}
 800a2c4:	bf00      	nop
 800a2c6:	3708      	adds	r7, #8
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}

0800a2cc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a2dc:	b2db      	uxtb	r3, r3
 800a2de:	3b01      	subs	r3, #1
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d81e      	bhi.n	800a322 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	88db      	ldrh	r3, [r3, #6]
 800a2e8:	2b02      	cmp	r3, #2
 800a2ea:	d004      	beq.n	800a2f6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a2ec:	6839      	ldr	r1, [r7, #0]
 800a2ee:	6878      	ldr	r0, [r7, #4]
 800a2f0:	f000 f8a5 	bl	800a43e <USBD_CtlError>
        break;
 800a2f4:	e01a      	b.n	800a32c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a302:	2b00      	cmp	r3, #0
 800a304:	d005      	beq.n	800a312 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	68db      	ldr	r3, [r3, #12]
 800a30a:	f043 0202 	orr.w	r2, r3, #2
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	330c      	adds	r3, #12
 800a316:	2202      	movs	r2, #2
 800a318:	4619      	mov	r1, r3
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 f90c 	bl	800a538 <USBD_CtlSendData>
      break;
 800a320:	e004      	b.n	800a32c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a322:	6839      	ldr	r1, [r7, #0]
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f000 f88a 	bl	800a43e <USBD_CtlError>
      break;
 800a32a:	bf00      	nop
  }
}
 800a32c:	bf00      	nop
 800a32e:	3708      	adds	r7, #8
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b082      	sub	sp, #8
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	885b      	ldrh	r3, [r3, #2]
 800a342:	2b01      	cmp	r3, #1
 800a344:	d107      	bne.n	800a356 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2201      	movs	r2, #1
 800a34a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f000 f953 	bl	800a5fa <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a354:	e013      	b.n	800a37e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	885b      	ldrh	r3, [r3, #2]
 800a35a:	2b02      	cmp	r3, #2
 800a35c:	d10b      	bne.n	800a376 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	889b      	ldrh	r3, [r3, #4]
 800a362:	0a1b      	lsrs	r3, r3, #8
 800a364:	b29b      	uxth	r3, r3
 800a366:	b2da      	uxtb	r2, r3
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 f943 	bl	800a5fa <USBD_CtlSendStatus>
}
 800a374:	e003      	b.n	800a37e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a376:	6839      	ldr	r1, [r7, #0]
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f000 f860 	bl	800a43e <USBD_CtlError>
}
 800a37e:	bf00      	nop
 800a380:	3708      	adds	r7, #8
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}

0800a386 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a386:	b580      	push	{r7, lr}
 800a388:	b082      	sub	sp, #8
 800a38a:	af00      	add	r7, sp, #0
 800a38c:	6078      	str	r0, [r7, #4]
 800a38e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a396:	b2db      	uxtb	r3, r3
 800a398:	3b01      	subs	r3, #1
 800a39a:	2b02      	cmp	r3, #2
 800a39c:	d80b      	bhi.n	800a3b6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	885b      	ldrh	r3, [r3, #2]
 800a3a2:	2b01      	cmp	r3, #1
 800a3a4:	d10c      	bne.n	800a3c0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f000 f923 	bl	800a5fa <USBD_CtlSendStatus>
      }
      break;
 800a3b4:	e004      	b.n	800a3c0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a3b6:	6839      	ldr	r1, [r7, #0]
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f000 f840 	bl	800a43e <USBD_CtlError>
      break;
 800a3be:	e000      	b.n	800a3c2 <USBD_ClrFeature+0x3c>
      break;
 800a3c0:	bf00      	nop
  }
}
 800a3c2:	bf00      	nop
 800a3c4:	3708      	adds	r7, #8
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}

0800a3ca <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b084      	sub	sp, #16
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
 800a3d2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	781a      	ldrb	r2, [r3, #0]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	3301      	adds	r3, #1
 800a3e4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	781a      	ldrb	r2, [r3, #0]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	3301      	adds	r3, #1
 800a3f2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a3f4:	68f8      	ldr	r0, [r7, #12]
 800a3f6:	f7ff fa3f 	bl	8009878 <SWAPBYTE>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	461a      	mov	r2, r3
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	3301      	adds	r3, #1
 800a406:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	3301      	adds	r3, #1
 800a40c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a40e:	68f8      	ldr	r0, [r7, #12]
 800a410:	f7ff fa32 	bl	8009878 <SWAPBYTE>
 800a414:	4603      	mov	r3, r0
 800a416:	461a      	mov	r2, r3
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	3301      	adds	r3, #1
 800a420:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	3301      	adds	r3, #1
 800a426:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a428:	68f8      	ldr	r0, [r7, #12]
 800a42a:	f7ff fa25 	bl	8009878 <SWAPBYTE>
 800a42e:	4603      	mov	r3, r0
 800a430:	461a      	mov	r2, r3
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	80da      	strh	r2, [r3, #6]
}
 800a436:	bf00      	nop
 800a438:	3710      	adds	r7, #16
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}

0800a43e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a43e:	b580      	push	{r7, lr}
 800a440:	b082      	sub	sp, #8
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
 800a446:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a448:	2180      	movs	r1, #128	@ 0x80
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f000 fcf4 	bl	800ae38 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a450:	2100      	movs	r1, #0
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 fcf0 	bl	800ae38 <USBD_LL_StallEP>
}
 800a458:	bf00      	nop
 800a45a:	3708      	adds	r7, #8
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}

0800a460 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b086      	sub	sp, #24
 800a464:	af00      	add	r7, sp, #0
 800a466:	60f8      	str	r0, [r7, #12]
 800a468:	60b9      	str	r1, [r7, #8]
 800a46a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a46c:	2300      	movs	r3, #0
 800a46e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d042      	beq.n	800a4fc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a47a:	6938      	ldr	r0, [r7, #16]
 800a47c:	f000 f842 	bl	800a504 <USBD_GetLen>
 800a480:	4603      	mov	r3, r0
 800a482:	3301      	adds	r3, #1
 800a484:	005b      	lsls	r3, r3, #1
 800a486:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a48a:	d808      	bhi.n	800a49e <USBD_GetString+0x3e>
 800a48c:	6938      	ldr	r0, [r7, #16]
 800a48e:	f000 f839 	bl	800a504 <USBD_GetLen>
 800a492:	4603      	mov	r3, r0
 800a494:	3301      	adds	r3, #1
 800a496:	b29b      	uxth	r3, r3
 800a498:	005b      	lsls	r3, r3, #1
 800a49a:	b29a      	uxth	r2, r3
 800a49c:	e001      	b.n	800a4a2 <USBD_GetString+0x42>
 800a49e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a4a6:	7dfb      	ldrb	r3, [r7, #23]
 800a4a8:	68ba      	ldr	r2, [r7, #8]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	687a      	ldr	r2, [r7, #4]
 800a4ae:	7812      	ldrb	r2, [r2, #0]
 800a4b0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4b2:	7dfb      	ldrb	r3, [r7, #23]
 800a4b4:	3301      	adds	r3, #1
 800a4b6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a4b8:	7dfb      	ldrb	r3, [r7, #23]
 800a4ba:	68ba      	ldr	r2, [r7, #8]
 800a4bc:	4413      	add	r3, r2
 800a4be:	2203      	movs	r2, #3
 800a4c0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a4c2:	7dfb      	ldrb	r3, [r7, #23]
 800a4c4:	3301      	adds	r3, #1
 800a4c6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a4c8:	e013      	b.n	800a4f2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a4ca:	7dfb      	ldrb	r3, [r7, #23]
 800a4cc:	68ba      	ldr	r2, [r7, #8]
 800a4ce:	4413      	add	r3, r2
 800a4d0:	693a      	ldr	r2, [r7, #16]
 800a4d2:	7812      	ldrb	r2, [r2, #0]
 800a4d4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	3301      	adds	r3, #1
 800a4da:	613b      	str	r3, [r7, #16]
    idx++;
 800a4dc:	7dfb      	ldrb	r3, [r7, #23]
 800a4de:	3301      	adds	r3, #1
 800a4e0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a4e2:	7dfb      	ldrb	r3, [r7, #23]
 800a4e4:	68ba      	ldr	r2, [r7, #8]
 800a4e6:	4413      	add	r3, r2
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	701a      	strb	r2, [r3, #0]
    idx++;
 800a4ec:	7dfb      	ldrb	r3, [r7, #23]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a4f2:	693b      	ldr	r3, [r7, #16]
 800a4f4:	781b      	ldrb	r3, [r3, #0]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d1e7      	bne.n	800a4ca <USBD_GetString+0x6a>
 800a4fa:	e000      	b.n	800a4fe <USBD_GetString+0x9e>
    return;
 800a4fc:	bf00      	nop
  }
}
 800a4fe:	3718      	adds	r7, #24
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}

0800a504 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a504:	b480      	push	{r7}
 800a506:	b085      	sub	sp, #20
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a50c:	2300      	movs	r3, #0
 800a50e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a514:	e005      	b.n	800a522 <USBD_GetLen+0x1e>
  {
    len++;
 800a516:	7bfb      	ldrb	r3, [r7, #15]
 800a518:	3301      	adds	r3, #1
 800a51a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a51c:	68bb      	ldr	r3, [r7, #8]
 800a51e:	3301      	adds	r3, #1
 800a520:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	781b      	ldrb	r3, [r3, #0]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1f5      	bne.n	800a516 <USBD_GetLen+0x12>
  }

  return len;
 800a52a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3714      	adds	r7, #20
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr

0800a538 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b084      	sub	sp, #16
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	60f8      	str	r0, [r7, #12]
 800a540:	60b9      	str	r1, [r7, #8]
 800a542:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2202      	movs	r2, #2
 800a548:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	687a      	ldr	r2, [r7, #4]
 800a550:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	68ba      	ldr	r2, [r7, #8]
 800a556:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	68ba      	ldr	r2, [r7, #8]
 800a562:	2100      	movs	r1, #0
 800a564:	68f8      	ldr	r0, [r7, #12]
 800a566:	f000 fcf0 	bl	800af4a <USBD_LL_Transmit>

  return USBD_OK;
 800a56a:	2300      	movs	r3, #0
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3710      	adds	r7, #16
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}

0800a574 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	60f8      	str	r0, [r7, #12]
 800a57c:	60b9      	str	r1, [r7, #8]
 800a57e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	68ba      	ldr	r2, [r7, #8]
 800a584:	2100      	movs	r1, #0
 800a586:	68f8      	ldr	r0, [r7, #12]
 800a588:	f000 fcdf 	bl	800af4a <USBD_LL_Transmit>

  return USBD_OK;
 800a58c:	2300      	movs	r3, #0
}
 800a58e:	4618      	mov	r0, r3
 800a590:	3710      	adds	r7, #16
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}

0800a596 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a596:	b580      	push	{r7, lr}
 800a598:	b084      	sub	sp, #16
 800a59a:	af00      	add	r7, sp, #0
 800a59c:	60f8      	str	r0, [r7, #12]
 800a59e:	60b9      	str	r1, [r7, #8]
 800a5a0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2203      	movs	r2, #3
 800a5a6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	687a      	ldr	r2, [r7, #4]
 800a5ae:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	68ba      	ldr	r2, [r7, #8]
 800a5b6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	687a      	ldr	r2, [r7, #4]
 800a5be:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	68ba      	ldr	r2, [r7, #8]
 800a5c6:	2100      	movs	r1, #0
 800a5c8:	68f8      	ldr	r0, [r7, #12]
 800a5ca:	f000 fcdf 	bl	800af8c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5ce:	2300      	movs	r3, #0
}
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	3710      	adds	r7, #16
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}

0800a5d8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	60f8      	str	r0, [r7, #12]
 800a5e0:	60b9      	str	r1, [r7, #8]
 800a5e2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	68ba      	ldr	r2, [r7, #8]
 800a5e8:	2100      	movs	r1, #0
 800a5ea:	68f8      	ldr	r0, [r7, #12]
 800a5ec:	f000 fcce 	bl	800af8c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3710      	adds	r7, #16
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b082      	sub	sp, #8
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2204      	movs	r2, #4
 800a606:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a60a:	2300      	movs	r3, #0
 800a60c:	2200      	movs	r2, #0
 800a60e:	2100      	movs	r1, #0
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 fc9a 	bl	800af4a <USBD_LL_Transmit>

  return USBD_OK;
 800a616:	2300      	movs	r3, #0
}
 800a618:	4618      	mov	r0, r3
 800a61a:	3708      	adds	r7, #8
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd80      	pop	{r7, pc}

0800a620 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b082      	sub	sp, #8
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2205      	movs	r2, #5
 800a62c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a630:	2300      	movs	r3, #0
 800a632:	2200      	movs	r2, #0
 800a634:	2100      	movs	r1, #0
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 fca8 	bl	800af8c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a63c:	2300      	movs	r3, #0
}
 800a63e:	4618      	mov	r0, r3
 800a640:	3708      	adds	r7, #8
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}
	...

0800a648 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a64c:	2200      	movs	r2, #0
 800a64e:	4912      	ldr	r1, [pc, #72]	@ (800a698 <MX_USB_DEVICE_Init+0x50>)
 800a650:	4812      	ldr	r0, [pc, #72]	@ (800a69c <MX_USB_DEVICE_Init+0x54>)
 800a652:	f7fe fcdb 	bl	800900c <USBD_Init>
 800a656:	4603      	mov	r3, r0
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d001      	beq.n	800a660 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a65c:	f7f7 f8b4 	bl	80017c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a660:	490f      	ldr	r1, [pc, #60]	@ (800a6a0 <MX_USB_DEVICE_Init+0x58>)
 800a662:	480e      	ldr	r0, [pc, #56]	@ (800a69c <MX_USB_DEVICE_Init+0x54>)
 800a664:	f7fe fd02 	bl	800906c <USBD_RegisterClass>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d001      	beq.n	800a672 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a66e:	f7f7 f8ab 	bl	80017c8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a672:	490c      	ldr	r1, [pc, #48]	@ (800a6a4 <MX_USB_DEVICE_Init+0x5c>)
 800a674:	4809      	ldr	r0, [pc, #36]	@ (800a69c <MX_USB_DEVICE_Init+0x54>)
 800a676:	f7fe fbf9 	bl	8008e6c <USBD_CDC_RegisterInterface>
 800a67a:	4603      	mov	r3, r0
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d001      	beq.n	800a684 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a680:	f7f7 f8a2 	bl	80017c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a684:	4805      	ldr	r0, [pc, #20]	@ (800a69c <MX_USB_DEVICE_Init+0x54>)
 800a686:	f7fe fd27 	bl	80090d8 <USBD_Start>
 800a68a:	4603      	mov	r3, r0
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d001      	beq.n	800a694 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a690:	f7f7 f89a 	bl	80017c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a694:	bf00      	nop
 800a696:	bd80      	pop	{r7, pc}
 800a698:	200000ac 	.word	0x200000ac
 800a69c:	20000430 	.word	0x20000430
 800a6a0:	20000018 	.word	0x20000018
 800a6a4:	20000098 	.word	0x20000098

0800a6a8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	4905      	ldr	r1, [pc, #20]	@ (800a6c4 <CDC_Init_FS+0x1c>)
 800a6b0:	4805      	ldr	r0, [pc, #20]	@ (800a6c8 <CDC_Init_FS+0x20>)
 800a6b2:	f7fe fbf5 	bl	8008ea0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a6b6:	4905      	ldr	r1, [pc, #20]	@ (800a6cc <CDC_Init_FS+0x24>)
 800a6b8:	4803      	ldr	r0, [pc, #12]	@ (800a6c8 <CDC_Init_FS+0x20>)
 800a6ba:	f7fe fc13 	bl	8008ee4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a6be:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	bd80      	pop	{r7, pc}
 800a6c4:	20000f0c 	.word	0x20000f0c
 800a6c8:	20000430 	.word	0x20000430
 800a6cc:	2000070c 	.word	0x2000070c

0800a6d0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a6d4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b083      	sub	sp, #12
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	6039      	str	r1, [r7, #0]
 800a6ea:	71fb      	strb	r3, [r7, #7]
 800a6ec:	4613      	mov	r3, r2
 800a6ee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a6f0:	79fb      	ldrb	r3, [r7, #7]
 800a6f2:	2b23      	cmp	r3, #35	@ 0x23
 800a6f4:	d84a      	bhi.n	800a78c <CDC_Control_FS+0xac>
 800a6f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a6fc <CDC_Control_FS+0x1c>)
 800a6f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6fc:	0800a78d 	.word	0x0800a78d
 800a700:	0800a78d 	.word	0x0800a78d
 800a704:	0800a78d 	.word	0x0800a78d
 800a708:	0800a78d 	.word	0x0800a78d
 800a70c:	0800a78d 	.word	0x0800a78d
 800a710:	0800a78d 	.word	0x0800a78d
 800a714:	0800a78d 	.word	0x0800a78d
 800a718:	0800a78d 	.word	0x0800a78d
 800a71c:	0800a78d 	.word	0x0800a78d
 800a720:	0800a78d 	.word	0x0800a78d
 800a724:	0800a78d 	.word	0x0800a78d
 800a728:	0800a78d 	.word	0x0800a78d
 800a72c:	0800a78d 	.word	0x0800a78d
 800a730:	0800a78d 	.word	0x0800a78d
 800a734:	0800a78d 	.word	0x0800a78d
 800a738:	0800a78d 	.word	0x0800a78d
 800a73c:	0800a78d 	.word	0x0800a78d
 800a740:	0800a78d 	.word	0x0800a78d
 800a744:	0800a78d 	.word	0x0800a78d
 800a748:	0800a78d 	.word	0x0800a78d
 800a74c:	0800a78d 	.word	0x0800a78d
 800a750:	0800a78d 	.word	0x0800a78d
 800a754:	0800a78d 	.word	0x0800a78d
 800a758:	0800a78d 	.word	0x0800a78d
 800a75c:	0800a78d 	.word	0x0800a78d
 800a760:	0800a78d 	.word	0x0800a78d
 800a764:	0800a78d 	.word	0x0800a78d
 800a768:	0800a78d 	.word	0x0800a78d
 800a76c:	0800a78d 	.word	0x0800a78d
 800a770:	0800a78d 	.word	0x0800a78d
 800a774:	0800a78d 	.word	0x0800a78d
 800a778:	0800a78d 	.word	0x0800a78d
 800a77c:	0800a78d 	.word	0x0800a78d
 800a780:	0800a78d 	.word	0x0800a78d
 800a784:	0800a78d 	.word	0x0800a78d
 800a788:	0800a78d 	.word	0x0800a78d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a78c:	bf00      	nop
  }

  return (USBD_OK);
 800a78e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a790:	4618      	mov	r0, r3
 800a792:	370c      	adds	r7, #12
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr

0800a79c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b082      	sub	sp, #8
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a7a6:	6879      	ldr	r1, [r7, #4]
 800a7a8:	4805      	ldr	r0, [pc, #20]	@ (800a7c0 <CDC_Receive_FS+0x24>)
 800a7aa:	f7fe fb9b 	bl	8008ee4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a7ae:	4804      	ldr	r0, [pc, #16]	@ (800a7c0 <CDC_Receive_FS+0x24>)
 800a7b0:	f7fe fbf6 	bl	8008fa0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a7b4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3708      	adds	r7, #8
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	20000430 	.word	0x20000430

0800a7c4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b084      	sub	sp, #16
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
 800a7cc:	460b      	mov	r3, r1
 800a7ce:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a7d4:	4b0d      	ldr	r3, [pc, #52]	@ (800a80c <CDC_Transmit_FS+0x48>)
 800a7d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a7da:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d001      	beq.n	800a7ea <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	e00b      	b.n	800a802 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a7ea:	887b      	ldrh	r3, [r7, #2]
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	6879      	ldr	r1, [r7, #4]
 800a7f0:	4806      	ldr	r0, [pc, #24]	@ (800a80c <CDC_Transmit_FS+0x48>)
 800a7f2:	f7fe fb55 	bl	8008ea0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a7f6:	4805      	ldr	r0, [pc, #20]	@ (800a80c <CDC_Transmit_FS+0x48>)
 800a7f8:	f7fe fb92 	bl	8008f20 <USBD_CDC_TransmitPacket>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a800:	7bfb      	ldrb	r3, [r7, #15]
}
 800a802:	4618      	mov	r0, r3
 800a804:	3710      	adds	r7, #16
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}
 800a80a:	bf00      	nop
 800a80c:	20000430 	.word	0x20000430

0800a810 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a810:	b480      	push	{r7}
 800a812:	b087      	sub	sp, #28
 800a814:	af00      	add	r7, sp, #0
 800a816:	60f8      	str	r0, [r7, #12]
 800a818:	60b9      	str	r1, [r7, #8]
 800a81a:	4613      	mov	r3, r2
 800a81c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a81e:	2300      	movs	r3, #0
 800a820:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a822:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a826:	4618      	mov	r0, r3
 800a828:	371c      	adds	r7, #28
 800a82a:	46bd      	mov	sp, r7
 800a82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a830:	4770      	bx	lr
	...

0800a834 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a834:	b480      	push	{r7}
 800a836:	b083      	sub	sp, #12
 800a838:	af00      	add	r7, sp, #0
 800a83a:	4603      	mov	r3, r0
 800a83c:	6039      	str	r1, [r7, #0]
 800a83e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	2212      	movs	r2, #18
 800a844:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a846:	4b03      	ldr	r3, [pc, #12]	@ (800a854 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a848:	4618      	mov	r0, r3
 800a84a:	370c      	adds	r7, #12
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr
 800a854:	200000c8 	.word	0x200000c8

0800a858 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a858:	b480      	push	{r7}
 800a85a:	b083      	sub	sp, #12
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	4603      	mov	r3, r0
 800a860:	6039      	str	r1, [r7, #0]
 800a862:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	2204      	movs	r2, #4
 800a868:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a86a:	4b03      	ldr	r3, [pc, #12]	@ (800a878 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a86c:	4618      	mov	r0, r3
 800a86e:	370c      	adds	r7, #12
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr
 800a878:	200000dc 	.word	0x200000dc

0800a87c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b082      	sub	sp, #8
 800a880:	af00      	add	r7, sp, #0
 800a882:	4603      	mov	r3, r0
 800a884:	6039      	str	r1, [r7, #0]
 800a886:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a888:	79fb      	ldrb	r3, [r7, #7]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d105      	bne.n	800a89a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a88e:	683a      	ldr	r2, [r7, #0]
 800a890:	4907      	ldr	r1, [pc, #28]	@ (800a8b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a892:	4808      	ldr	r0, [pc, #32]	@ (800a8b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a894:	f7ff fde4 	bl	800a460 <USBD_GetString>
 800a898:	e004      	b.n	800a8a4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a89a:	683a      	ldr	r2, [r7, #0]
 800a89c:	4904      	ldr	r1, [pc, #16]	@ (800a8b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a89e:	4805      	ldr	r0, [pc, #20]	@ (800a8b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a8a0:	f7ff fdde 	bl	800a460 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a8a4:	4b02      	ldr	r3, [pc, #8]	@ (800a8b0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3708      	adds	r7, #8
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}
 800a8ae:	bf00      	nop
 800a8b0:	2000170c 	.word	0x2000170c
 800a8b4:	0800bc08 	.word	0x0800bc08

0800a8b8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8b8:	b580      	push	{r7, lr}
 800a8ba:	b082      	sub	sp, #8
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	4603      	mov	r3, r0
 800a8c0:	6039      	str	r1, [r7, #0]
 800a8c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a8c4:	683a      	ldr	r2, [r7, #0]
 800a8c6:	4904      	ldr	r1, [pc, #16]	@ (800a8d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a8c8:	4804      	ldr	r0, [pc, #16]	@ (800a8dc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a8ca:	f7ff fdc9 	bl	800a460 <USBD_GetString>
  return USBD_StrDesc;
 800a8ce:	4b02      	ldr	r3, [pc, #8]	@ (800a8d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3708      	adds	r7, #8
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}
 800a8d8:	2000170c 	.word	0x2000170c
 800a8dc:	0800bc20 	.word	0x0800bc20

0800a8e0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	6039      	str	r1, [r7, #0]
 800a8ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	221a      	movs	r2, #26
 800a8f0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a8f2:	f000 f843 	bl	800a97c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a8f6:	4b02      	ldr	r3, [pc, #8]	@ (800a900 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	3708      	adds	r7, #8
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bd80      	pop	{r7, pc}
 800a900:	200000e0 	.word	0x200000e0

0800a904 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b082      	sub	sp, #8
 800a908:	af00      	add	r7, sp, #0
 800a90a:	4603      	mov	r3, r0
 800a90c:	6039      	str	r1, [r7, #0]
 800a90e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a910:	79fb      	ldrb	r3, [r7, #7]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d105      	bne.n	800a922 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a916:	683a      	ldr	r2, [r7, #0]
 800a918:	4907      	ldr	r1, [pc, #28]	@ (800a938 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a91a:	4808      	ldr	r0, [pc, #32]	@ (800a93c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a91c:	f7ff fda0 	bl	800a460 <USBD_GetString>
 800a920:	e004      	b.n	800a92c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a922:	683a      	ldr	r2, [r7, #0]
 800a924:	4904      	ldr	r1, [pc, #16]	@ (800a938 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a926:	4805      	ldr	r0, [pc, #20]	@ (800a93c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a928:	f7ff fd9a 	bl	800a460 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a92c:	4b02      	ldr	r3, [pc, #8]	@ (800a938 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3708      	adds	r7, #8
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
 800a936:	bf00      	nop
 800a938:	2000170c 	.word	0x2000170c
 800a93c:	0800bc34 	.word	0x0800bc34

0800a940 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b082      	sub	sp, #8
 800a944:	af00      	add	r7, sp, #0
 800a946:	4603      	mov	r3, r0
 800a948:	6039      	str	r1, [r7, #0]
 800a94a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a94c:	79fb      	ldrb	r3, [r7, #7]
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d105      	bne.n	800a95e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a952:	683a      	ldr	r2, [r7, #0]
 800a954:	4907      	ldr	r1, [pc, #28]	@ (800a974 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a956:	4808      	ldr	r0, [pc, #32]	@ (800a978 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a958:	f7ff fd82 	bl	800a460 <USBD_GetString>
 800a95c:	e004      	b.n	800a968 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a95e:	683a      	ldr	r2, [r7, #0]
 800a960:	4904      	ldr	r1, [pc, #16]	@ (800a974 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a962:	4805      	ldr	r0, [pc, #20]	@ (800a978 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a964:	f7ff fd7c 	bl	800a460 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a968:	4b02      	ldr	r3, [pc, #8]	@ (800a974 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a96a:	4618      	mov	r0, r3
 800a96c:	3708      	adds	r7, #8
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}
 800a972:	bf00      	nop
 800a974:	2000170c 	.word	0x2000170c
 800a978:	0800bc40 	.word	0x0800bc40

0800a97c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a982:	4b0f      	ldr	r3, [pc, #60]	@ (800a9c0 <Get_SerialNum+0x44>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a988:	4b0e      	ldr	r3, [pc, #56]	@ (800a9c4 <Get_SerialNum+0x48>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a98e:	4b0e      	ldr	r3, [pc, #56]	@ (800a9c8 <Get_SerialNum+0x4c>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a994:	68fa      	ldr	r2, [r7, #12]
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	4413      	add	r3, r2
 800a99a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d009      	beq.n	800a9b6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a9a2:	2208      	movs	r2, #8
 800a9a4:	4909      	ldr	r1, [pc, #36]	@ (800a9cc <Get_SerialNum+0x50>)
 800a9a6:	68f8      	ldr	r0, [r7, #12]
 800a9a8:	f000 f814 	bl	800a9d4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a9ac:	2204      	movs	r2, #4
 800a9ae:	4908      	ldr	r1, [pc, #32]	@ (800a9d0 <Get_SerialNum+0x54>)
 800a9b0:	68b8      	ldr	r0, [r7, #8]
 800a9b2:	f000 f80f 	bl	800a9d4 <IntToUnicode>
  }
}
 800a9b6:	bf00      	nop
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}
 800a9be:	bf00      	nop
 800a9c0:	1fff7a10 	.word	0x1fff7a10
 800a9c4:	1fff7a14 	.word	0x1fff7a14
 800a9c8:	1fff7a18 	.word	0x1fff7a18
 800a9cc:	200000e2 	.word	0x200000e2
 800a9d0:	200000f2 	.word	0x200000f2

0800a9d4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b087      	sub	sp, #28
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	4613      	mov	r3, r2
 800a9e0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	75fb      	strb	r3, [r7, #23]
 800a9ea:	e027      	b.n	800aa3c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	0f1b      	lsrs	r3, r3, #28
 800a9f0:	2b09      	cmp	r3, #9
 800a9f2:	d80b      	bhi.n	800aa0c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	0f1b      	lsrs	r3, r3, #28
 800a9f8:	b2da      	uxtb	r2, r3
 800a9fa:	7dfb      	ldrb	r3, [r7, #23]
 800a9fc:	005b      	lsls	r3, r3, #1
 800a9fe:	4619      	mov	r1, r3
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	440b      	add	r3, r1
 800aa04:	3230      	adds	r2, #48	@ 0x30
 800aa06:	b2d2      	uxtb	r2, r2
 800aa08:	701a      	strb	r2, [r3, #0]
 800aa0a:	e00a      	b.n	800aa22 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	0f1b      	lsrs	r3, r3, #28
 800aa10:	b2da      	uxtb	r2, r3
 800aa12:	7dfb      	ldrb	r3, [r7, #23]
 800aa14:	005b      	lsls	r3, r3, #1
 800aa16:	4619      	mov	r1, r3
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	440b      	add	r3, r1
 800aa1c:	3237      	adds	r2, #55	@ 0x37
 800aa1e:	b2d2      	uxtb	r2, r2
 800aa20:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	011b      	lsls	r3, r3, #4
 800aa26:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800aa28:	7dfb      	ldrb	r3, [r7, #23]
 800aa2a:	005b      	lsls	r3, r3, #1
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	68ba      	ldr	r2, [r7, #8]
 800aa30:	4413      	add	r3, r2
 800aa32:	2200      	movs	r2, #0
 800aa34:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800aa36:	7dfb      	ldrb	r3, [r7, #23]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	75fb      	strb	r3, [r7, #23]
 800aa3c:	7dfa      	ldrb	r2, [r7, #23]
 800aa3e:	79fb      	ldrb	r3, [r7, #7]
 800aa40:	429a      	cmp	r2, r3
 800aa42:	d3d3      	bcc.n	800a9ec <IntToUnicode+0x18>
  }
}
 800aa44:	bf00      	nop
 800aa46:	bf00      	nop
 800aa48:	371c      	adds	r7, #28
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa50:	4770      	bx	lr
	...

0800aa54 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b08a      	sub	sp, #40	@ 0x28
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa5c:	f107 0314 	add.w	r3, r7, #20
 800aa60:	2200      	movs	r2, #0
 800aa62:	601a      	str	r2, [r3, #0]
 800aa64:	605a      	str	r2, [r3, #4]
 800aa66:	609a      	str	r2, [r3, #8]
 800aa68:	60da      	str	r2, [r3, #12]
 800aa6a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aa74:	d13a      	bne.n	800aaec <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aa76:	2300      	movs	r3, #0
 800aa78:	613b      	str	r3, [r7, #16]
 800aa7a:	4b1e      	ldr	r3, [pc, #120]	@ (800aaf4 <HAL_PCD_MspInit+0xa0>)
 800aa7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa7e:	4a1d      	ldr	r2, [pc, #116]	@ (800aaf4 <HAL_PCD_MspInit+0xa0>)
 800aa80:	f043 0301 	orr.w	r3, r3, #1
 800aa84:	6313      	str	r3, [r2, #48]	@ 0x30
 800aa86:	4b1b      	ldr	r3, [pc, #108]	@ (800aaf4 <HAL_PCD_MspInit+0xa0>)
 800aa88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa8a:	f003 0301 	and.w	r3, r3, #1
 800aa8e:	613b      	str	r3, [r7, #16]
 800aa90:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800aa92:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800aa96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa98:	2302      	movs	r3, #2
 800aa9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aaa4:	230a      	movs	r3, #10
 800aaa6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aaa8:	f107 0314 	add.w	r3, r7, #20
 800aaac:	4619      	mov	r1, r3
 800aaae:	4812      	ldr	r0, [pc, #72]	@ (800aaf8 <HAL_PCD_MspInit+0xa4>)
 800aab0:	f7f7 fe68 	bl	8002784 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aab4:	4b0f      	ldr	r3, [pc, #60]	@ (800aaf4 <HAL_PCD_MspInit+0xa0>)
 800aab6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aab8:	4a0e      	ldr	r2, [pc, #56]	@ (800aaf4 <HAL_PCD_MspInit+0xa0>)
 800aaba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aabe:	6353      	str	r3, [r2, #52]	@ 0x34
 800aac0:	2300      	movs	r3, #0
 800aac2:	60fb      	str	r3, [r7, #12]
 800aac4:	4b0b      	ldr	r3, [pc, #44]	@ (800aaf4 <HAL_PCD_MspInit+0xa0>)
 800aac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aac8:	4a0a      	ldr	r2, [pc, #40]	@ (800aaf4 <HAL_PCD_MspInit+0xa0>)
 800aaca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aace:	6453      	str	r3, [r2, #68]	@ 0x44
 800aad0:	4b08      	ldr	r3, [pc, #32]	@ (800aaf4 <HAL_PCD_MspInit+0xa0>)
 800aad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aad4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aad8:	60fb      	str	r3, [r7, #12]
 800aada:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aadc:	2200      	movs	r2, #0
 800aade:	2100      	movs	r1, #0
 800aae0:	2043      	movs	r0, #67	@ 0x43
 800aae2:	f7f7 fd86 	bl	80025f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aae6:	2043      	movs	r0, #67	@ 0x43
 800aae8:	f7f7 fd9f 	bl	800262a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aaec:	bf00      	nop
 800aaee:	3728      	adds	r7, #40	@ 0x28
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}
 800aaf4:	40023800 	.word	0x40023800
 800aaf8:	40020000 	.word	0x40020000

0800aafc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b082      	sub	sp, #8
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ab10:	4619      	mov	r1, r3
 800ab12:	4610      	mov	r0, r2
 800ab14:	f7fe fb2d 	bl	8009172 <USBD_LL_SetupStage>
}
 800ab18:	bf00      	nop
 800ab1a:	3708      	adds	r7, #8
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}

0800ab20 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b082      	sub	sp, #8
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
 800ab28:	460b      	mov	r3, r1
 800ab2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ab32:	78fa      	ldrb	r2, [r7, #3]
 800ab34:	6879      	ldr	r1, [r7, #4]
 800ab36:	4613      	mov	r3, r2
 800ab38:	00db      	lsls	r3, r3, #3
 800ab3a:	4413      	add	r3, r2
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	440b      	add	r3, r1
 800ab40:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	78fb      	ldrb	r3, [r7, #3]
 800ab48:	4619      	mov	r1, r3
 800ab4a:	f7fe fb67 	bl	800921c <USBD_LL_DataOutStage>
}
 800ab4e:	bf00      	nop
 800ab50:	3708      	adds	r7, #8
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}

0800ab56 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab56:	b580      	push	{r7, lr}
 800ab58:	b082      	sub	sp, #8
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
 800ab5e:	460b      	mov	r3, r1
 800ab60:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ab68:	78fa      	ldrb	r2, [r7, #3]
 800ab6a:	6879      	ldr	r1, [r7, #4]
 800ab6c:	4613      	mov	r3, r2
 800ab6e:	00db      	lsls	r3, r3, #3
 800ab70:	4413      	add	r3, r2
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	440b      	add	r3, r1
 800ab76:	3320      	adds	r3, #32
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	78fb      	ldrb	r3, [r7, #3]
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	f7fe fc09 	bl	8009394 <USBD_LL_DataInStage>
}
 800ab82:	bf00      	nop
 800ab84:	3708      	adds	r7, #8
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}

0800ab8a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab8a:	b580      	push	{r7, lr}
 800ab8c:	b082      	sub	sp, #8
 800ab8e:	af00      	add	r7, sp, #0
 800ab90:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f7fe fd4d 	bl	8009638 <USBD_LL_SOF>
}
 800ab9e:	bf00      	nop
 800aba0:	3708      	adds	r7, #8
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}

0800aba6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aba6:	b580      	push	{r7, lr}
 800aba8:	b084      	sub	sp, #16
 800abaa:	af00      	add	r7, sp, #0
 800abac:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800abae:	2301      	movs	r3, #1
 800abb0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	79db      	ldrb	r3, [r3, #7]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d102      	bne.n	800abc0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800abba:	2300      	movs	r3, #0
 800abbc:	73fb      	strb	r3, [r7, #15]
 800abbe:	e008      	b.n	800abd2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	79db      	ldrb	r3, [r3, #7]
 800abc4:	2b02      	cmp	r3, #2
 800abc6:	d102      	bne.n	800abce <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800abc8:	2301      	movs	r3, #1
 800abca:	73fb      	strb	r3, [r7, #15]
 800abcc:	e001      	b.n	800abd2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800abce:	f7f6 fdfb 	bl	80017c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800abd8:	7bfa      	ldrb	r2, [r7, #15]
 800abda:	4611      	mov	r1, r2
 800abdc:	4618      	mov	r0, r3
 800abde:	f7fe fce7 	bl	80095b0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800abe8:	4618      	mov	r0, r3
 800abea:	f7fe fc8e 	bl	800950a <USBD_LL_Reset>
}
 800abee:	bf00      	nop
 800abf0:	3710      	adds	r7, #16
 800abf2:	46bd      	mov	sp, r7
 800abf4:	bd80      	pop	{r7, pc}
	...

0800abf8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b082      	sub	sp, #8
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac06:	4618      	mov	r0, r3
 800ac08:	f7fe fce2 	bl	80095d0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	6812      	ldr	r2, [r2, #0]
 800ac1a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ac1e:	f043 0301 	orr.w	r3, r3, #1
 800ac22:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	7adb      	ldrb	r3, [r3, #11]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d005      	beq.n	800ac38 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ac2c:	4b04      	ldr	r3, [pc, #16]	@ (800ac40 <HAL_PCD_SuspendCallback+0x48>)
 800ac2e:	691b      	ldr	r3, [r3, #16]
 800ac30:	4a03      	ldr	r2, [pc, #12]	@ (800ac40 <HAL_PCD_SuspendCallback+0x48>)
 800ac32:	f043 0306 	orr.w	r3, r3, #6
 800ac36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ac38:	bf00      	nop
 800ac3a:	3708      	adds	r7, #8
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}
 800ac40:	e000ed00 	.word	0xe000ed00

0800ac44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b082      	sub	sp, #8
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac52:	4618      	mov	r0, r3
 800ac54:	f7fe fcd8 	bl	8009608 <USBD_LL_Resume>
}
 800ac58:	bf00      	nop
 800ac5a:	3708      	adds	r7, #8
 800ac5c:	46bd      	mov	sp, r7
 800ac5e:	bd80      	pop	{r7, pc}

0800ac60 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b082      	sub	sp, #8
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	460b      	mov	r3, r1
 800ac6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac72:	78fa      	ldrb	r2, [r7, #3]
 800ac74:	4611      	mov	r1, r2
 800ac76:	4618      	mov	r0, r3
 800ac78:	f7fe fd30 	bl	80096dc <USBD_LL_IsoOUTIncomplete>
}
 800ac7c:	bf00      	nop
 800ac7e:	3708      	adds	r7, #8
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b082      	sub	sp, #8
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac96:	78fa      	ldrb	r2, [r7, #3]
 800ac98:	4611      	mov	r1, r2
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	f7fe fcec 	bl	8009678 <USBD_LL_IsoINIncomplete>
}
 800aca0:	bf00      	nop
 800aca2:	3708      	adds	r7, #8
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}

0800aca8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b082      	sub	sp, #8
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800acb6:	4618      	mov	r0, r3
 800acb8:	f7fe fd42 	bl	8009740 <USBD_LL_DevConnected>
}
 800acbc:	bf00      	nop
 800acbe:	3708      	adds	r7, #8
 800acc0:	46bd      	mov	sp, r7
 800acc2:	bd80      	pop	{r7, pc}

0800acc4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b082      	sub	sp, #8
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800acd2:	4618      	mov	r0, r3
 800acd4:	f7fe fd3f 	bl	8009756 <USBD_LL_DevDisconnected>
}
 800acd8:	bf00      	nop
 800acda:	3708      	adds	r7, #8
 800acdc:	46bd      	mov	sp, r7
 800acde:	bd80      	pop	{r7, pc}

0800ace0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b082      	sub	sp, #8
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d13c      	bne.n	800ad6a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800acf0:	4a20      	ldr	r2, [pc, #128]	@ (800ad74 <USBD_LL_Init+0x94>)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	4a1e      	ldr	r2, [pc, #120]	@ (800ad74 <USBD_LL_Init+0x94>)
 800acfc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ad00:	4b1c      	ldr	r3, [pc, #112]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad02:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ad06:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ad08:	4b1a      	ldr	r3, [pc, #104]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad0a:	2204      	movs	r2, #4
 800ad0c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ad0e:	4b19      	ldr	r3, [pc, #100]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad10:	2202      	movs	r2, #2
 800ad12:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ad14:	4b17      	ldr	r3, [pc, #92]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad16:	2200      	movs	r2, #0
 800ad18:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ad1a:	4b16      	ldr	r3, [pc, #88]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad1c:	2202      	movs	r2, #2
 800ad1e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ad20:	4b14      	ldr	r3, [pc, #80]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad22:	2200      	movs	r2, #0
 800ad24:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ad26:	4b13      	ldr	r3, [pc, #76]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad28:	2200      	movs	r2, #0
 800ad2a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ad2c:	4b11      	ldr	r3, [pc, #68]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad2e:	2200      	movs	r2, #0
 800ad30:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ad32:	4b10      	ldr	r3, [pc, #64]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad34:	2200      	movs	r2, #0
 800ad36:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ad38:	4b0e      	ldr	r3, [pc, #56]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ad3e:	480d      	ldr	r0, [pc, #52]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad40:	f7f8 fb76 	bl	8003430 <HAL_PCD_Init>
 800ad44:	4603      	mov	r3, r0
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d001      	beq.n	800ad4e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ad4a:	f7f6 fd3d 	bl	80017c8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ad4e:	2180      	movs	r1, #128	@ 0x80
 800ad50:	4808      	ldr	r0, [pc, #32]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad52:	f7f9 fda2 	bl	800489a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ad56:	2240      	movs	r2, #64	@ 0x40
 800ad58:	2100      	movs	r1, #0
 800ad5a:	4806      	ldr	r0, [pc, #24]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad5c:	f7f9 fd56 	bl	800480c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ad60:	2280      	movs	r2, #128	@ 0x80
 800ad62:	2101      	movs	r1, #1
 800ad64:	4803      	ldr	r0, [pc, #12]	@ (800ad74 <USBD_LL_Init+0x94>)
 800ad66:	f7f9 fd51 	bl	800480c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ad6a:	2300      	movs	r3, #0
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	3708      	adds	r7, #8
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	2000190c 	.word	0x2000190c

0800ad78 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b084      	sub	sp, #16
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad80:	2300      	movs	r3, #0
 800ad82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad84:	2300      	movs	r3, #0
 800ad86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f7f8 fc5d 	bl	800364e <HAL_PCD_Start>
 800ad94:	4603      	mov	r3, r0
 800ad96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad98:	7bfb      	ldrb	r3, [r7, #15]
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f000 f942 	bl	800b024 <USBD_Get_USB_Status>
 800ada0:	4603      	mov	r3, r0
 800ada2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ada4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3710      	adds	r7, #16
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}

0800adae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800adae:	b580      	push	{r7, lr}
 800adb0:	b084      	sub	sp, #16
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	6078      	str	r0, [r7, #4]
 800adb6:	4608      	mov	r0, r1
 800adb8:	4611      	mov	r1, r2
 800adba:	461a      	mov	r2, r3
 800adbc:	4603      	mov	r3, r0
 800adbe:	70fb      	strb	r3, [r7, #3]
 800adc0:	460b      	mov	r3, r1
 800adc2:	70bb      	strb	r3, [r7, #2]
 800adc4:	4613      	mov	r3, r2
 800adc6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adc8:	2300      	movs	r3, #0
 800adca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adcc:	2300      	movs	r3, #0
 800adce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800add6:	78bb      	ldrb	r3, [r7, #2]
 800add8:	883a      	ldrh	r2, [r7, #0]
 800adda:	78f9      	ldrb	r1, [r7, #3]
 800addc:	f7f9 f931 	bl	8004042 <HAL_PCD_EP_Open>
 800ade0:	4603      	mov	r3, r0
 800ade2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ade4:	7bfb      	ldrb	r3, [r7, #15]
 800ade6:	4618      	mov	r0, r3
 800ade8:	f000 f91c 	bl	800b024 <USBD_Get_USB_Status>
 800adec:	4603      	mov	r3, r0
 800adee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adf0:	7bbb      	ldrb	r3, [r7, #14]
}
 800adf2:	4618      	mov	r0, r3
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}

0800adfa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adfa:	b580      	push	{r7, lr}
 800adfc:	b084      	sub	sp, #16
 800adfe:	af00      	add	r7, sp, #0
 800ae00:	6078      	str	r0, [r7, #4]
 800ae02:	460b      	mov	r3, r1
 800ae04:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae06:	2300      	movs	r3, #0
 800ae08:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae14:	78fa      	ldrb	r2, [r7, #3]
 800ae16:	4611      	mov	r1, r2
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f7f9 f97c 	bl	8004116 <HAL_PCD_EP_Close>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae22:	7bfb      	ldrb	r3, [r7, #15]
 800ae24:	4618      	mov	r0, r3
 800ae26:	f000 f8fd 	bl	800b024 <USBD_Get_USB_Status>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae2e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3710      	adds	r7, #16
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b084      	sub	sp, #16
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	6078      	str	r0, [r7, #4]
 800ae40:	460b      	mov	r3, r1
 800ae42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae44:	2300      	movs	r3, #0
 800ae46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae52:	78fa      	ldrb	r2, [r7, #3]
 800ae54:	4611      	mov	r1, r2
 800ae56:	4618      	mov	r0, r3
 800ae58:	f7f9 fa34 	bl	80042c4 <HAL_PCD_EP_SetStall>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae60:	7bfb      	ldrb	r3, [r7, #15]
 800ae62:	4618      	mov	r0, r3
 800ae64:	f000 f8de 	bl	800b024 <USBD_Get_USB_Status>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae6c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae6e:	4618      	mov	r0, r3
 800ae70:	3710      	adds	r7, #16
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}

0800ae76 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae76:	b580      	push	{r7, lr}
 800ae78:	b084      	sub	sp, #16
 800ae7a:	af00      	add	r7, sp, #0
 800ae7c:	6078      	str	r0, [r7, #4]
 800ae7e:	460b      	mov	r3, r1
 800ae80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae82:	2300      	movs	r3, #0
 800ae84:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae86:	2300      	movs	r3, #0
 800ae88:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae90:	78fa      	ldrb	r2, [r7, #3]
 800ae92:	4611      	mov	r1, r2
 800ae94:	4618      	mov	r0, r3
 800ae96:	f7f9 fa78 	bl	800438a <HAL_PCD_EP_ClrStall>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae9e:	7bfb      	ldrb	r3, [r7, #15]
 800aea0:	4618      	mov	r0, r3
 800aea2:	f000 f8bf 	bl	800b024 <USBD_Get_USB_Status>
 800aea6:	4603      	mov	r3, r0
 800aea8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aeaa:	7bbb      	ldrb	r3, [r7, #14]
}
 800aeac:	4618      	mov	r0, r3
 800aeae:	3710      	adds	r7, #16
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}

0800aeb4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b085      	sub	sp, #20
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
 800aebc:	460b      	mov	r3, r1
 800aebe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aec6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aec8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	da0b      	bge.n	800aee8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aed0:	78fb      	ldrb	r3, [r7, #3]
 800aed2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aed6:	68f9      	ldr	r1, [r7, #12]
 800aed8:	4613      	mov	r3, r2
 800aeda:	00db      	lsls	r3, r3, #3
 800aedc:	4413      	add	r3, r2
 800aede:	009b      	lsls	r3, r3, #2
 800aee0:	440b      	add	r3, r1
 800aee2:	3316      	adds	r3, #22
 800aee4:	781b      	ldrb	r3, [r3, #0]
 800aee6:	e00b      	b.n	800af00 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aee8:	78fb      	ldrb	r3, [r7, #3]
 800aeea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aeee:	68f9      	ldr	r1, [r7, #12]
 800aef0:	4613      	mov	r3, r2
 800aef2:	00db      	lsls	r3, r3, #3
 800aef4:	4413      	add	r3, r2
 800aef6:	009b      	lsls	r3, r3, #2
 800aef8:	440b      	add	r3, r1
 800aefa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800aefe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800af00:	4618      	mov	r0, r3
 800af02:	3714      	adds	r7, #20
 800af04:	46bd      	mov	sp, r7
 800af06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0a:	4770      	bx	lr

0800af0c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b084      	sub	sp, #16
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	460b      	mov	r3, r1
 800af16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af18:	2300      	movs	r3, #0
 800af1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af1c:	2300      	movs	r3, #0
 800af1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af26:	78fa      	ldrb	r2, [r7, #3]
 800af28:	4611      	mov	r1, r2
 800af2a:	4618      	mov	r0, r3
 800af2c:	f7f9 f865 	bl	8003ffa <HAL_PCD_SetAddress>
 800af30:	4603      	mov	r3, r0
 800af32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af34:	7bfb      	ldrb	r3, [r7, #15]
 800af36:	4618      	mov	r0, r3
 800af38:	f000 f874 	bl	800b024 <USBD_Get_USB_Status>
 800af3c:	4603      	mov	r3, r0
 800af3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af40:	7bbb      	ldrb	r3, [r7, #14]
}
 800af42:	4618      	mov	r0, r3
 800af44:	3710      	adds	r7, #16
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}

0800af4a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af4a:	b580      	push	{r7, lr}
 800af4c:	b086      	sub	sp, #24
 800af4e:	af00      	add	r7, sp, #0
 800af50:	60f8      	str	r0, [r7, #12]
 800af52:	607a      	str	r2, [r7, #4]
 800af54:	603b      	str	r3, [r7, #0]
 800af56:	460b      	mov	r3, r1
 800af58:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af5a:	2300      	movs	r3, #0
 800af5c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af5e:	2300      	movs	r3, #0
 800af60:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800af68:	7af9      	ldrb	r1, [r7, #11]
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	f7f9 f96f 	bl	8004250 <HAL_PCD_EP_Transmit>
 800af72:	4603      	mov	r3, r0
 800af74:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af76:	7dfb      	ldrb	r3, [r7, #23]
 800af78:	4618      	mov	r0, r3
 800af7a:	f000 f853 	bl	800b024 <USBD_Get_USB_Status>
 800af7e:	4603      	mov	r3, r0
 800af80:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800af82:	7dbb      	ldrb	r3, [r7, #22]
}
 800af84:	4618      	mov	r0, r3
 800af86:	3718      	adds	r7, #24
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b086      	sub	sp, #24
 800af90:	af00      	add	r7, sp, #0
 800af92:	60f8      	str	r0, [r7, #12]
 800af94:	607a      	str	r2, [r7, #4]
 800af96:	603b      	str	r3, [r7, #0]
 800af98:	460b      	mov	r3, r1
 800af9a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af9c:	2300      	movs	r3, #0
 800af9e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afa0:	2300      	movs	r3, #0
 800afa2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800afaa:	7af9      	ldrb	r1, [r7, #11]
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	687a      	ldr	r2, [r7, #4]
 800afb0:	f7f9 f8fb 	bl	80041aa <HAL_PCD_EP_Receive>
 800afb4:	4603      	mov	r3, r0
 800afb6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800afb8:	7dfb      	ldrb	r3, [r7, #23]
 800afba:	4618      	mov	r0, r3
 800afbc:	f000 f832 	bl	800b024 <USBD_Get_USB_Status>
 800afc0:	4603      	mov	r3, r0
 800afc2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800afc4:	7dbb      	ldrb	r3, [r7, #22]
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3718      	adds	r7, #24
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}

0800afce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800afce:	b580      	push	{r7, lr}
 800afd0:	b082      	sub	sp, #8
 800afd2:	af00      	add	r7, sp, #0
 800afd4:	6078      	str	r0, [r7, #4]
 800afd6:	460b      	mov	r3, r1
 800afd8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800afe0:	78fa      	ldrb	r2, [r7, #3]
 800afe2:	4611      	mov	r1, r2
 800afe4:	4618      	mov	r0, r3
 800afe6:	f7f9 f91b 	bl	8004220 <HAL_PCD_EP_GetRxCount>
 800afea:	4603      	mov	r3, r0
}
 800afec:	4618      	mov	r0, r3
 800afee:	3708      	adds	r7, #8
 800aff0:	46bd      	mov	sp, r7
 800aff2:	bd80      	pop	{r7, pc}

0800aff4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aff4:	b480      	push	{r7}
 800aff6:	b083      	sub	sp, #12
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800affc:	4b03      	ldr	r3, [pc, #12]	@ (800b00c <USBD_static_malloc+0x18>)
}
 800affe:	4618      	mov	r0, r3
 800b000:	370c      	adds	r7, #12
 800b002:	46bd      	mov	sp, r7
 800b004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b008:	4770      	bx	lr
 800b00a:	bf00      	nop
 800b00c:	20001df0 	.word	0x20001df0

0800b010 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b010:	b480      	push	{r7}
 800b012:	b083      	sub	sp, #12
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]

}
 800b018:	bf00      	nop
 800b01a:	370c      	adds	r7, #12
 800b01c:	46bd      	mov	sp, r7
 800b01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b022:	4770      	bx	lr

0800b024 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b024:	b480      	push	{r7}
 800b026:	b085      	sub	sp, #20
 800b028:	af00      	add	r7, sp, #0
 800b02a:	4603      	mov	r3, r0
 800b02c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b02e:	2300      	movs	r3, #0
 800b030:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b032:	79fb      	ldrb	r3, [r7, #7]
 800b034:	2b03      	cmp	r3, #3
 800b036:	d817      	bhi.n	800b068 <USBD_Get_USB_Status+0x44>
 800b038:	a201      	add	r2, pc, #4	@ (adr r2, 800b040 <USBD_Get_USB_Status+0x1c>)
 800b03a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b03e:	bf00      	nop
 800b040:	0800b051 	.word	0x0800b051
 800b044:	0800b057 	.word	0x0800b057
 800b048:	0800b05d 	.word	0x0800b05d
 800b04c:	0800b063 	.word	0x0800b063
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b050:	2300      	movs	r3, #0
 800b052:	73fb      	strb	r3, [r7, #15]
    break;
 800b054:	e00b      	b.n	800b06e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b056:	2303      	movs	r3, #3
 800b058:	73fb      	strb	r3, [r7, #15]
    break;
 800b05a:	e008      	b.n	800b06e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b05c:	2301      	movs	r3, #1
 800b05e:	73fb      	strb	r3, [r7, #15]
    break;
 800b060:	e005      	b.n	800b06e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b062:	2303      	movs	r3, #3
 800b064:	73fb      	strb	r3, [r7, #15]
    break;
 800b066:	e002      	b.n	800b06e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b068:	2303      	movs	r3, #3
 800b06a:	73fb      	strb	r3, [r7, #15]
    break;
 800b06c:	bf00      	nop
  }
  return usb_status;
 800b06e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b070:	4618      	mov	r0, r3
 800b072:	3714      	adds	r7, #20
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr

0800b07c <sniprintf>:
 800b07c:	b40c      	push	{r2, r3}
 800b07e:	b530      	push	{r4, r5, lr}
 800b080:	4b17      	ldr	r3, [pc, #92]	@ (800b0e0 <sniprintf+0x64>)
 800b082:	1e0c      	subs	r4, r1, #0
 800b084:	681d      	ldr	r5, [r3, #0]
 800b086:	b09d      	sub	sp, #116	@ 0x74
 800b088:	da08      	bge.n	800b09c <sniprintf+0x20>
 800b08a:	238b      	movs	r3, #139	@ 0x8b
 800b08c:	602b      	str	r3, [r5, #0]
 800b08e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b092:	b01d      	add	sp, #116	@ 0x74
 800b094:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b098:	b002      	add	sp, #8
 800b09a:	4770      	bx	lr
 800b09c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b0a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b0a4:	bf14      	ite	ne
 800b0a6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b0aa:	4623      	moveq	r3, r4
 800b0ac:	9304      	str	r3, [sp, #16]
 800b0ae:	9307      	str	r3, [sp, #28]
 800b0b0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b0b4:	9002      	str	r0, [sp, #8]
 800b0b6:	9006      	str	r0, [sp, #24]
 800b0b8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b0bc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b0be:	ab21      	add	r3, sp, #132	@ 0x84
 800b0c0:	a902      	add	r1, sp, #8
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	9301      	str	r3, [sp, #4]
 800b0c6:	f000 f99d 	bl	800b404 <_svfiprintf_r>
 800b0ca:	1c43      	adds	r3, r0, #1
 800b0cc:	bfbc      	itt	lt
 800b0ce:	238b      	movlt	r3, #139	@ 0x8b
 800b0d0:	602b      	strlt	r3, [r5, #0]
 800b0d2:	2c00      	cmp	r4, #0
 800b0d4:	d0dd      	beq.n	800b092 <sniprintf+0x16>
 800b0d6:	9b02      	ldr	r3, [sp, #8]
 800b0d8:	2200      	movs	r2, #0
 800b0da:	701a      	strb	r2, [r3, #0]
 800b0dc:	e7d9      	b.n	800b092 <sniprintf+0x16>
 800b0de:	bf00      	nop
 800b0e0:	200000fc 	.word	0x200000fc

0800b0e4 <memset>:
 800b0e4:	4402      	add	r2, r0
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	4293      	cmp	r3, r2
 800b0ea:	d100      	bne.n	800b0ee <memset+0xa>
 800b0ec:	4770      	bx	lr
 800b0ee:	f803 1b01 	strb.w	r1, [r3], #1
 800b0f2:	e7f9      	b.n	800b0e8 <memset+0x4>

0800b0f4 <__libc_init_array>:
 800b0f4:	b570      	push	{r4, r5, r6, lr}
 800b0f6:	4d0d      	ldr	r5, [pc, #52]	@ (800b12c <__libc_init_array+0x38>)
 800b0f8:	4c0d      	ldr	r4, [pc, #52]	@ (800b130 <__libc_init_array+0x3c>)
 800b0fa:	1b64      	subs	r4, r4, r5
 800b0fc:	10a4      	asrs	r4, r4, #2
 800b0fe:	2600      	movs	r6, #0
 800b100:	42a6      	cmp	r6, r4
 800b102:	d109      	bne.n	800b118 <__libc_init_array+0x24>
 800b104:	4d0b      	ldr	r5, [pc, #44]	@ (800b134 <__libc_init_array+0x40>)
 800b106:	4c0c      	ldr	r4, [pc, #48]	@ (800b138 <__libc_init_array+0x44>)
 800b108:	f000 fc74 	bl	800b9f4 <_init>
 800b10c:	1b64      	subs	r4, r4, r5
 800b10e:	10a4      	asrs	r4, r4, #2
 800b110:	2600      	movs	r6, #0
 800b112:	42a6      	cmp	r6, r4
 800b114:	d105      	bne.n	800b122 <__libc_init_array+0x2e>
 800b116:	bd70      	pop	{r4, r5, r6, pc}
 800b118:	f855 3b04 	ldr.w	r3, [r5], #4
 800b11c:	4798      	blx	r3
 800b11e:	3601      	adds	r6, #1
 800b120:	e7ee      	b.n	800b100 <__libc_init_array+0xc>
 800b122:	f855 3b04 	ldr.w	r3, [r5], #4
 800b126:	4798      	blx	r3
 800b128:	3601      	adds	r6, #1
 800b12a:	e7f2      	b.n	800b112 <__libc_init_array+0x1e>
 800b12c:	0800bca4 	.word	0x0800bca4
 800b130:	0800bca4 	.word	0x0800bca4
 800b134:	0800bca4 	.word	0x0800bca4
 800b138:	0800bca8 	.word	0x0800bca8

0800b13c <__retarget_lock_acquire_recursive>:
 800b13c:	4770      	bx	lr

0800b13e <__retarget_lock_release_recursive>:
 800b13e:	4770      	bx	lr

0800b140 <memcpy>:
 800b140:	440a      	add	r2, r1
 800b142:	4291      	cmp	r1, r2
 800b144:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b148:	d100      	bne.n	800b14c <memcpy+0xc>
 800b14a:	4770      	bx	lr
 800b14c:	b510      	push	{r4, lr}
 800b14e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b152:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b156:	4291      	cmp	r1, r2
 800b158:	d1f9      	bne.n	800b14e <memcpy+0xe>
 800b15a:	bd10      	pop	{r4, pc}

0800b15c <_free_r>:
 800b15c:	b538      	push	{r3, r4, r5, lr}
 800b15e:	4605      	mov	r5, r0
 800b160:	2900      	cmp	r1, #0
 800b162:	d041      	beq.n	800b1e8 <_free_r+0x8c>
 800b164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b168:	1f0c      	subs	r4, r1, #4
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	bfb8      	it	lt
 800b16e:	18e4      	addlt	r4, r4, r3
 800b170:	f000 f8e0 	bl	800b334 <__malloc_lock>
 800b174:	4a1d      	ldr	r2, [pc, #116]	@ (800b1ec <_free_r+0x90>)
 800b176:	6813      	ldr	r3, [r2, #0]
 800b178:	b933      	cbnz	r3, 800b188 <_free_r+0x2c>
 800b17a:	6063      	str	r3, [r4, #4]
 800b17c:	6014      	str	r4, [r2, #0]
 800b17e:	4628      	mov	r0, r5
 800b180:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b184:	f000 b8dc 	b.w	800b340 <__malloc_unlock>
 800b188:	42a3      	cmp	r3, r4
 800b18a:	d908      	bls.n	800b19e <_free_r+0x42>
 800b18c:	6820      	ldr	r0, [r4, #0]
 800b18e:	1821      	adds	r1, r4, r0
 800b190:	428b      	cmp	r3, r1
 800b192:	bf01      	itttt	eq
 800b194:	6819      	ldreq	r1, [r3, #0]
 800b196:	685b      	ldreq	r3, [r3, #4]
 800b198:	1809      	addeq	r1, r1, r0
 800b19a:	6021      	streq	r1, [r4, #0]
 800b19c:	e7ed      	b.n	800b17a <_free_r+0x1e>
 800b19e:	461a      	mov	r2, r3
 800b1a0:	685b      	ldr	r3, [r3, #4]
 800b1a2:	b10b      	cbz	r3, 800b1a8 <_free_r+0x4c>
 800b1a4:	42a3      	cmp	r3, r4
 800b1a6:	d9fa      	bls.n	800b19e <_free_r+0x42>
 800b1a8:	6811      	ldr	r1, [r2, #0]
 800b1aa:	1850      	adds	r0, r2, r1
 800b1ac:	42a0      	cmp	r0, r4
 800b1ae:	d10b      	bne.n	800b1c8 <_free_r+0x6c>
 800b1b0:	6820      	ldr	r0, [r4, #0]
 800b1b2:	4401      	add	r1, r0
 800b1b4:	1850      	adds	r0, r2, r1
 800b1b6:	4283      	cmp	r3, r0
 800b1b8:	6011      	str	r1, [r2, #0]
 800b1ba:	d1e0      	bne.n	800b17e <_free_r+0x22>
 800b1bc:	6818      	ldr	r0, [r3, #0]
 800b1be:	685b      	ldr	r3, [r3, #4]
 800b1c0:	6053      	str	r3, [r2, #4]
 800b1c2:	4408      	add	r0, r1
 800b1c4:	6010      	str	r0, [r2, #0]
 800b1c6:	e7da      	b.n	800b17e <_free_r+0x22>
 800b1c8:	d902      	bls.n	800b1d0 <_free_r+0x74>
 800b1ca:	230c      	movs	r3, #12
 800b1cc:	602b      	str	r3, [r5, #0]
 800b1ce:	e7d6      	b.n	800b17e <_free_r+0x22>
 800b1d0:	6820      	ldr	r0, [r4, #0]
 800b1d2:	1821      	adds	r1, r4, r0
 800b1d4:	428b      	cmp	r3, r1
 800b1d6:	bf04      	itt	eq
 800b1d8:	6819      	ldreq	r1, [r3, #0]
 800b1da:	685b      	ldreq	r3, [r3, #4]
 800b1dc:	6063      	str	r3, [r4, #4]
 800b1de:	bf04      	itt	eq
 800b1e0:	1809      	addeq	r1, r1, r0
 800b1e2:	6021      	streq	r1, [r4, #0]
 800b1e4:	6054      	str	r4, [r2, #4]
 800b1e6:	e7ca      	b.n	800b17e <_free_r+0x22>
 800b1e8:	bd38      	pop	{r3, r4, r5, pc}
 800b1ea:	bf00      	nop
 800b1ec:	20002154 	.word	0x20002154

0800b1f0 <sbrk_aligned>:
 800b1f0:	b570      	push	{r4, r5, r6, lr}
 800b1f2:	4e0f      	ldr	r6, [pc, #60]	@ (800b230 <sbrk_aligned+0x40>)
 800b1f4:	460c      	mov	r4, r1
 800b1f6:	6831      	ldr	r1, [r6, #0]
 800b1f8:	4605      	mov	r5, r0
 800b1fa:	b911      	cbnz	r1, 800b202 <sbrk_aligned+0x12>
 800b1fc:	f000 fba6 	bl	800b94c <_sbrk_r>
 800b200:	6030      	str	r0, [r6, #0]
 800b202:	4621      	mov	r1, r4
 800b204:	4628      	mov	r0, r5
 800b206:	f000 fba1 	bl	800b94c <_sbrk_r>
 800b20a:	1c43      	adds	r3, r0, #1
 800b20c:	d103      	bne.n	800b216 <sbrk_aligned+0x26>
 800b20e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b212:	4620      	mov	r0, r4
 800b214:	bd70      	pop	{r4, r5, r6, pc}
 800b216:	1cc4      	adds	r4, r0, #3
 800b218:	f024 0403 	bic.w	r4, r4, #3
 800b21c:	42a0      	cmp	r0, r4
 800b21e:	d0f8      	beq.n	800b212 <sbrk_aligned+0x22>
 800b220:	1a21      	subs	r1, r4, r0
 800b222:	4628      	mov	r0, r5
 800b224:	f000 fb92 	bl	800b94c <_sbrk_r>
 800b228:	3001      	adds	r0, #1
 800b22a:	d1f2      	bne.n	800b212 <sbrk_aligned+0x22>
 800b22c:	e7ef      	b.n	800b20e <sbrk_aligned+0x1e>
 800b22e:	bf00      	nop
 800b230:	20002150 	.word	0x20002150

0800b234 <_malloc_r>:
 800b234:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b238:	1ccd      	adds	r5, r1, #3
 800b23a:	f025 0503 	bic.w	r5, r5, #3
 800b23e:	3508      	adds	r5, #8
 800b240:	2d0c      	cmp	r5, #12
 800b242:	bf38      	it	cc
 800b244:	250c      	movcc	r5, #12
 800b246:	2d00      	cmp	r5, #0
 800b248:	4606      	mov	r6, r0
 800b24a:	db01      	blt.n	800b250 <_malloc_r+0x1c>
 800b24c:	42a9      	cmp	r1, r5
 800b24e:	d904      	bls.n	800b25a <_malloc_r+0x26>
 800b250:	230c      	movs	r3, #12
 800b252:	6033      	str	r3, [r6, #0]
 800b254:	2000      	movs	r0, #0
 800b256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b25a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b330 <_malloc_r+0xfc>
 800b25e:	f000 f869 	bl	800b334 <__malloc_lock>
 800b262:	f8d8 3000 	ldr.w	r3, [r8]
 800b266:	461c      	mov	r4, r3
 800b268:	bb44      	cbnz	r4, 800b2bc <_malloc_r+0x88>
 800b26a:	4629      	mov	r1, r5
 800b26c:	4630      	mov	r0, r6
 800b26e:	f7ff ffbf 	bl	800b1f0 <sbrk_aligned>
 800b272:	1c43      	adds	r3, r0, #1
 800b274:	4604      	mov	r4, r0
 800b276:	d158      	bne.n	800b32a <_malloc_r+0xf6>
 800b278:	f8d8 4000 	ldr.w	r4, [r8]
 800b27c:	4627      	mov	r7, r4
 800b27e:	2f00      	cmp	r7, #0
 800b280:	d143      	bne.n	800b30a <_malloc_r+0xd6>
 800b282:	2c00      	cmp	r4, #0
 800b284:	d04b      	beq.n	800b31e <_malloc_r+0xea>
 800b286:	6823      	ldr	r3, [r4, #0]
 800b288:	4639      	mov	r1, r7
 800b28a:	4630      	mov	r0, r6
 800b28c:	eb04 0903 	add.w	r9, r4, r3
 800b290:	f000 fb5c 	bl	800b94c <_sbrk_r>
 800b294:	4581      	cmp	r9, r0
 800b296:	d142      	bne.n	800b31e <_malloc_r+0xea>
 800b298:	6821      	ldr	r1, [r4, #0]
 800b29a:	1a6d      	subs	r5, r5, r1
 800b29c:	4629      	mov	r1, r5
 800b29e:	4630      	mov	r0, r6
 800b2a0:	f7ff ffa6 	bl	800b1f0 <sbrk_aligned>
 800b2a4:	3001      	adds	r0, #1
 800b2a6:	d03a      	beq.n	800b31e <_malloc_r+0xea>
 800b2a8:	6823      	ldr	r3, [r4, #0]
 800b2aa:	442b      	add	r3, r5
 800b2ac:	6023      	str	r3, [r4, #0]
 800b2ae:	f8d8 3000 	ldr.w	r3, [r8]
 800b2b2:	685a      	ldr	r2, [r3, #4]
 800b2b4:	bb62      	cbnz	r2, 800b310 <_malloc_r+0xdc>
 800b2b6:	f8c8 7000 	str.w	r7, [r8]
 800b2ba:	e00f      	b.n	800b2dc <_malloc_r+0xa8>
 800b2bc:	6822      	ldr	r2, [r4, #0]
 800b2be:	1b52      	subs	r2, r2, r5
 800b2c0:	d420      	bmi.n	800b304 <_malloc_r+0xd0>
 800b2c2:	2a0b      	cmp	r2, #11
 800b2c4:	d917      	bls.n	800b2f6 <_malloc_r+0xc2>
 800b2c6:	1961      	adds	r1, r4, r5
 800b2c8:	42a3      	cmp	r3, r4
 800b2ca:	6025      	str	r5, [r4, #0]
 800b2cc:	bf18      	it	ne
 800b2ce:	6059      	strne	r1, [r3, #4]
 800b2d0:	6863      	ldr	r3, [r4, #4]
 800b2d2:	bf08      	it	eq
 800b2d4:	f8c8 1000 	streq.w	r1, [r8]
 800b2d8:	5162      	str	r2, [r4, r5]
 800b2da:	604b      	str	r3, [r1, #4]
 800b2dc:	4630      	mov	r0, r6
 800b2de:	f000 f82f 	bl	800b340 <__malloc_unlock>
 800b2e2:	f104 000b 	add.w	r0, r4, #11
 800b2e6:	1d23      	adds	r3, r4, #4
 800b2e8:	f020 0007 	bic.w	r0, r0, #7
 800b2ec:	1ac2      	subs	r2, r0, r3
 800b2ee:	bf1c      	itt	ne
 800b2f0:	1a1b      	subne	r3, r3, r0
 800b2f2:	50a3      	strne	r3, [r4, r2]
 800b2f4:	e7af      	b.n	800b256 <_malloc_r+0x22>
 800b2f6:	6862      	ldr	r2, [r4, #4]
 800b2f8:	42a3      	cmp	r3, r4
 800b2fa:	bf0c      	ite	eq
 800b2fc:	f8c8 2000 	streq.w	r2, [r8]
 800b300:	605a      	strne	r2, [r3, #4]
 800b302:	e7eb      	b.n	800b2dc <_malloc_r+0xa8>
 800b304:	4623      	mov	r3, r4
 800b306:	6864      	ldr	r4, [r4, #4]
 800b308:	e7ae      	b.n	800b268 <_malloc_r+0x34>
 800b30a:	463c      	mov	r4, r7
 800b30c:	687f      	ldr	r7, [r7, #4]
 800b30e:	e7b6      	b.n	800b27e <_malloc_r+0x4a>
 800b310:	461a      	mov	r2, r3
 800b312:	685b      	ldr	r3, [r3, #4]
 800b314:	42a3      	cmp	r3, r4
 800b316:	d1fb      	bne.n	800b310 <_malloc_r+0xdc>
 800b318:	2300      	movs	r3, #0
 800b31a:	6053      	str	r3, [r2, #4]
 800b31c:	e7de      	b.n	800b2dc <_malloc_r+0xa8>
 800b31e:	230c      	movs	r3, #12
 800b320:	6033      	str	r3, [r6, #0]
 800b322:	4630      	mov	r0, r6
 800b324:	f000 f80c 	bl	800b340 <__malloc_unlock>
 800b328:	e794      	b.n	800b254 <_malloc_r+0x20>
 800b32a:	6005      	str	r5, [r0, #0]
 800b32c:	e7d6      	b.n	800b2dc <_malloc_r+0xa8>
 800b32e:	bf00      	nop
 800b330:	20002154 	.word	0x20002154

0800b334 <__malloc_lock>:
 800b334:	4801      	ldr	r0, [pc, #4]	@ (800b33c <__malloc_lock+0x8>)
 800b336:	f7ff bf01 	b.w	800b13c <__retarget_lock_acquire_recursive>
 800b33a:	bf00      	nop
 800b33c:	2000214c 	.word	0x2000214c

0800b340 <__malloc_unlock>:
 800b340:	4801      	ldr	r0, [pc, #4]	@ (800b348 <__malloc_unlock+0x8>)
 800b342:	f7ff befc 	b.w	800b13e <__retarget_lock_release_recursive>
 800b346:	bf00      	nop
 800b348:	2000214c 	.word	0x2000214c

0800b34c <__ssputs_r>:
 800b34c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b350:	688e      	ldr	r6, [r1, #8]
 800b352:	461f      	mov	r7, r3
 800b354:	42be      	cmp	r6, r7
 800b356:	680b      	ldr	r3, [r1, #0]
 800b358:	4682      	mov	sl, r0
 800b35a:	460c      	mov	r4, r1
 800b35c:	4690      	mov	r8, r2
 800b35e:	d82d      	bhi.n	800b3bc <__ssputs_r+0x70>
 800b360:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b364:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b368:	d026      	beq.n	800b3b8 <__ssputs_r+0x6c>
 800b36a:	6965      	ldr	r5, [r4, #20]
 800b36c:	6909      	ldr	r1, [r1, #16]
 800b36e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b372:	eba3 0901 	sub.w	r9, r3, r1
 800b376:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b37a:	1c7b      	adds	r3, r7, #1
 800b37c:	444b      	add	r3, r9
 800b37e:	106d      	asrs	r5, r5, #1
 800b380:	429d      	cmp	r5, r3
 800b382:	bf38      	it	cc
 800b384:	461d      	movcc	r5, r3
 800b386:	0553      	lsls	r3, r2, #21
 800b388:	d527      	bpl.n	800b3da <__ssputs_r+0x8e>
 800b38a:	4629      	mov	r1, r5
 800b38c:	f7ff ff52 	bl	800b234 <_malloc_r>
 800b390:	4606      	mov	r6, r0
 800b392:	b360      	cbz	r0, 800b3ee <__ssputs_r+0xa2>
 800b394:	6921      	ldr	r1, [r4, #16]
 800b396:	464a      	mov	r2, r9
 800b398:	f7ff fed2 	bl	800b140 <memcpy>
 800b39c:	89a3      	ldrh	r3, [r4, #12]
 800b39e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b3a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3a6:	81a3      	strh	r3, [r4, #12]
 800b3a8:	6126      	str	r6, [r4, #16]
 800b3aa:	6165      	str	r5, [r4, #20]
 800b3ac:	444e      	add	r6, r9
 800b3ae:	eba5 0509 	sub.w	r5, r5, r9
 800b3b2:	6026      	str	r6, [r4, #0]
 800b3b4:	60a5      	str	r5, [r4, #8]
 800b3b6:	463e      	mov	r6, r7
 800b3b8:	42be      	cmp	r6, r7
 800b3ba:	d900      	bls.n	800b3be <__ssputs_r+0x72>
 800b3bc:	463e      	mov	r6, r7
 800b3be:	6820      	ldr	r0, [r4, #0]
 800b3c0:	4632      	mov	r2, r6
 800b3c2:	4641      	mov	r1, r8
 800b3c4:	f000 faa8 	bl	800b918 <memmove>
 800b3c8:	68a3      	ldr	r3, [r4, #8]
 800b3ca:	1b9b      	subs	r3, r3, r6
 800b3cc:	60a3      	str	r3, [r4, #8]
 800b3ce:	6823      	ldr	r3, [r4, #0]
 800b3d0:	4433      	add	r3, r6
 800b3d2:	6023      	str	r3, [r4, #0]
 800b3d4:	2000      	movs	r0, #0
 800b3d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3da:	462a      	mov	r2, r5
 800b3dc:	f000 fac6 	bl	800b96c <_realloc_r>
 800b3e0:	4606      	mov	r6, r0
 800b3e2:	2800      	cmp	r0, #0
 800b3e4:	d1e0      	bne.n	800b3a8 <__ssputs_r+0x5c>
 800b3e6:	6921      	ldr	r1, [r4, #16]
 800b3e8:	4650      	mov	r0, sl
 800b3ea:	f7ff feb7 	bl	800b15c <_free_r>
 800b3ee:	230c      	movs	r3, #12
 800b3f0:	f8ca 3000 	str.w	r3, [sl]
 800b3f4:	89a3      	ldrh	r3, [r4, #12]
 800b3f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3fa:	81a3      	strh	r3, [r4, #12]
 800b3fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b400:	e7e9      	b.n	800b3d6 <__ssputs_r+0x8a>
	...

0800b404 <_svfiprintf_r>:
 800b404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b408:	4698      	mov	r8, r3
 800b40a:	898b      	ldrh	r3, [r1, #12]
 800b40c:	061b      	lsls	r3, r3, #24
 800b40e:	b09d      	sub	sp, #116	@ 0x74
 800b410:	4607      	mov	r7, r0
 800b412:	460d      	mov	r5, r1
 800b414:	4614      	mov	r4, r2
 800b416:	d510      	bpl.n	800b43a <_svfiprintf_r+0x36>
 800b418:	690b      	ldr	r3, [r1, #16]
 800b41a:	b973      	cbnz	r3, 800b43a <_svfiprintf_r+0x36>
 800b41c:	2140      	movs	r1, #64	@ 0x40
 800b41e:	f7ff ff09 	bl	800b234 <_malloc_r>
 800b422:	6028      	str	r0, [r5, #0]
 800b424:	6128      	str	r0, [r5, #16]
 800b426:	b930      	cbnz	r0, 800b436 <_svfiprintf_r+0x32>
 800b428:	230c      	movs	r3, #12
 800b42a:	603b      	str	r3, [r7, #0]
 800b42c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b430:	b01d      	add	sp, #116	@ 0x74
 800b432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b436:	2340      	movs	r3, #64	@ 0x40
 800b438:	616b      	str	r3, [r5, #20]
 800b43a:	2300      	movs	r3, #0
 800b43c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b43e:	2320      	movs	r3, #32
 800b440:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b444:	f8cd 800c 	str.w	r8, [sp, #12]
 800b448:	2330      	movs	r3, #48	@ 0x30
 800b44a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b5e8 <_svfiprintf_r+0x1e4>
 800b44e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b452:	f04f 0901 	mov.w	r9, #1
 800b456:	4623      	mov	r3, r4
 800b458:	469a      	mov	sl, r3
 800b45a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b45e:	b10a      	cbz	r2, 800b464 <_svfiprintf_r+0x60>
 800b460:	2a25      	cmp	r2, #37	@ 0x25
 800b462:	d1f9      	bne.n	800b458 <_svfiprintf_r+0x54>
 800b464:	ebba 0b04 	subs.w	fp, sl, r4
 800b468:	d00b      	beq.n	800b482 <_svfiprintf_r+0x7e>
 800b46a:	465b      	mov	r3, fp
 800b46c:	4622      	mov	r2, r4
 800b46e:	4629      	mov	r1, r5
 800b470:	4638      	mov	r0, r7
 800b472:	f7ff ff6b 	bl	800b34c <__ssputs_r>
 800b476:	3001      	adds	r0, #1
 800b478:	f000 80a7 	beq.w	800b5ca <_svfiprintf_r+0x1c6>
 800b47c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b47e:	445a      	add	r2, fp
 800b480:	9209      	str	r2, [sp, #36]	@ 0x24
 800b482:	f89a 3000 	ldrb.w	r3, [sl]
 800b486:	2b00      	cmp	r3, #0
 800b488:	f000 809f 	beq.w	800b5ca <_svfiprintf_r+0x1c6>
 800b48c:	2300      	movs	r3, #0
 800b48e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b492:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b496:	f10a 0a01 	add.w	sl, sl, #1
 800b49a:	9304      	str	r3, [sp, #16]
 800b49c:	9307      	str	r3, [sp, #28]
 800b49e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b4a2:	931a      	str	r3, [sp, #104]	@ 0x68
 800b4a4:	4654      	mov	r4, sl
 800b4a6:	2205      	movs	r2, #5
 800b4a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4ac:	484e      	ldr	r0, [pc, #312]	@ (800b5e8 <_svfiprintf_r+0x1e4>)
 800b4ae:	f7f4 fe97 	bl	80001e0 <memchr>
 800b4b2:	9a04      	ldr	r2, [sp, #16]
 800b4b4:	b9d8      	cbnz	r0, 800b4ee <_svfiprintf_r+0xea>
 800b4b6:	06d0      	lsls	r0, r2, #27
 800b4b8:	bf44      	itt	mi
 800b4ba:	2320      	movmi	r3, #32
 800b4bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4c0:	0711      	lsls	r1, r2, #28
 800b4c2:	bf44      	itt	mi
 800b4c4:	232b      	movmi	r3, #43	@ 0x2b
 800b4c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4ca:	f89a 3000 	ldrb.w	r3, [sl]
 800b4ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4d0:	d015      	beq.n	800b4fe <_svfiprintf_r+0xfa>
 800b4d2:	9a07      	ldr	r2, [sp, #28]
 800b4d4:	4654      	mov	r4, sl
 800b4d6:	2000      	movs	r0, #0
 800b4d8:	f04f 0c0a 	mov.w	ip, #10
 800b4dc:	4621      	mov	r1, r4
 800b4de:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4e2:	3b30      	subs	r3, #48	@ 0x30
 800b4e4:	2b09      	cmp	r3, #9
 800b4e6:	d94b      	bls.n	800b580 <_svfiprintf_r+0x17c>
 800b4e8:	b1b0      	cbz	r0, 800b518 <_svfiprintf_r+0x114>
 800b4ea:	9207      	str	r2, [sp, #28]
 800b4ec:	e014      	b.n	800b518 <_svfiprintf_r+0x114>
 800b4ee:	eba0 0308 	sub.w	r3, r0, r8
 800b4f2:	fa09 f303 	lsl.w	r3, r9, r3
 800b4f6:	4313      	orrs	r3, r2
 800b4f8:	9304      	str	r3, [sp, #16]
 800b4fa:	46a2      	mov	sl, r4
 800b4fc:	e7d2      	b.n	800b4a4 <_svfiprintf_r+0xa0>
 800b4fe:	9b03      	ldr	r3, [sp, #12]
 800b500:	1d19      	adds	r1, r3, #4
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	9103      	str	r1, [sp, #12]
 800b506:	2b00      	cmp	r3, #0
 800b508:	bfbb      	ittet	lt
 800b50a:	425b      	neglt	r3, r3
 800b50c:	f042 0202 	orrlt.w	r2, r2, #2
 800b510:	9307      	strge	r3, [sp, #28]
 800b512:	9307      	strlt	r3, [sp, #28]
 800b514:	bfb8      	it	lt
 800b516:	9204      	strlt	r2, [sp, #16]
 800b518:	7823      	ldrb	r3, [r4, #0]
 800b51a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b51c:	d10a      	bne.n	800b534 <_svfiprintf_r+0x130>
 800b51e:	7863      	ldrb	r3, [r4, #1]
 800b520:	2b2a      	cmp	r3, #42	@ 0x2a
 800b522:	d132      	bne.n	800b58a <_svfiprintf_r+0x186>
 800b524:	9b03      	ldr	r3, [sp, #12]
 800b526:	1d1a      	adds	r2, r3, #4
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	9203      	str	r2, [sp, #12]
 800b52c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b530:	3402      	adds	r4, #2
 800b532:	9305      	str	r3, [sp, #20]
 800b534:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5f8 <_svfiprintf_r+0x1f4>
 800b538:	7821      	ldrb	r1, [r4, #0]
 800b53a:	2203      	movs	r2, #3
 800b53c:	4650      	mov	r0, sl
 800b53e:	f7f4 fe4f 	bl	80001e0 <memchr>
 800b542:	b138      	cbz	r0, 800b554 <_svfiprintf_r+0x150>
 800b544:	9b04      	ldr	r3, [sp, #16]
 800b546:	eba0 000a 	sub.w	r0, r0, sl
 800b54a:	2240      	movs	r2, #64	@ 0x40
 800b54c:	4082      	lsls	r2, r0
 800b54e:	4313      	orrs	r3, r2
 800b550:	3401      	adds	r4, #1
 800b552:	9304      	str	r3, [sp, #16]
 800b554:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b558:	4824      	ldr	r0, [pc, #144]	@ (800b5ec <_svfiprintf_r+0x1e8>)
 800b55a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b55e:	2206      	movs	r2, #6
 800b560:	f7f4 fe3e 	bl	80001e0 <memchr>
 800b564:	2800      	cmp	r0, #0
 800b566:	d036      	beq.n	800b5d6 <_svfiprintf_r+0x1d2>
 800b568:	4b21      	ldr	r3, [pc, #132]	@ (800b5f0 <_svfiprintf_r+0x1ec>)
 800b56a:	bb1b      	cbnz	r3, 800b5b4 <_svfiprintf_r+0x1b0>
 800b56c:	9b03      	ldr	r3, [sp, #12]
 800b56e:	3307      	adds	r3, #7
 800b570:	f023 0307 	bic.w	r3, r3, #7
 800b574:	3308      	adds	r3, #8
 800b576:	9303      	str	r3, [sp, #12]
 800b578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b57a:	4433      	add	r3, r6
 800b57c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b57e:	e76a      	b.n	800b456 <_svfiprintf_r+0x52>
 800b580:	fb0c 3202 	mla	r2, ip, r2, r3
 800b584:	460c      	mov	r4, r1
 800b586:	2001      	movs	r0, #1
 800b588:	e7a8      	b.n	800b4dc <_svfiprintf_r+0xd8>
 800b58a:	2300      	movs	r3, #0
 800b58c:	3401      	adds	r4, #1
 800b58e:	9305      	str	r3, [sp, #20]
 800b590:	4619      	mov	r1, r3
 800b592:	f04f 0c0a 	mov.w	ip, #10
 800b596:	4620      	mov	r0, r4
 800b598:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b59c:	3a30      	subs	r2, #48	@ 0x30
 800b59e:	2a09      	cmp	r2, #9
 800b5a0:	d903      	bls.n	800b5aa <_svfiprintf_r+0x1a6>
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d0c6      	beq.n	800b534 <_svfiprintf_r+0x130>
 800b5a6:	9105      	str	r1, [sp, #20]
 800b5a8:	e7c4      	b.n	800b534 <_svfiprintf_r+0x130>
 800b5aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5ae:	4604      	mov	r4, r0
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	e7f0      	b.n	800b596 <_svfiprintf_r+0x192>
 800b5b4:	ab03      	add	r3, sp, #12
 800b5b6:	9300      	str	r3, [sp, #0]
 800b5b8:	462a      	mov	r2, r5
 800b5ba:	4b0e      	ldr	r3, [pc, #56]	@ (800b5f4 <_svfiprintf_r+0x1f0>)
 800b5bc:	a904      	add	r1, sp, #16
 800b5be:	4638      	mov	r0, r7
 800b5c0:	f3af 8000 	nop.w
 800b5c4:	1c42      	adds	r2, r0, #1
 800b5c6:	4606      	mov	r6, r0
 800b5c8:	d1d6      	bne.n	800b578 <_svfiprintf_r+0x174>
 800b5ca:	89ab      	ldrh	r3, [r5, #12]
 800b5cc:	065b      	lsls	r3, r3, #25
 800b5ce:	f53f af2d 	bmi.w	800b42c <_svfiprintf_r+0x28>
 800b5d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5d4:	e72c      	b.n	800b430 <_svfiprintf_r+0x2c>
 800b5d6:	ab03      	add	r3, sp, #12
 800b5d8:	9300      	str	r3, [sp, #0]
 800b5da:	462a      	mov	r2, r5
 800b5dc:	4b05      	ldr	r3, [pc, #20]	@ (800b5f4 <_svfiprintf_r+0x1f0>)
 800b5de:	a904      	add	r1, sp, #16
 800b5e0:	4638      	mov	r0, r7
 800b5e2:	f000 f879 	bl	800b6d8 <_printf_i>
 800b5e6:	e7ed      	b.n	800b5c4 <_svfiprintf_r+0x1c0>
 800b5e8:	0800bc68 	.word	0x0800bc68
 800b5ec:	0800bc72 	.word	0x0800bc72
 800b5f0:	00000000 	.word	0x00000000
 800b5f4:	0800b34d 	.word	0x0800b34d
 800b5f8:	0800bc6e 	.word	0x0800bc6e

0800b5fc <_printf_common>:
 800b5fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b600:	4616      	mov	r6, r2
 800b602:	4698      	mov	r8, r3
 800b604:	688a      	ldr	r2, [r1, #8]
 800b606:	690b      	ldr	r3, [r1, #16]
 800b608:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b60c:	4293      	cmp	r3, r2
 800b60e:	bfb8      	it	lt
 800b610:	4613      	movlt	r3, r2
 800b612:	6033      	str	r3, [r6, #0]
 800b614:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b618:	4607      	mov	r7, r0
 800b61a:	460c      	mov	r4, r1
 800b61c:	b10a      	cbz	r2, 800b622 <_printf_common+0x26>
 800b61e:	3301      	adds	r3, #1
 800b620:	6033      	str	r3, [r6, #0]
 800b622:	6823      	ldr	r3, [r4, #0]
 800b624:	0699      	lsls	r1, r3, #26
 800b626:	bf42      	ittt	mi
 800b628:	6833      	ldrmi	r3, [r6, #0]
 800b62a:	3302      	addmi	r3, #2
 800b62c:	6033      	strmi	r3, [r6, #0]
 800b62e:	6825      	ldr	r5, [r4, #0]
 800b630:	f015 0506 	ands.w	r5, r5, #6
 800b634:	d106      	bne.n	800b644 <_printf_common+0x48>
 800b636:	f104 0a19 	add.w	sl, r4, #25
 800b63a:	68e3      	ldr	r3, [r4, #12]
 800b63c:	6832      	ldr	r2, [r6, #0]
 800b63e:	1a9b      	subs	r3, r3, r2
 800b640:	42ab      	cmp	r3, r5
 800b642:	dc26      	bgt.n	800b692 <_printf_common+0x96>
 800b644:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b648:	6822      	ldr	r2, [r4, #0]
 800b64a:	3b00      	subs	r3, #0
 800b64c:	bf18      	it	ne
 800b64e:	2301      	movne	r3, #1
 800b650:	0692      	lsls	r2, r2, #26
 800b652:	d42b      	bmi.n	800b6ac <_printf_common+0xb0>
 800b654:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b658:	4641      	mov	r1, r8
 800b65a:	4638      	mov	r0, r7
 800b65c:	47c8      	blx	r9
 800b65e:	3001      	adds	r0, #1
 800b660:	d01e      	beq.n	800b6a0 <_printf_common+0xa4>
 800b662:	6823      	ldr	r3, [r4, #0]
 800b664:	6922      	ldr	r2, [r4, #16]
 800b666:	f003 0306 	and.w	r3, r3, #6
 800b66a:	2b04      	cmp	r3, #4
 800b66c:	bf02      	ittt	eq
 800b66e:	68e5      	ldreq	r5, [r4, #12]
 800b670:	6833      	ldreq	r3, [r6, #0]
 800b672:	1aed      	subeq	r5, r5, r3
 800b674:	68a3      	ldr	r3, [r4, #8]
 800b676:	bf0c      	ite	eq
 800b678:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b67c:	2500      	movne	r5, #0
 800b67e:	4293      	cmp	r3, r2
 800b680:	bfc4      	itt	gt
 800b682:	1a9b      	subgt	r3, r3, r2
 800b684:	18ed      	addgt	r5, r5, r3
 800b686:	2600      	movs	r6, #0
 800b688:	341a      	adds	r4, #26
 800b68a:	42b5      	cmp	r5, r6
 800b68c:	d11a      	bne.n	800b6c4 <_printf_common+0xc8>
 800b68e:	2000      	movs	r0, #0
 800b690:	e008      	b.n	800b6a4 <_printf_common+0xa8>
 800b692:	2301      	movs	r3, #1
 800b694:	4652      	mov	r2, sl
 800b696:	4641      	mov	r1, r8
 800b698:	4638      	mov	r0, r7
 800b69a:	47c8      	blx	r9
 800b69c:	3001      	adds	r0, #1
 800b69e:	d103      	bne.n	800b6a8 <_printf_common+0xac>
 800b6a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b6a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6a8:	3501      	adds	r5, #1
 800b6aa:	e7c6      	b.n	800b63a <_printf_common+0x3e>
 800b6ac:	18e1      	adds	r1, r4, r3
 800b6ae:	1c5a      	adds	r2, r3, #1
 800b6b0:	2030      	movs	r0, #48	@ 0x30
 800b6b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b6b6:	4422      	add	r2, r4
 800b6b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b6bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b6c0:	3302      	adds	r3, #2
 800b6c2:	e7c7      	b.n	800b654 <_printf_common+0x58>
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	4622      	mov	r2, r4
 800b6c8:	4641      	mov	r1, r8
 800b6ca:	4638      	mov	r0, r7
 800b6cc:	47c8      	blx	r9
 800b6ce:	3001      	adds	r0, #1
 800b6d0:	d0e6      	beq.n	800b6a0 <_printf_common+0xa4>
 800b6d2:	3601      	adds	r6, #1
 800b6d4:	e7d9      	b.n	800b68a <_printf_common+0x8e>
	...

0800b6d8 <_printf_i>:
 800b6d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b6dc:	7e0f      	ldrb	r7, [r1, #24]
 800b6de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b6e0:	2f78      	cmp	r7, #120	@ 0x78
 800b6e2:	4691      	mov	r9, r2
 800b6e4:	4680      	mov	r8, r0
 800b6e6:	460c      	mov	r4, r1
 800b6e8:	469a      	mov	sl, r3
 800b6ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b6ee:	d807      	bhi.n	800b700 <_printf_i+0x28>
 800b6f0:	2f62      	cmp	r7, #98	@ 0x62
 800b6f2:	d80a      	bhi.n	800b70a <_printf_i+0x32>
 800b6f4:	2f00      	cmp	r7, #0
 800b6f6:	f000 80d2 	beq.w	800b89e <_printf_i+0x1c6>
 800b6fa:	2f58      	cmp	r7, #88	@ 0x58
 800b6fc:	f000 80b9 	beq.w	800b872 <_printf_i+0x19a>
 800b700:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b704:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b708:	e03a      	b.n	800b780 <_printf_i+0xa8>
 800b70a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b70e:	2b15      	cmp	r3, #21
 800b710:	d8f6      	bhi.n	800b700 <_printf_i+0x28>
 800b712:	a101      	add	r1, pc, #4	@ (adr r1, 800b718 <_printf_i+0x40>)
 800b714:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b718:	0800b771 	.word	0x0800b771
 800b71c:	0800b785 	.word	0x0800b785
 800b720:	0800b701 	.word	0x0800b701
 800b724:	0800b701 	.word	0x0800b701
 800b728:	0800b701 	.word	0x0800b701
 800b72c:	0800b701 	.word	0x0800b701
 800b730:	0800b785 	.word	0x0800b785
 800b734:	0800b701 	.word	0x0800b701
 800b738:	0800b701 	.word	0x0800b701
 800b73c:	0800b701 	.word	0x0800b701
 800b740:	0800b701 	.word	0x0800b701
 800b744:	0800b885 	.word	0x0800b885
 800b748:	0800b7af 	.word	0x0800b7af
 800b74c:	0800b83f 	.word	0x0800b83f
 800b750:	0800b701 	.word	0x0800b701
 800b754:	0800b701 	.word	0x0800b701
 800b758:	0800b8a7 	.word	0x0800b8a7
 800b75c:	0800b701 	.word	0x0800b701
 800b760:	0800b7af 	.word	0x0800b7af
 800b764:	0800b701 	.word	0x0800b701
 800b768:	0800b701 	.word	0x0800b701
 800b76c:	0800b847 	.word	0x0800b847
 800b770:	6833      	ldr	r3, [r6, #0]
 800b772:	1d1a      	adds	r2, r3, #4
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	6032      	str	r2, [r6, #0]
 800b778:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b77c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b780:	2301      	movs	r3, #1
 800b782:	e09d      	b.n	800b8c0 <_printf_i+0x1e8>
 800b784:	6833      	ldr	r3, [r6, #0]
 800b786:	6820      	ldr	r0, [r4, #0]
 800b788:	1d19      	adds	r1, r3, #4
 800b78a:	6031      	str	r1, [r6, #0]
 800b78c:	0606      	lsls	r6, r0, #24
 800b78e:	d501      	bpl.n	800b794 <_printf_i+0xbc>
 800b790:	681d      	ldr	r5, [r3, #0]
 800b792:	e003      	b.n	800b79c <_printf_i+0xc4>
 800b794:	0645      	lsls	r5, r0, #25
 800b796:	d5fb      	bpl.n	800b790 <_printf_i+0xb8>
 800b798:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b79c:	2d00      	cmp	r5, #0
 800b79e:	da03      	bge.n	800b7a8 <_printf_i+0xd0>
 800b7a0:	232d      	movs	r3, #45	@ 0x2d
 800b7a2:	426d      	negs	r5, r5
 800b7a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7a8:	4859      	ldr	r0, [pc, #356]	@ (800b910 <_printf_i+0x238>)
 800b7aa:	230a      	movs	r3, #10
 800b7ac:	e011      	b.n	800b7d2 <_printf_i+0xfa>
 800b7ae:	6821      	ldr	r1, [r4, #0]
 800b7b0:	6833      	ldr	r3, [r6, #0]
 800b7b2:	0608      	lsls	r0, r1, #24
 800b7b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b7b8:	d402      	bmi.n	800b7c0 <_printf_i+0xe8>
 800b7ba:	0649      	lsls	r1, r1, #25
 800b7bc:	bf48      	it	mi
 800b7be:	b2ad      	uxthmi	r5, r5
 800b7c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b7c2:	4853      	ldr	r0, [pc, #332]	@ (800b910 <_printf_i+0x238>)
 800b7c4:	6033      	str	r3, [r6, #0]
 800b7c6:	bf14      	ite	ne
 800b7c8:	230a      	movne	r3, #10
 800b7ca:	2308      	moveq	r3, #8
 800b7cc:	2100      	movs	r1, #0
 800b7ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b7d2:	6866      	ldr	r6, [r4, #4]
 800b7d4:	60a6      	str	r6, [r4, #8]
 800b7d6:	2e00      	cmp	r6, #0
 800b7d8:	bfa2      	ittt	ge
 800b7da:	6821      	ldrge	r1, [r4, #0]
 800b7dc:	f021 0104 	bicge.w	r1, r1, #4
 800b7e0:	6021      	strge	r1, [r4, #0]
 800b7e2:	b90d      	cbnz	r5, 800b7e8 <_printf_i+0x110>
 800b7e4:	2e00      	cmp	r6, #0
 800b7e6:	d04b      	beq.n	800b880 <_printf_i+0x1a8>
 800b7e8:	4616      	mov	r6, r2
 800b7ea:	fbb5 f1f3 	udiv	r1, r5, r3
 800b7ee:	fb03 5711 	mls	r7, r3, r1, r5
 800b7f2:	5dc7      	ldrb	r7, [r0, r7]
 800b7f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b7f8:	462f      	mov	r7, r5
 800b7fa:	42bb      	cmp	r3, r7
 800b7fc:	460d      	mov	r5, r1
 800b7fe:	d9f4      	bls.n	800b7ea <_printf_i+0x112>
 800b800:	2b08      	cmp	r3, #8
 800b802:	d10b      	bne.n	800b81c <_printf_i+0x144>
 800b804:	6823      	ldr	r3, [r4, #0]
 800b806:	07df      	lsls	r7, r3, #31
 800b808:	d508      	bpl.n	800b81c <_printf_i+0x144>
 800b80a:	6923      	ldr	r3, [r4, #16]
 800b80c:	6861      	ldr	r1, [r4, #4]
 800b80e:	4299      	cmp	r1, r3
 800b810:	bfde      	ittt	le
 800b812:	2330      	movle	r3, #48	@ 0x30
 800b814:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b818:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b81c:	1b92      	subs	r2, r2, r6
 800b81e:	6122      	str	r2, [r4, #16]
 800b820:	f8cd a000 	str.w	sl, [sp]
 800b824:	464b      	mov	r3, r9
 800b826:	aa03      	add	r2, sp, #12
 800b828:	4621      	mov	r1, r4
 800b82a:	4640      	mov	r0, r8
 800b82c:	f7ff fee6 	bl	800b5fc <_printf_common>
 800b830:	3001      	adds	r0, #1
 800b832:	d14a      	bne.n	800b8ca <_printf_i+0x1f2>
 800b834:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b838:	b004      	add	sp, #16
 800b83a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b83e:	6823      	ldr	r3, [r4, #0]
 800b840:	f043 0320 	orr.w	r3, r3, #32
 800b844:	6023      	str	r3, [r4, #0]
 800b846:	4833      	ldr	r0, [pc, #204]	@ (800b914 <_printf_i+0x23c>)
 800b848:	2778      	movs	r7, #120	@ 0x78
 800b84a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b84e:	6823      	ldr	r3, [r4, #0]
 800b850:	6831      	ldr	r1, [r6, #0]
 800b852:	061f      	lsls	r7, r3, #24
 800b854:	f851 5b04 	ldr.w	r5, [r1], #4
 800b858:	d402      	bmi.n	800b860 <_printf_i+0x188>
 800b85a:	065f      	lsls	r7, r3, #25
 800b85c:	bf48      	it	mi
 800b85e:	b2ad      	uxthmi	r5, r5
 800b860:	6031      	str	r1, [r6, #0]
 800b862:	07d9      	lsls	r1, r3, #31
 800b864:	bf44      	itt	mi
 800b866:	f043 0320 	orrmi.w	r3, r3, #32
 800b86a:	6023      	strmi	r3, [r4, #0]
 800b86c:	b11d      	cbz	r5, 800b876 <_printf_i+0x19e>
 800b86e:	2310      	movs	r3, #16
 800b870:	e7ac      	b.n	800b7cc <_printf_i+0xf4>
 800b872:	4827      	ldr	r0, [pc, #156]	@ (800b910 <_printf_i+0x238>)
 800b874:	e7e9      	b.n	800b84a <_printf_i+0x172>
 800b876:	6823      	ldr	r3, [r4, #0]
 800b878:	f023 0320 	bic.w	r3, r3, #32
 800b87c:	6023      	str	r3, [r4, #0]
 800b87e:	e7f6      	b.n	800b86e <_printf_i+0x196>
 800b880:	4616      	mov	r6, r2
 800b882:	e7bd      	b.n	800b800 <_printf_i+0x128>
 800b884:	6833      	ldr	r3, [r6, #0]
 800b886:	6825      	ldr	r5, [r4, #0]
 800b888:	6961      	ldr	r1, [r4, #20]
 800b88a:	1d18      	adds	r0, r3, #4
 800b88c:	6030      	str	r0, [r6, #0]
 800b88e:	062e      	lsls	r6, r5, #24
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	d501      	bpl.n	800b898 <_printf_i+0x1c0>
 800b894:	6019      	str	r1, [r3, #0]
 800b896:	e002      	b.n	800b89e <_printf_i+0x1c6>
 800b898:	0668      	lsls	r0, r5, #25
 800b89a:	d5fb      	bpl.n	800b894 <_printf_i+0x1bc>
 800b89c:	8019      	strh	r1, [r3, #0]
 800b89e:	2300      	movs	r3, #0
 800b8a0:	6123      	str	r3, [r4, #16]
 800b8a2:	4616      	mov	r6, r2
 800b8a4:	e7bc      	b.n	800b820 <_printf_i+0x148>
 800b8a6:	6833      	ldr	r3, [r6, #0]
 800b8a8:	1d1a      	adds	r2, r3, #4
 800b8aa:	6032      	str	r2, [r6, #0]
 800b8ac:	681e      	ldr	r6, [r3, #0]
 800b8ae:	6862      	ldr	r2, [r4, #4]
 800b8b0:	2100      	movs	r1, #0
 800b8b2:	4630      	mov	r0, r6
 800b8b4:	f7f4 fc94 	bl	80001e0 <memchr>
 800b8b8:	b108      	cbz	r0, 800b8be <_printf_i+0x1e6>
 800b8ba:	1b80      	subs	r0, r0, r6
 800b8bc:	6060      	str	r0, [r4, #4]
 800b8be:	6863      	ldr	r3, [r4, #4]
 800b8c0:	6123      	str	r3, [r4, #16]
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8c8:	e7aa      	b.n	800b820 <_printf_i+0x148>
 800b8ca:	6923      	ldr	r3, [r4, #16]
 800b8cc:	4632      	mov	r2, r6
 800b8ce:	4649      	mov	r1, r9
 800b8d0:	4640      	mov	r0, r8
 800b8d2:	47d0      	blx	sl
 800b8d4:	3001      	adds	r0, #1
 800b8d6:	d0ad      	beq.n	800b834 <_printf_i+0x15c>
 800b8d8:	6823      	ldr	r3, [r4, #0]
 800b8da:	079b      	lsls	r3, r3, #30
 800b8dc:	d413      	bmi.n	800b906 <_printf_i+0x22e>
 800b8de:	68e0      	ldr	r0, [r4, #12]
 800b8e0:	9b03      	ldr	r3, [sp, #12]
 800b8e2:	4298      	cmp	r0, r3
 800b8e4:	bfb8      	it	lt
 800b8e6:	4618      	movlt	r0, r3
 800b8e8:	e7a6      	b.n	800b838 <_printf_i+0x160>
 800b8ea:	2301      	movs	r3, #1
 800b8ec:	4632      	mov	r2, r6
 800b8ee:	4649      	mov	r1, r9
 800b8f0:	4640      	mov	r0, r8
 800b8f2:	47d0      	blx	sl
 800b8f4:	3001      	adds	r0, #1
 800b8f6:	d09d      	beq.n	800b834 <_printf_i+0x15c>
 800b8f8:	3501      	adds	r5, #1
 800b8fa:	68e3      	ldr	r3, [r4, #12]
 800b8fc:	9903      	ldr	r1, [sp, #12]
 800b8fe:	1a5b      	subs	r3, r3, r1
 800b900:	42ab      	cmp	r3, r5
 800b902:	dcf2      	bgt.n	800b8ea <_printf_i+0x212>
 800b904:	e7eb      	b.n	800b8de <_printf_i+0x206>
 800b906:	2500      	movs	r5, #0
 800b908:	f104 0619 	add.w	r6, r4, #25
 800b90c:	e7f5      	b.n	800b8fa <_printf_i+0x222>
 800b90e:	bf00      	nop
 800b910:	0800bc79 	.word	0x0800bc79
 800b914:	0800bc8a 	.word	0x0800bc8a

0800b918 <memmove>:
 800b918:	4288      	cmp	r0, r1
 800b91a:	b510      	push	{r4, lr}
 800b91c:	eb01 0402 	add.w	r4, r1, r2
 800b920:	d902      	bls.n	800b928 <memmove+0x10>
 800b922:	4284      	cmp	r4, r0
 800b924:	4623      	mov	r3, r4
 800b926:	d807      	bhi.n	800b938 <memmove+0x20>
 800b928:	1e43      	subs	r3, r0, #1
 800b92a:	42a1      	cmp	r1, r4
 800b92c:	d008      	beq.n	800b940 <memmove+0x28>
 800b92e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b932:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b936:	e7f8      	b.n	800b92a <memmove+0x12>
 800b938:	4402      	add	r2, r0
 800b93a:	4601      	mov	r1, r0
 800b93c:	428a      	cmp	r2, r1
 800b93e:	d100      	bne.n	800b942 <memmove+0x2a>
 800b940:	bd10      	pop	{r4, pc}
 800b942:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b946:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b94a:	e7f7      	b.n	800b93c <memmove+0x24>

0800b94c <_sbrk_r>:
 800b94c:	b538      	push	{r3, r4, r5, lr}
 800b94e:	4d06      	ldr	r5, [pc, #24]	@ (800b968 <_sbrk_r+0x1c>)
 800b950:	2300      	movs	r3, #0
 800b952:	4604      	mov	r4, r0
 800b954:	4608      	mov	r0, r1
 800b956:	602b      	str	r3, [r5, #0]
 800b958:	f000 f83e 	bl	800b9d8 <_sbrk>
 800b95c:	1c43      	adds	r3, r0, #1
 800b95e:	d102      	bne.n	800b966 <_sbrk_r+0x1a>
 800b960:	682b      	ldr	r3, [r5, #0]
 800b962:	b103      	cbz	r3, 800b966 <_sbrk_r+0x1a>
 800b964:	6023      	str	r3, [r4, #0]
 800b966:	bd38      	pop	{r3, r4, r5, pc}
 800b968:	20002148 	.word	0x20002148

0800b96c <_realloc_r>:
 800b96c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b970:	4680      	mov	r8, r0
 800b972:	4615      	mov	r5, r2
 800b974:	460c      	mov	r4, r1
 800b976:	b921      	cbnz	r1, 800b982 <_realloc_r+0x16>
 800b978:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b97c:	4611      	mov	r1, r2
 800b97e:	f7ff bc59 	b.w	800b234 <_malloc_r>
 800b982:	b92a      	cbnz	r2, 800b990 <_realloc_r+0x24>
 800b984:	f7ff fbea 	bl	800b15c <_free_r>
 800b988:	2400      	movs	r4, #0
 800b98a:	4620      	mov	r0, r4
 800b98c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b990:	f000 f81a 	bl	800b9c8 <_malloc_usable_size_r>
 800b994:	4285      	cmp	r5, r0
 800b996:	4606      	mov	r6, r0
 800b998:	d802      	bhi.n	800b9a0 <_realloc_r+0x34>
 800b99a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b99e:	d8f4      	bhi.n	800b98a <_realloc_r+0x1e>
 800b9a0:	4629      	mov	r1, r5
 800b9a2:	4640      	mov	r0, r8
 800b9a4:	f7ff fc46 	bl	800b234 <_malloc_r>
 800b9a8:	4607      	mov	r7, r0
 800b9aa:	2800      	cmp	r0, #0
 800b9ac:	d0ec      	beq.n	800b988 <_realloc_r+0x1c>
 800b9ae:	42b5      	cmp	r5, r6
 800b9b0:	462a      	mov	r2, r5
 800b9b2:	4621      	mov	r1, r4
 800b9b4:	bf28      	it	cs
 800b9b6:	4632      	movcs	r2, r6
 800b9b8:	f7ff fbc2 	bl	800b140 <memcpy>
 800b9bc:	4621      	mov	r1, r4
 800b9be:	4640      	mov	r0, r8
 800b9c0:	f7ff fbcc 	bl	800b15c <_free_r>
 800b9c4:	463c      	mov	r4, r7
 800b9c6:	e7e0      	b.n	800b98a <_realloc_r+0x1e>

0800b9c8 <_malloc_usable_size_r>:
 800b9c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b9cc:	1f18      	subs	r0, r3, #4
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	bfbc      	itt	lt
 800b9d2:	580b      	ldrlt	r3, [r1, r0]
 800b9d4:	18c0      	addlt	r0, r0, r3
 800b9d6:	4770      	bx	lr

0800b9d8 <_sbrk>:
 800b9d8:	4a04      	ldr	r2, [pc, #16]	@ (800b9ec <_sbrk+0x14>)
 800b9da:	6811      	ldr	r1, [r2, #0]
 800b9dc:	4603      	mov	r3, r0
 800b9de:	b909      	cbnz	r1, 800b9e4 <_sbrk+0xc>
 800b9e0:	4903      	ldr	r1, [pc, #12]	@ (800b9f0 <_sbrk+0x18>)
 800b9e2:	6011      	str	r1, [r2, #0]
 800b9e4:	6810      	ldr	r0, [r2, #0]
 800b9e6:	4403      	add	r3, r0
 800b9e8:	6013      	str	r3, [r2, #0]
 800b9ea:	4770      	bx	lr
 800b9ec:	20002158 	.word	0x20002158
 800b9f0:	20002160 	.word	0x20002160

0800b9f4 <_init>:
 800b9f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9f6:	bf00      	nop
 800b9f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9fa:	bc08      	pop	{r3}
 800b9fc:	469e      	mov	lr, r3
 800b9fe:	4770      	bx	lr

0800ba00 <_fini>:
 800ba00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba02:	bf00      	nop
 800ba04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba06:	bc08      	pop	{r3}
 800ba08:	469e      	mov	lr, r3
 800ba0a:	4770      	bx	lr
