// Seed: 1822396509
module module_0 (
    input supply1 id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input tri0 id_4,
    output id_5
);
  wor id_6;
  initial id_1 = 1 - id_3;
  always @(posedge 1) begin
    id_6 = id_4;
    id_5 = id_0;
  end
  genvar id_7;
  logic id_8;
  type_17 id_9 (
      .id_0(id_6),
      .id_1(id_0[1]),
      .id_2(id_1 ? id_4[1-1'h0] : id_1),
      .id_3(1'b0),
      .id_4(id_3 == 1),
      .id_5(id_6)
  );
  logic id_10;
  logic id_11;
endmodule
