<?xml version="1.0"?>
<setupdb version="5">data
	<active>Active Setup
		<corners>
			<corner enabled="1">_default</corner>
			<corner enabled="0">tt
				<vars>
					<var>temperature
						<value>25</value>
					</var>
					<var>vdd
						<value>0.9</value>
					</var>
				</vars>
				<models>
					<model enabled="1">toplevel.scs
						<modeltest>All</modeltest>
						<modelblock>Global</modelblock>
						<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
						<modelsection>"top_tt"</modelsection>
					</model>
				</models>
			</corner>
			<corner enabled="0">ssgnp072v125c
				<vars>
					<var>temperature
						<value>125</value>
					</var>
					<var>vdd
						<value>0.72</value>
					</var>
				</vars>
				<models>
					<model enabled="1">toplevel.scs
						<modeltest>All</modeltest>
						<modelblock>Global</modelblock>
						<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
						<modelsection>"top_ss"</modelsection>
					</model>
				</models>
			</corner>
			<corner enabled="0">ssgnp072v0c
				<vars>
					<var>temperature
						<value>0</value>
					</var>
					<var>vdd
						<value>0.72</value>
					</var>
				</vars>
				<models>
					<model enabled="1">toplevel.scs
						<modeltest>All</modeltest>
						<modelblock>Global</modelblock>
						<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
						<modelsection>"top_ss"</modelsection>
					</model>
				</models>
			</corner>
			<corner enabled="0">ffgnp0p88v125c
				<vars>
					<var>temperature
						<value>125</value>
					</var>
					<var>vdd
						<value>0.9</value>
					</var>
				</vars>
				<models>
					<model enabled="1">toplevel.scs
						<modeltest>All</modeltest>
						<modelblock>Global</modelblock>
						<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
						<modelsection>"top_ff"</modelsection>
					</model>
				</models>
			</corner>
			<corner enabled="0">ffgnp88v0c
				<vars>
					<var>temperature
						<value>0</value>
					</var>
					<var>vdd
						<value>0.9</value>
					</var>
				</vars>
				<models>
					<model enabled="1">toplevel.scs
						<modeltest>All</modeltest>
						<modelblock>Global</modelblock>
						<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
						<modelsection>"top_ff"</modelsection>
					</model>
				</models>
			</corner>
			<corner enabled="0">ssgnp09v125c
				<vars>
					<var>temperature
						<value>125</value>
					</var>
					<var>vdd
						<value>0.9</value>
					</var>
				</vars>
				<models>
					<model enabled="1">toplevel.scs
						<modeltest>All</modeltest>
						<modelblock>Global</modelblock>
						<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
						<modelsection>"top_ss_gnp"</modelsection>
					</model>
				</models>
			</corner>
		</corners>
		<currentmode>Single Run, Sweeps and Corners</currentmode>
		<extensions>
			<extension>Parasitics
				<callback>_parSetupDBExtensionCB</callback>
				<iconvalue></iconvalue>
				<icontype></icontype>
			</extension>
		</extensions>
		<overwritehistory>0</overwritehistory>
		<tests>
			<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
				<tool>ADE</tool>
				<tooloptions>
					<option>cell
						<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
					</option>
					<option>lib
						<value>adc_sar_testbenches</value>
					</option>
					<option>sim
						<value>spectre</value>
					</option>
					<option>view
						<value>config</value>
					</option>
					<option>path
						<value>$AXL_SETUPDB_DIR/test_states</value>
					</option>
					<option>state
						<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_active</value>
					</option>
				</tooloptions>
				<origoptions>
					<option>cell
						<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
					</option>
					<option>lib
						<value>adc_sar_testbenches</value>
					</option>
					<option>sim
						<value>spectre</value>
					</option>
					<option>view
						<value>config</value>
					</option>
					<option>path
						<value>$AXL_SETUPDB_DIR/test_states</value>
					</option>
					<option>state
						<value>spectre_state1_10g_rcx</value>
					</option>
				</origoptions>
				<outputs>
					<output>/CLKO
						<evalType>point</evalType>
					</output>
					<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
						<evalType>point</evalType>
					</output>
					<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
						<evalType>point</evalType>
					</output>
					<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
						<evalType>point</evalType>
					</output>
					<output>/XDUT0/ISAR0/IABE0|RETI(0)
						<evalType>point</evalType>
					</output>
					<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
						<evalType>point</evalType>
					</output>
					<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
						<evalType>point</evalType>
					</output>
					<output>tmargin_9bit
						<evalType>point</evalType>
					</output>
					<output>tmargin_8bit
						<evalType>point</evalType>
					</output>
					<output>tmargin_7bit
						<evalType>point</evalType>
					</output>
					<output>tmargin_6bit
						<evalType>point</evalType>
					</output>
					<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
						<evalType>point</evalType>
					</output>
					<output>/SB&lt;0&gt;
						<evalType>point</evalType>
					</output>
					<output>/SARCLK
						<evalType>point</evalType>
					</output>
					<output>f
						<evalType>point</evalType>
					</output>
					<output>/ICLK
						<evalType>point</evalType>
					</output>
					<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
						<evalType>point</evalType>
					</output>
					<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
						<evalType>point</evalType>
					</output>
					<output>/SB&lt;8&gt;
						<evalType>point</evalType>
					</output>
					<output>/SB&lt;7&gt;
						<evalType>point</evalType>
					</output>
					<output>/DONE
						<evalType>point</evalType>
					</output>
					<output>/SAOP
						<evalType>point</evalType>
					</output>
					<output>/SAOM
						<evalType>point</evalType>
					</output>
					<output>/SARCLKB
						<evalType>point</evalType>
					</output>
					<output>/UP
						<evalType>point</evalType>
					</output>
					<output>/ZM&lt;2&gt;
						<evalType>point</evalType>
					</output>
					<output>IDC("/I4/gnd!")
						<evalType>point</evalType>
					</output>
					<output>IDC("/VVDD/PLUS")
						<evalType>point</evalType>
					</output>
					<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
						<evalType>point</evalType>
					</output>
					<output>pavg("/VVDD/PLUS" 0 pper nil 1)
						<evalType>point</evalType>
					</output>
					<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
						<evalType>point</evalType>
					</output>
					<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
						<evalType>point</evalType>
					</output>
					<output>/SAMPP
						<evalType>point</evalType>
					</output>
				</outputs>
			</test>
		</tests>
		<vars>
			<var>vdd
				<value>1200m</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
			<var>pdelay
				<value>800p/8</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
			<var>pper
				<value>{Inclusion List}2n{Inclusion List}</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
			<var>pskew_rst
				<value>0</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
			<var>pvdd
				<value>1</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
			<var>pvicm
				<value>150m</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
			<var>pvidm
				<value>{Inclusion List}-100m{Inclusion List}</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
			<var>pvref0
				<value>0.0</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
			<var>pvref1
				<value>150m</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
			<var>pvref2
				<value>300m</value>
				<dependentTests>
					<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
				</dependentTests>
			</var>
		</vars>
		<jobpolicyname>ADE XL Default</jobpolicyname>
		<overwritehistoryname>Interactive.0</overwritehistoryname>
		<plottingoptions>
			<plottingoption>plottype
				<value>None</value>
			</plottingoption>
			<plottingoption>usewaveformtemplate
				<value>no</value>
			</plottingoption>
			<plottingoption>waveformtemplate
				<value></value>
			</plottingoption>
			<plottingoption>allplottingtemplates
				<value></value>
			</plottingoption>
			<plottingoption>defaultplottingtemplate
				<value></value>
			</plottingoption>
		</plottingoptions>
		<distributeoptions>
			<genusjoblimits>
				<genusjoblimit>ICRP
					<value>4</value>
				</genusjoblimit>
			</genusjoblimits>
			<specifyjoblimit>0</specifyjoblimit>
			<parallelrun>1</parallelrun>
		</distributeoptions>
		<checksasserts netlist="0">
			<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
				<cellviews>
					<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
						<lib>BAG_prim</lib>
						<cell>nmos4_ulvt</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
						<lib>BAG_prim</lib>
						<cell>pmos4_ulvt</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
						<lib>adc_sar_generated</lib>
						<cell>capdac</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
						<lib>adc_sar_generated</lib>
						<cell>capdrv_nsw</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
						<lib>adc_sar_generated</lib>
						<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
						<lib>adc_sar_generated</lib>
						<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
						<lib>adc_sar_generated</lib>
						<cell>capdrv_nsw_array</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
						<lib>adc_sar_generated</lib>
						<cell>dff_rsth</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
						<lib>adc_sar_generated</lib>
						<cell>doubleSA_pmos</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
						<lib>adc_sar_generated</lib>
						<cell>doubleSA_pmos_1st</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
						<lib>adc_sar_generated</lib>
						<cell>doubleSA_pmos_2nd</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
						<lib>adc_sar_generated</lib>
						<cell>inv</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
						<lib>adc_sar_generated</lib>
						<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
						<lib>adc_sar_generated</lib>
						<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
						<lib>adc_sar_generated</lib>
						<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
						<lib>adc_sar_generated</lib>
						<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
						<lib>adc_sar_generated</lib>
						<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
						<lib>adc_sar_generated</lib>
						<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
						<lib>adc_sar_generated</lib>
						<cell>latch</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
						<lib>adc_sar_generated</lib>
						<cell>latch_2ck</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
						<lib>adc_sar_generated</lib>
						<cell>momcap_center_1x</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
						<lib>adc_sar_generated</lib>
						<cell>mux2to1</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
						<lib>adc_sar_generated</lib>
						<cell>nand</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
						<lib>adc_sar_generated</lib>
						<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
						<lib>adc_sar_generated</lib>
						<cell>nor</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
						<lib>adc_sar_generated</lib>
						<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
						<lib>adc_sar_generated</lib>
						<cell>nsw_wovdd</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
						<lib>adc_sar_generated</lib>
						<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
						<lib>adc_sar_generated</lib>
						<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
						<lib>adc_sar_generated</lib>
						<cell>oai22_skewed</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
						<lib>adc_sar_generated</lib>
						<cell>sar_doubleSA_bb</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
						<lib>adc_sar_generated</lib>
						<cell>sar_wsamp_bb_doubleSA</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarabe_dualdelay_bb</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarafe_nsw_doubleSA</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarclkdelay_compact_dual</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarclkdelayslice_compact</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarclkgen_core_static2</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarclkgen_static</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarfsm</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarlogic_wret_v2</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarlogic_wret_v2_array_bb</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarret_wckbuf</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarretslice</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
						<lib>adc_sar_generated</lib>
						<cell>sarsamp_bb</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
						<lib>adc_sar_generated</lib>
						<cell>tie</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
						<lib>adc_sar_generated</lib>
						<cell>tie_wovdd</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
						<lib>adc_sar_generated</lib>
						<cell>tinv</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
						<lib>adc_sar_generated</lib>
						<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
						<lib>adc_sar_generated</lib>
						<cell>tinv_small</cell>
						<view>schematic</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
						<lib>adc_sar_testbenches</lib>
						<cell>dac_9bit_ideal</cell>
						<view>veriloga</view>
					</lcv>
					<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
						<lib>adc_sar_testbenches</lib>
						<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
						<view>schematic</view>
					</lcv>
				</cellviews>
			</test>
		</checksasserts>
		<incrementalsimulationoptions>
			<incrementalSimulation>0</incrementalSimulation>
		</incrementalsimulationoptions>
	</active>
	<history>History
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.192
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.192</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.6n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>-163m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 7 07:45:22 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.192.rdb</resultsname>
			<simresults>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.192.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-3.eecs.berkeley.edu_wrbae_074522173</localpsfdir>
			<psfdir>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.192</psfdir>
			<simdir>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.192</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.192.log</runlog>
			<runlogfile>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.192.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
			<resultspsfisuserpath>0</resultspsfisuserpath>
			<resultsisuserpath>1</resultsisuserpath>
			<locked>1</locked>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.193
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.193</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.6n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>-162m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 7 08:06:42 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.193.rdb</resultsname>
			<simresults>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.193.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-3.eecs.berkeley.edu_wrbae_080642911</localpsfdir>
			<psfdir>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.193</psfdir>
			<simdir>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.193</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.193.log</runlog>
			<runlogfile>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.193.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
			<resultspsfisuserpath>0</resultspsfisuserpath>
			<resultsisuserpath>1</resultsisuserpath>
			<locked>1</locked>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.194
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.194</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.6n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>-210m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 7 08:23:46 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.194.rdb</resultsname>
			<simresults>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.194.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-3.eecs.berkeley.edu_wrbae_082346461</localpsfdir>
			<psfdir>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.194</psfdir>
			<simdir>/tools/projects/wrbae/28FDSOI/sim_archive/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.194</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.194.log</runlog>
			<runlogfile>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.194.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
			<resultspsfisuserpath>0</resultspsfisuserpath>
			<resultsisuserpath>1</resultsisuserpath>
			<locked>1</locked>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.217
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.217</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 22 22:02:02 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.217.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.217.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-1_wrbae_220202978</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.217</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.217</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.217.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.217.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.218
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.218</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 23 09:41:34 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.218.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.218.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-1_wrbae_094134819</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.218</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.218</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.218.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.218.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.219
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.219</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 23 10:11:48 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.219.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.219.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-1_wrbae_101148041</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.219</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.219</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.219.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.219.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.220
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.220</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 23 10:27:29 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.220.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.220.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-1_wrbae_102729522</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.220</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.220</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.220.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.220.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.221
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.221</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 23 10:35:31 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.221.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.221.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-1_wrbae_103531463</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.221</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.221</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.221.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.221.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.222
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.222</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 23 10:42:57 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.222.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.222.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-1_wrbae_104257914</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.222</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.222</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.222.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.222.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.223
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.223</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 23 11:00:17 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.223.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.223.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-1_wrbae_110017688</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.223</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.223</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.223.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.223.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.224
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.224</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 23 14:47:15 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.224.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.224.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-1_wrbae_144715901</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.224</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.224</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.224.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.224.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.225
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.225</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1000m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}3.2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Feb 23 15:14:03 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.225.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.225.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr820-1_wrbae_151403803</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.225</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.225</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.225.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.225.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
		<historyentry assemblerOrExplorer="adexl" roOrView="view">Interactive.226
			<checkpoint>
				<corners>
					<corner enabled="1">_default</corner>
					<corner enabled="0">tt
						<vars>
							<var>temperature
								<value>25</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_tt"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp072v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.72</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp0p88v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ffgnp88v0c
						<vars>
							<var>temperature
								<value>0</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ff"</modelsection>
							</model>
						</models>
					</corner>
					<corner enabled="0">ssgnp09v125c
						<vars>
							<var>temperature
								<value>125</value>
							</var>
							<var>vdd
								<value>0.9</value>
							</var>
						</vars>
						<models>
							<model enabled="1">toplevel.scs
								<modeltest>All</modeltest>
								<modelblock>Global</modelblock>
								<modelfile>/tools/tstech16/CLN16FFC/PDK/models/toplevel.scs</modelfile>
								<modelsection>"top_ss_gnp"</modelsection>
							</model>
						</models>
					</corner>
				</corners>
				<currentmode>Single Run, Sweeps and Corners</currentmode>
				<extensions>
					<extension>Parasitics
						<callback>_parSetupDBExtensionCB</callback>
						<iconvalue></iconvalue>
						<icontype></icontype>
					</extension>
				</extensions>
				<overwritehistory>0</overwritehistory>
				<tests>
					<test enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<tool>ADE</tool>
						<tooloptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1_spectre_state1_10g_rcx_Interactive.226</value>
							</option>
						</tooloptions>
						<origoptions>
							<option>cell
								<value>sar_wsamp_9b_tb_tran_timing_rcx</value>
							</option>
							<option>lib
								<value>adc_sar_testbenches</value>
							</option>
							<option>sim
								<value>spectre</value>
							</option>
							<option>view
								<value>config</value>
							</option>
							<option>path
								<value>$AXL_SETUPDB_DIR/test_states</value>
							</option>
							<option>state
								<value>spectre_state1_10g_rcx</value>
							</option>
						</origoptions>
						<outputs>
							<output>/CLKO
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0|IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0|RETI(0)"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0|RETI(0)
								<evalType>point</evalType>
							</output>
							<output>"/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;"
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>tmargin_9bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_8bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_7bit
								<evalType>point</evalType>
							</output>
							<output>tmargin_6bit
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/ISARLOGIC0/ZP0&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;0&gt;
								<evalType>point</evalType>
							</output>
							<output>/SARCLK
								<evalType>point</evalType>
							</output>
							<output>f
								<evalType>point</evalType>
							</output>
							<output>/ICLK
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/XDUT0/ISAR0/IABE0/RETI&lt;4&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;8&gt;
								<evalType>point</evalType>
							</output>
							<output>/SB&lt;7&gt;
								<evalType>point</evalType>
							</output>
							<output>/DONE
								<evalType>point</evalType>
							</output>
							<output>/SAOP
								<evalType>point</evalType>
							</output>
							<output>/SAOM
								<evalType>point</evalType>
							</output>
							<output>/SARCLKB
								<evalType>point</evalType>
							</output>
							<output>/UP
								<evalType>point</evalType>
							</output>
							<output>/ZM&lt;2&gt;
								<evalType>point</evalType>
							</output>
							<output>IDC("/I4/gnd!")
								<evalType>point</evalType>
							</output>
							<output>IDC("/VVDD/PLUS")
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg("/VVDD/PLUS" 0 pper nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 (VAL "pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>pavg(IDC("/VVDD/PLUS") 0 VAR("pper") nil 1)
								<evalType>point</evalType>
							</output>
							<output>/SAMPP
								<evalType>point</evalType>
							</output>
						</outputs>
					</test>
				</tests>
				<vars>
					<var>vdd
						<value>1200m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pdelay
						<value>800p/8</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pper
						<value>{Inclusion List}2n{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pskew_rst
						<value>0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvdd
						<value>1</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvicm
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvidm
						<value>{Inclusion List}-100m{Inclusion List}</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref0
						<value>0.0</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref1
						<value>150m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
					<var>pvref2
						<value>300m</value>
						<dependentTests>
							<dependentTest enabled="1">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1</dependentTest>
						</dependentTests>
					</var>
				</vars>
				<jobpolicyname>ADE XL Default</jobpolicyname>
				<overwritehistoryname>Interactive.0</overwritehistoryname>
				<plottingoptions>
					<plottingoption>plottype
						<value>None</value>
					</plottingoption>
					<plottingoption>usewaveformtemplate
						<value>no</value>
					</plottingoption>
					<plottingoption>waveformtemplate
						<value></value>
					</plottingoption>
					<plottingoption>allplottingtemplates
						<value></value>
					</plottingoption>
					<plottingoption>defaultplottingtemplate
						<value></value>
					</plottingoption>
				</plottingoptions>
				<distributeoptions>
					<genusjoblimits>
						<genusjoblimit>ICRP
							<value>4</value>
						</genusjoblimit>
					</genusjoblimits>
					<specifyjoblimit>0</specifyjoblimit>
					<parallelrun>1</parallelrun>
				</distributeoptions>
				<checksasserts netlist="0">
					<test netlist="1" netlistscope="all">adc_sar_testbenches:sar_wsamp_9b_tb_tran_timing_rcx:1
						<cellviews>
							<lcv netlist="1" vipcount="0">BAG_prim/nmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>nmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">BAG_prim/pmos4_ulvt/schematic
								<lib>BAG_prim</lib>
								<cell>pmos4_ulvt</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdac/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdac</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/capdrv_nsw_array/schematic
								<lib>adc_sar_generated</lib>
								<cell>capdrv_nsw_array</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/dff_rsth/schematic
								<lib>adc_sar_generated</lib>
								<cell>dff_rsth</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_1st/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_1st</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/doubleSA_pmos_2nd/schematic
								<lib>adc_sar_generated</lib>
								<cell>doubleSA_pmos_2nd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV5</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ICKGEN0_IINV8B</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_IBUF0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFA0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFA0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/inv_XTOP_XSAMP0_IBUFB0/schematic
								<lib>adc_sar_generated</lib>
								<cell>inv_XTOP_XSAMP0_IBUFB0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/latch_2ck/schematic
								<lib>adc_sar_generated</lib>
								<cell>latch_2ck</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/momcap_center_1x/schematic
								<lib>adc_sar_generated</lib>
								<cell>momcap_center_1x</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/mux2to1/schematic
								<lib>adc_sar_generated</lib>
								<cell>mux2to1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nand_XTOP_ISAR0_IABE0_ISARFSM0_I1_I1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nor_XTOP_ISAR0_IABE0_ISARLOGIC0_ISL0_INR0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1/schematic
								<lib>adc_sar_generated</lib>
								<cell>nsw_wovdd_XTOP_ISAR0_IAFE0_ICDRVM0_ICDRV0_ISW0_1</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/oai22_skewed/schematic
								<lib>adc_sar_generated</lib>
								<cell>oai22_skewed</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_doubleSA_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_doubleSA_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sar_wsamp_bb_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sar_wsamp_bb_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarabe_dualdelay_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarabe_dualdelay_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarafe_nsw_doubleSA/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarafe_nsw_doubleSA</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelay_compact_dual/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelay_compact_dual</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkdelayslice_compact/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkdelayslice_compact</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_core_static2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_core_static2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarclkgen_static/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarclkgen_static</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarfsm/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarfsm</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarlogic_wret_v2_array_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarlogic_wret_v2_array_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarret_wckbuf/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarret_wckbuf</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarretslice/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarretslice</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/sarsamp_bb/schematic
								<lib>adc_sar_generated</lib>
								<cell>sarsamp_bb</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tie_wovdd/schematic
								<lib>adc_sar_generated</lib>
								<cell>tie_wovdd</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_XTOP_ISAR0_IABE0_ISARFSM0_I1_I0</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_generated/tinv_small/schematic
								<lib>adc_sar_generated</lib>
								<cell>tinv_small</cell>
								<view>schematic</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/dac_9bit_ideal/veriloga
								<lib>adc_sar_testbenches</lib>
								<cell>dac_9bit_ideal</cell>
								<view>veriloga</view>
							</lcv>
							<lcv netlist="1" vipcount="0">adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/schematic
								<lib>adc_sar_testbenches</lib>
								<cell>sar_wsamp_9b_tb_tran_timing_rcx</cell>
								<view>schematic</view>
							</lcv>
						</cellviews>
					</test>
				</checksasserts>
				<incrementalsimulationoptions>
					<incrementalSimulation>0</incrementalSimulation>
				</incrementalsimulationoptions>
				<sortVariableValues>0</sortVariableValues>
			</checkpoint>
			<timestamp>Apr 19 15:58:29 2018</timestamp>
			<resultsname>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.226.rdb</resultsname>
			<simresults>$AXL_SETUPDB_DIR/results/data/Interactive.226.rdb</simresults>
			<rawdatadelstrategy>SaveAll</rawdatadelstrategy>
			<netlistdelstrategy>SaveAll</netlistdelstrategy>
			<uselocalpsfdir>false</uselocalpsfdir>
			<localpsfdir>/tmp/bwrcr640-3.eecs.berkeley.edu_wrbae_155829697</localpsfdir>
			<psfdir>/users/wrbae/simulation/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.226</psfdir>
			<simdir>$AXL_PROJECT_DIR/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.226</simdir>
			<gendatasheetplotsonsimulation>1</gendatasheetplotsonsimulation>
			<runlog>/tools/projects/wrbae/28FDSOI/laygo/generators/splash/adc_sar_testbenches/sar_wsamp_9b_tb_tran_timing_rcx/adexl_tmargin/results/data/Interactive.226.log</runlog>
			<runlogfile>$AXL_SETUPDB_DIR/results/data/Interactive.226.log</runlogfile>
			<schematicpoint></schematicpoint>
			<test>all</test>
		</historyentry>
	</history>
</setupdb>
