<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twInfo anchorID="1">INFO:Timing:2802 - Read 130 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these constraints.  For more details please do a search for &quot;timing:2802&quot; at http://www.xilinx.com/support.</twInfo><twBody><twSumRpt><twConstRollupTable uID="1" anchorID="2"><twConstRollup name="TS_CLOCK" fullName="TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.893" errors="0" errorRollup="0" items="0" itemsRollup="73544"/><twConstRollup name="TS_PLL_250_INST_clkout3" fullName="TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout3&quot; TS_CLOCK / 0.5         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="17.536" actualRollup="N/A" errors="0" errorRollup="0" items="828" itemsRollup="0"/><twConstRollup name="TS_PLL_250_INST_clkout1" fullName="TS_PLL_250_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout1&quot; TS_CLOCK / 2.5         HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_PLL_250_INST_clkout0" fullName="TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout0&quot; TS_CLOCK HIGH         50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.893" actualRollup="9.834" errors="0" errorRollup="0" items="57224" itemsRollup="744"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.627" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.768" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.148" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.119" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.027" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.629" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.410" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.191" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.884" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.669" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.470" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.532" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.960" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.976" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.941" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.914" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.956" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.565" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.684" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.013" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.908" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.283" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.775" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.886" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.209" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.517" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.438" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.425" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.861" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.354" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.053" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.152" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.837" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.122" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.909" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.764" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.625" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.736" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.044" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.502" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.325" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.530" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.846" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.683" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.958" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.102" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.160" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.836" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.274" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.928" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.377" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.034" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.929" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.745" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.784" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.056" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.186" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.258" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.509" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.284" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.452" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.864" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.718" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.174" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.616" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.765" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.989" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.131" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.991" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.662" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.107" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.999" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.455" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.779" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.478" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.590" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.563" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.863" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.797" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.682" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.563" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.900" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.839" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.158" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.315" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.236" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.936" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.198" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.842" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.036" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.420" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.316" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.209" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.812" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.421" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.894" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.340" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.068" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.783" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.529" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.945" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.203" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.105" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.186" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.663" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="6.300" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.026" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.389" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.953" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.834" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.156" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.898" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.704" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.485" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.813" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.252" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.091" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="9.162" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.896" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="8.109" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.585" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="7.448" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.935" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="10.000" prefType="maxdelay" actual="5.580" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_PLL_DESER_INST_clkout1" fullName="TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /         0.166666667 HIGH 50%;" type="child" depth="1" requirement="60.000" prefType="period" actual="47.619" actualRollup="N/A" errors="0" errorRollup="0" items="14748" itemsRollup="0"/><twConstRollup name="TS_CLOCK_DESER_1BIT" fullName="TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstSummaryTable twEmptyConstraints = "3" ><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_PLL_250_INST_clkout0 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout0&quot; TS_CLOCK HIGH         50%</twConstName><twConstData type="SETUP" slack="0.107" best="9.893" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.260" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="0.166" best="9.834" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="4.645" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="0.611" best="9.389" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="4.613" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_PLL_250_INST_clkout3 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout3&quot; TS_CLOCK / 0.5         HIGH 50%</twConstName><twConstData type="SETUP" slack="0.616" best="17.536" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.379" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="0.748" best="9.252" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="4.372" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="0.797" best="9.203" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="4.331" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="0.838" best="9.162" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.206" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="0.895" best="9.105" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="4.345" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="0.909" best="9.091" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="4.190" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="0.932" best="9.068" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="3.737" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="1.047" best="8.953" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.093" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="1.055" best="8.945" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="4.288" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="1.102" best="8.898" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.327" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="1.104" best="8.896" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.306" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="1.217" best="8.783" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="3.322" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="1.296" best="8.704" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.969" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="1.471" best="8.529" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="4.184" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="1.660" best="8.340" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="3.368" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="1.844" best="8.156" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="4.560" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="1.891" best="8.109" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.239" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /         0.166666667 HIGH 50%</twConstName><twConstData type="SETUP" slack="2.063" best="47.619" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.013" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="2.187" best="7.813" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.982" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_PLL_250_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_250_INST_clkout1&quot; TS_CLOCK / 2.5         HIGH 50%</twConstName><twConstData type="MINPERIOD" slack="2.270" best="1.730" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.373" best="7.627" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.830" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.415" best="7.585" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.296" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.515" best="7.485" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.552" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="2.552" best="7.448" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.419" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.579" best="7.421" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.149" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.717" best="7.283" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.606" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.791" best="7.209" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.845" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.878" best="7.122" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.788" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.964" best="7.036" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.584" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.974" best="7.026" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.431" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.987" best="7.013" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.394" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.024" best="6.976" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.783" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.044" best="6.956" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.589" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.064" best="6.936" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.662" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%</twConstName><twConstData type="MINLOWPULSE" slack="6.666" best="3.334" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.086" best="6.914" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.583" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.091" best="6.909" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.342" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.092" best="6.908" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.398" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.106" best="6.894" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.381" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.114" best="6.886" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.474" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.136" best="6.864" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.760" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.154" best="6.846" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.203" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.158" best="6.842" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.380" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.188" best="6.812" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.599" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.225" best="6.775" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.521" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.232" best="6.768" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.259" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.236" best="6.764" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.447" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.282" best="6.718" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.016" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.316" best="6.684" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.295" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.317" best="6.683" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.514" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.331" best="6.669" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.581" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.337" best="6.663" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.174" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.375" best="6.625" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.475" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.384" best="6.616" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.483" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.435" best="6.565" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.059" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.468" best="6.532" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.840" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.470" best="6.530" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.754" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.483" best="6.517" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.654" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.491" best="6.509" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.509" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.498" best="6.502" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.804" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.530" best="6.470" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.999" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.545" best="6.455" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.725" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.548" best="6.452" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.578" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.562" best="6.438" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.542" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.575" best="6.425" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.801" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.580" best="6.420" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.383" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.590" best="6.410" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.571" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.623" best="6.377" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.217" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.675" best="6.325" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.887" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.684" best="6.316" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.390" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.685" best="6.315" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.439" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.700" best="6.300" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.224" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.716" best="6.284" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.456" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.742" best="6.258" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.505" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.764" best="6.236" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.324" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.802" best="6.198" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.388" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.809" best="6.191" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.423" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.814" best="6.186" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.372" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.814" best="6.186" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.080" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.826" best="6.174" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.556" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.840" best="6.160" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.530" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.842" best="6.158" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.377" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.848" best="6.152" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.534" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.852" best="6.148" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.129" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.869" best="6.131" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.167" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.881" best="6.119" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.380" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.893" best="6.107" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.551" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.898" best="6.102" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.515" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.944" best="6.056" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.389" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.947" best="6.053" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.605" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.956" best="6.044" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.404" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.966" best="6.034" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.223" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.973" best="6.027" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.900" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.001" best="5.999" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.496" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.009" best="5.991" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.144" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.011" best="5.989" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.198" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.040" best="5.960" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.638" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.042" best="5.958" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.530" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.059" best="5.941" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.986" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.065" best="5.935" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.125" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.071" best="5.929" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.161" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.072" best="5.928" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.071" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.100" best="5.900" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.091" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.116" best="5.884" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.682" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.137" best="5.863" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.383" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.139" best="5.861" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.657" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.161" best="5.839" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.293" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.163" best="5.837" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.432" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.164" best="5.836" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.306" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.203" best="5.797" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.482" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.216" best="5.784" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.286" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.221" best="5.779" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.214" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.235" best="5.765" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.308" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.255" best="5.745" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.166" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.264" best="5.736" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.440" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.318" best="5.682" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.302" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.338" best="5.662" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.147" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.371" best="5.629" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.952" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.410" best="5.590" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.247" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.420" best="5.580" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.335" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.437" best="5.563" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.086" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.437" best="5.563" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.274" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.522" best="5.478" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.957" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.646" best="5.354" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.299" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.726" best="5.274" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.120" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot;         TS_PLL_250_INST_clkout0 DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.791" best="5.209" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.134" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK HIGH 50%</twConstName></twConstSummary></twConstSummaryTable><twUnmetConstCnt anchorID="3">0</twUnmetConstCnt><twInfo anchorID="4">INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the constraint is not analyzed due to the following: No paths covered by this constraint; Other constraints intersect with this constraint; or This constraint was disabled by a Path Tracing Control. Please run the Timespec Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.</twInfo></twSumRpt></twBody></twReport>
