
---------- Begin Simulation Statistics ----------
final_tick                               202895124000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178628                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858700                       # Number of bytes of host memory used
host_op_rate                                   186161                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   559.82                       # Real time elapsed on the host
host_tick_rate                              362426564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     104217524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.202895                       # Number of seconds simulated
sim_ticks                                202895124000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.552931                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                14577036                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             14642498                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            799024                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          19626225                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             106647                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          107403                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              756                       # Number of indirect misses.
system.cpu.branchPred.lookups                21818635                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  560217                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        17842                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     104217524                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.057902                       # CPI: cycles per instruction
system.cpu.discardedOps                       1454267                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           59504535                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          10850584                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11875056                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions              12633                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       189448841                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.246433                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        405790248                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 934      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                77777462     74.63%     74.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                 316058      0.30%     74.93% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   31070      0.03%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    15      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     5      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   41      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.96% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1896      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   3756      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   3728      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  2850      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.98% # Class of committed instruction
system.cpu.op_class_0::MemRead               12406465     11.90%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13673234     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                104217524                       # Class of committed instruction
system.cpu.tickCycles                       216341407                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8276595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16585958                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9442128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          663                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18885536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            663                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275448                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1147                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38740                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38740                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18925                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251698                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533319232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533319232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309363                       # Request fanout histogram
system.membus.reqLayer0.occupancy         53091070500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          308130000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1127204                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16617865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1084224                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64498                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64498                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1084480                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42724                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8251706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8251706                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3253184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25075760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28328944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    138797056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540776896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              679573952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277256                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529628672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17720664                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006121                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17720000    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    664      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17720664                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18869409000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4286690990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1626720499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1082689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                51348                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1134037                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1082689                       # number of overall hits
system.l2.overall_hits::.cpu.data               51348                       # number of overall hits
system.l2.overall_hits::total                 1134037                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              55874                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57665                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1791                       # number of overall misses
system.l2.overall_misses::.cpu.data             55874                       # number of overall misses
system.l2.overall_misses::total                 57665                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151062000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4669672000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4820734000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151062000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4669672000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4820734000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1084480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           107222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1191702                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1084480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          107222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1191702                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.521106                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.048389                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.521106                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.048389                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84345.058626                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83575.043849                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83598.959508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84345.058626                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83575.043849                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83598.959508                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275448                       # number of writebacks
system.l2.writebacks::total                   8275448                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         55874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57665                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        55874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57665                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4110932000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4244084000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133152000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4110932000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4244084000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.521106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.521106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.048389                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74345.058626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73575.043849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73598.959508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74345.058626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73575.043849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73598.959508                       # average overall mshr miss latency
system.l2.replacements                        8277256                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8342417                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8342417                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8342417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8342417                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1084224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1084224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1084224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1084224                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             25758                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25758                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3122284000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3122284000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.600639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80595.869902                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80595.869902                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2734884000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2734884000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.600639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.600639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70595.869902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70595.869902                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1082689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1082689                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151062000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151062000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1084480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1084480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84345.058626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84345.058626                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133152000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74345.058626                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74345.058626                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1547388000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1547388000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        42724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.401039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.401039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90310.960663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90310.960663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1376048000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1376048000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.401039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.401039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80310.960663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80310.960663                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 8                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251698                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8251706                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251698                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 157039719500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 157039719500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19031.200548                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19031.200548                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32631.416296                       # Cycle average of tags in use
system.l2.tags.total_refs                    10633835                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310032                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.279638                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   22075.935718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       239.997989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10315.482589                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.673704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.314804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995832                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30197                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 159394312                       # Number of tag accesses
system.l2.tags.data_accesses                159394312                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         114624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3575936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3690560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       114624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529628672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529628672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           55874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275448                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275448                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            564942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          17624554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18189496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       564942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           564942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2610356827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2610356827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2610356827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           564942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         17624554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2628546322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     55874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002161258500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       286613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       286613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5139337                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8157987                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57665                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275448                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57665                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275448                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517182                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    794421500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1875640250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13776.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32526.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36184                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7724184                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57665                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275448                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   56058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 284036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 337781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 509976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 523370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 469503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 695797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 545444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 570121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 399300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 614254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 371505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 449175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 411809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 527198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 361635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 363818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 319682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  28488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  24945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  23241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  19330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  17829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  14001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  14970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       572726                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    931.192256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   814.478324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.940581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36113      6.31%      6.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6545      1.14%      7.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5397      0.94%      8.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6053      1.06%      9.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5427      0.95%     10.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5103      0.89%     11.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2523      0.44%     11.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6800      1.19%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       498765     87.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       572726                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       286613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.201188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.424932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        286612    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        286613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       286613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      28.873181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     28.075980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.644462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          2560      0.89%      0.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           924      0.32%      1.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            55      0.02%      1.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23         84019     29.31%     30.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25          4056      1.42%     31.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27         48804     17.03%     48.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29          9632      3.36%     52.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31           893      0.31%     52.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33        119550     41.71%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35           447      0.16%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37           202      0.07%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39          2271      0.79%     95.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41          1251      0.44%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43           954      0.33%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45           926      0.32%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47           898      0.31%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49           772      0.27%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51           342      0.12%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53           184      0.06%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55           369      0.13%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57          2112      0.74%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59           585      0.20%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61          1729      0.60%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63           258      0.09%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65           155      0.05%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67           995      0.35%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             4      0.00%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71           781      0.27%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73           711      0.25%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77           166      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        286613                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3690560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529627456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3690560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529628672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        18.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2610.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     18.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2610.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   20.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  202875327000                       # Total gap between requests
system.mem_ctrls.avgGap                      24345.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       114624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3575936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529627456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 564942.112655206001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 17624553.658568944782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2610350833.270887374878                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        55874                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275448                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59636000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1816004250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5187467944750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33297.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32501.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    626850.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2042882520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1085817810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207124260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599279460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16016289120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      50119980300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35705428800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       126776802270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.839078                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91443939750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6775080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 104676104250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2046381120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1087677360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204603840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598459920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16016289120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      50326243350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35531733600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       126811388310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.009541                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  90993329750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6775080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 105126714250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     46740053                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         46740053                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     46740053                       # number of overall hits
system.cpu.icache.overall_hits::total        46740053                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1084481                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1084481                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1084481                       # number of overall misses
system.cpu.icache.overall_misses::total       1084481                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14230977500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14230977500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14230977500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14230977500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     47824534                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     47824534                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     47824534                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     47824534                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022676                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022676                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022676                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022676                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13122.385270                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13122.385270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13122.385270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13122.385270                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1084224                       # number of writebacks
system.cpu.icache.writebacks::total           1084224                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1084481                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1084481                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1084481                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1084481                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13146497500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13146497500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13146497500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13146497500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022676                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022676                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022676                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022676                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12122.386192                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12122.386192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12122.386192                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12122.386192                       # average overall mshr miss latency
system.cpu.icache.replacements                1084224                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     46740053                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        46740053                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1084481                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1084481                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14230977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14230977500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     47824534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     47824534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022676                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022676                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13122.385270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13122.385270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1084481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1084481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13146497500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13146497500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022676                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022676                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12122.386192                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12122.386192                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.525611                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            47824533                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1084480                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             44.099046                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.525611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          96733548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         96733548                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17768582                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17768582                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17768599                       # number of overall hits
system.cpu.dcache.overall_hits::total        17768599                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8414742                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8414742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8414745                       # number of overall misses
system.cpu.dcache.overall_misses::total       8414745                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 269499044500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 269499044500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 269499044500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 269499044500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     26183324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26183324                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     26183344                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26183344                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.321378                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.321378                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.321378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.321378                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32027.012177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32027.012177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32027.000759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32027.000759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8342417                       # number of writebacks
system.cpu.dcache.writebacks::total           8342417                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55818                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55818                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8358924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8358924                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8358927                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8358927                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 258007878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 258007878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 258008140500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 258008140500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.319246                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.319246                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.319246                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.319246                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30866.159149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30866.159149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30866.179415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30866.179415                       # average overall mshr miss latency
system.cpu.dcache.replacements                8357904                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     12500397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12500397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        42799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         42799                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1926041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1926041000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     12543196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12543196                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003412                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45002.009393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45002.009393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           79                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42720                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42720                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1881139500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1881139500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003406                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44034.164326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44034.164326                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      5268178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5268178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       120237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       120237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6684464500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6684464500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5388415                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022314                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55594.072540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55594.072540                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55739                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55739                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        64498                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        64498                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3489906000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3489906000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011970                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54108.747558                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54108.747558                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.150000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 260888539000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 260888539000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31616.315341                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31616.315341                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 252636833000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 252636833000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30616.315341                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30616.315341                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          298                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003356                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.508023                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26128122                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8358928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.125774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            269500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.508023                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999520                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          661                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          60726808                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         60726808                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202895124000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
