# SPI-Master-Slave-Communication-on-FPGA

ğŸ“Œ Project Overview

This project implements a Serial Peripheral Interface (SPI) communication system using Verilog HDL on FPGA. The design includes custom SPI Master and SPI Slave modules, enabling synchronous full-duplex serial data transfer.

User inputs are provided through onboard switches, while received data and status signals are displayed using LEDs.

âš™ï¸ Features

âœ… SPI Master and Slave implementation

âœ… Full-duplex serial communication

âœ… Clock (SCLK) and Chip Select (CS) generation

âœ… Switch-based data input

âœ… LED-based data and status indication

âœ… FPGA hardware verification

ğŸ§  Working Principle

User sets an 8-bit data value using switches.

Pressing the Start key initiates SPI communication.

The SPI Master generates the serial clock (SCLK) and chip select (CS).

Data is transmitted via MOSI and received via MISO.

The SPI Slave captures incoming data and responds simultaneously.

Received data is displayed on green LEDs.

Status LED indicates completion of SPI transfer.

ğŸ§© Module Description
1ï¸âƒ£ Top Module

SPI

Integrates SPI master and slave

Handles user inputs and outputs

2ï¸âƒ£ SPI Master Module

SPI_prot

Generates SCLK and CS

Handles MOSI data transmission

Receives MISO data

Provides transfer completion signal

3ï¸âƒ£ SPI Slave Module

SPI_slave

Receives SCLK, CS, and MOSI

Transmits MISO data

Outputs received data

ğŸ”Œ SPI Signals Used
Signal	Description
MOSI	Master Out Slave In
MISO	Master In Slave Out
SCLK	Serial Clock
CS	Chip Select
ğŸ§ª Testing & Verification

Implemented on FPGA hardware

Verified correct SPI data transfer

Observed received data on LEDs

Confirmed control and timing signals

ğŸ› ï¸ Tools & Technologies

Verilog HDL

Quartus Prime

ModelSim

FPGA Development Board (DE2 / Cyclone)

ğŸ“‚ File Structure
â”œâ”€â”€ SPI.v          // Top module
â”œâ”€â”€ SPI_prot.v     // SPI Master
â”œâ”€â”€ SPI_slave.v    // SPI Slave
â”œâ”€â”€ README.md

ğŸš€ Applications

SPI protocol learning

FPGA serial communication design

RTL and digital design practice

Embedded system interfacing

ğŸ¥ Demo Video

A short demonstration video showing SPI masterâ€“slave communication, data transfer using switches, and LED-based verification is available here: https://drive.google.com/file/d/1t5pLAa6_FtoTeqKkRi3c3aIJ1Nj9S31W/view?usp=sharing

âœï¸ Author

Manthan Sabalpara
Electronics & Communication Engineering
FPGA | Verilog | Digital Design

ğŸ“œ License

This project is open-source and intended for educational use.
