<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>BFDOT (vector) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">BFDOT (vector)</h2><p>BFloat16 dot product to single-precision (vector)</p>
      <p class="aml">This instruction delimits the source vectors into
pairs of BFloat16 elements.</p>
      <p class="aml">If FEAT_EBF16 is not implemented or FPCR.EBF is 0,
this instruction:</p>
      <ul>
        <li>
          Performs an unfused sum-of-products of each pair of adjacent
  BFloat16 elements in the source vectors. The intermediate
  single-precision products are rounded before they are summed,
  and the intermediate sum is rounded before accumulation into
  the single-precision destination element that overlaps with
  the corresponding pair of BFloat16 elements in the source
  vectors.
        </li>
        <li>
          Uses the non-IEEE 754 Round-to-Odd rounding mode, which forces bit 0
  of an inexact result to 1, and rounds an overflow to an
  appropriately signed Infinity.
        </li>
        <li>
          Flushes denormalized inputs and results to zero, as if
  FPCR.{FZ, FIZ} is {1, 1}.
        </li>
        <li>
          Honors FPCR.AH when generating a default NaN result,
  otherwise disables alternative floating point behaviors, as if
  FPCR.AH is 0.
        </li>
      </ul>
      <p class="aml">If FEAT_EBF16 is implemented and FPCR.EBF is 1,
then this instruction:</p>
      <ul>
        <li>
          Performs a fused sum-of-products of each pair of adjacent
  BFloat16 elements in the source vectors. The intermediate
  single-precision products are not rounded before they are summed,
  but the intermediate sum is rounded before accumulation into
  the single-precision destination element that overlaps with the
  corresponding pair of BFloat16 elements in the source vectors.
        </li>
        <li>
          Follows all other floating-point behaviors that apply to
  single-precision arithmetic, as governed by FPCR.RMode,
  FPCR.FZ, FPCR.AH, and
  FPCR.FIZ.
        </li>
      </ul>
      <p class="aml">Irrespective of FEAT_EBF16 and FPCR.EBF, this instruction:</p>
      <ul>
        <li>
          Does not modify the cumulative FPSR
  exception bits (IDC, IXC, UFC, OFC, DZC, and IOC).
        </li>
        <li>
          Disables trapped floating-point exceptions, as if the
  FPCR trap enable bits
  (IDE, IXE, UFE, OFE, DZE, and IOE) are all zero.
        </li>
        <li>
          Generates only the default NaN, as if FPCR.DN
  is 1.
        </li>
      </ul>
      <p class="aml">ID_AA64ISAR1_EL1.BF16 indicates whether this instruction is supported.</p>
    
    <h3 class="classheading"><a id="iclass_advanced_simd"/>Advanced SIMD<span style="font-size:smaller;"><br/>(FEAT_BF16)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td colspan="5" class="lr">Rm</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td/><td/><td class="droppedname">U</td><td/><td colspan="3"/><td/><td colspan="2" class="droppedname">size</td><td/><td colspan="5"/><td/><td colspan="4" class="droppedname">opcode</td><td/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="BFDOT_asimdsame2_D"/><p class="asm-code">BFDOT  <a href="#Vd" title="Is the name of the SIMD&amp;FP destination register, encoded in the &quot;Rd&quot; field.">&lt;Vd&gt;</a>.<a href="#Ta_option__6" title="Is an arrangement specifier, ">&lt;Ta&gt;</a>, <a href="#Vn__2" title="Is the name of the first SIMD&amp;FP source register, encoded in the &quot;Rn&quot; field.">&lt;Vn&gt;</a>.<a href="#Tb_option__8" title="Is an arrangement specifier, ">&lt;Tb&gt;</a>, <a href="#Vm" title="Is the name of the second SIMD&amp;FP source register, encoded in the &quot;Rm&quot; field.">&lt;Vm&gt;</a>.<a href="#Tb_option__8" title="Is an arrangement specifier, ">&lt;Tb&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_BF16) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let d : integer{} = UInt(Rd);
let n : integer{} = UInt(Rn);
let m : integer{} = UInt(Rm);
let datasize : integer{} = 64 &lt;&lt; UInt(Q);
let elements : integer = datasize DIV 32;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd&gt;</td><td><a id="Vd"/>
        
          <p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ta&gt;</td><td><a id="Ta_option__6"/>
        <p>Is an arrangement specifier, 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;Ta&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">2S</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">4S</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn&gt;</td><td><a id="Vn__2"/>
        
          <p class="aml">Is the name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Tb&gt;</td><td><a id="Tb_option__8"/>
        <p>Is an arrangement specifier, 
          encoded in
          <q>Q</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;Tb&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">4H</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">8H</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vm&gt;</td><td><a id="Vm"/>
        
          <p class="aml">Is the name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">AArch64_CheckFPAdvSIMDEnabled();
let operand1 : bits(datasize) = V{}(n);
let operand2 : bits(datasize) = V{}(m);
let operand3 : bits(datasize) = V{}(d);
var result : bits(datasize);

for e = 0 to elements-1 do
    let elt1_a : bits(16) = operand1[(2 * e + 0)*:16];
    let elt1_b : bits(16) = operand1[(2 * e + 1)*:16];
    let elt2_a : bits(16) = operand2[(2 * e + 0)*:16];
    let elt2_b : bits(16) = operand2[(2 * e + 1)*:16];

    let sum : bits(32) = operand3[e*:32];
    result[e*:32] = <a href="shared_pseudocode.html#func_BFDotAdd_6" title="">BFDotAdd</a>(sum, elt1_a, elt1_b, elt2_a, elt2_b, FPCR());
end;

V{datasize}(d) = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
