// Seed: 1328006640
module module_0;
  reg id_1;
  always @(1 or 1 or 1 or 1 or 1 or 1'd0 or 1 or id_1 or id_1 or posedge id_1 + 1) id_1 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  module_0();
endmodule
module module_2;
  tri0 id_1;
  wire id_3;
  id_4(
      1'h0, $display(1), id_1
  ); module_0();
endmodule
