// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module OverrideableQueue_1(
  input         clock,
  input         reset,
  input         io_in_valid,
  input  [4:0]  io_in_bits_pht_index,
  input  [12:0] io_in_bits_pht_tag,
  input  [15:0] io_in_bits_region_bits,
  input  [15:0] io_in_bits_region_bit_single,
  input  [3:0]  io_in_bits_region_offset,
  input  [3:0]  io_in_bits_access_cnt,
  input         io_in_bits_decr_mode,
  input         io_in_bits_single_update,
  input         io_in_bits_has_been_signal_updated,
  input         io_out_ready,
  output        io_out_valid,
  output [4:0]  io_out_bits_pht_index,
  output [12:0] io_out_bits_pht_tag,
  output [15:0] io_out_bits_region_bits,
  output [15:0] io_out_bits_region_bit_single,
  output [3:0]  io_out_bits_region_offset,
  output [3:0]  io_out_bits_access_cnt,
  output        io_out_bits_decr_mode,
  output        io_out_bits_single_update,
  output        io_out_bits_has_been_signal_updated
);

  reg  [4:0]  entries_0_pht_index;
  reg  [12:0] entries_0_pht_tag;
  reg  [15:0] entries_0_region_bits;
  reg  [15:0] entries_0_region_bit_single;
  reg  [3:0]  entries_0_region_offset;
  reg  [3:0]  entries_0_access_cnt;
  reg         entries_0_decr_mode;
  reg         entries_0_single_update;
  reg         entries_0_has_been_signal_updated;
  reg  [4:0]  entries_1_pht_index;
  reg  [12:0] entries_1_pht_tag;
  reg  [15:0] entries_1_region_bits;
  reg  [15:0] entries_1_region_bit_single;
  reg  [3:0]  entries_1_region_offset;
  reg  [3:0]  entries_1_access_cnt;
  reg         entries_1_decr_mode;
  reg         entries_1_single_update;
  reg         entries_1_has_been_signal_updated;
  reg  [4:0]  entries_2_pht_index;
  reg  [12:0] entries_2_pht_tag;
  reg  [15:0] entries_2_region_bits;
  reg  [15:0] entries_2_region_bit_single;
  reg  [3:0]  entries_2_region_offset;
  reg  [3:0]  entries_2_access_cnt;
  reg         entries_2_decr_mode;
  reg         entries_2_single_update;
  reg         entries_2_has_been_signal_updated;
  reg  [4:0]  entries_3_pht_index;
  reg  [12:0] entries_3_pht_tag;
  reg  [15:0] entries_3_region_bits;
  reg  [15:0] entries_3_region_bit_single;
  reg  [3:0]  entries_3_region_offset;
  reg  [3:0]  entries_3_access_cnt;
  reg         entries_3_decr_mode;
  reg         entries_3_single_update;
  reg         entries_3_has_been_signal_updated;
  reg         valids_0;
  reg         valids_1;
  reg         valids_2;
  reg         valids_3;
  reg  [1:0]  rd_ptr;
  reg  [1:0]  wr_ptr;
  wire        r_mask_0 = rd_ptr == 2'h0;
  wire        r_mask_1 = rd_ptr == 2'h1;
  wire        r_mask_2 = rd_ptr == 2'h2;
  wire        _GEN = io_in_valid & wr_ptr == 2'h0;
  wire        _GEN_0 = io_in_valid & wr_ptr == 2'h1;
  wire        _GEN_1 = io_in_valid & wr_ptr == 2'h2;
  wire        _GEN_2 = io_in_valid & (&wr_ptr);
  wire        _io_out_valid_T_6 =
    r_mask_0 & valids_0 | r_mask_1 & valids_1 | r_mask_2 & valids_2 | (&rd_ptr)
    & valids_3;
  always @(posedge clock) begin
    if (_GEN) begin
      entries_0_pht_index <= io_in_bits_pht_index;
      entries_0_pht_tag <= io_in_bits_pht_tag;
      entries_0_region_bits <= io_in_bits_region_bits;
      entries_0_region_bit_single <= io_in_bits_region_bit_single;
      entries_0_region_offset <= io_in_bits_region_offset;
      entries_0_access_cnt <= io_in_bits_access_cnt;
      entries_0_decr_mode <= io_in_bits_decr_mode;
      entries_0_single_update <= io_in_bits_single_update;
      entries_0_has_been_signal_updated <= io_in_bits_has_been_signal_updated;
    end
    if (_GEN_0) begin
      entries_1_pht_index <= io_in_bits_pht_index;
      entries_1_pht_tag <= io_in_bits_pht_tag;
      entries_1_region_bits <= io_in_bits_region_bits;
      entries_1_region_bit_single <= io_in_bits_region_bit_single;
      entries_1_region_offset <= io_in_bits_region_offset;
      entries_1_access_cnt <= io_in_bits_access_cnt;
      entries_1_decr_mode <= io_in_bits_decr_mode;
      entries_1_single_update <= io_in_bits_single_update;
      entries_1_has_been_signal_updated <= io_in_bits_has_been_signal_updated;
    end
    if (_GEN_1) begin
      entries_2_pht_index <= io_in_bits_pht_index;
      entries_2_pht_tag <= io_in_bits_pht_tag;
      entries_2_region_bits <= io_in_bits_region_bits;
      entries_2_region_bit_single <= io_in_bits_region_bit_single;
      entries_2_region_offset <= io_in_bits_region_offset;
      entries_2_access_cnt <= io_in_bits_access_cnt;
      entries_2_decr_mode <= io_in_bits_decr_mode;
      entries_2_single_update <= io_in_bits_single_update;
      entries_2_has_been_signal_updated <= io_in_bits_has_been_signal_updated;
    end
    if (_GEN_2) begin
      entries_3_pht_index <= io_in_bits_pht_index;
      entries_3_pht_tag <= io_in_bits_pht_tag;
      entries_3_region_bits <= io_in_bits_region_bits;
      entries_3_region_bit_single <= io_in_bits_region_bit_single;
      entries_3_region_offset <= io_in_bits_region_offset;
      entries_3_access_cnt <= io_in_bits_access_cnt;
      entries_3_decr_mode <= io_in_bits_decr_mode;
      entries_3_single_update <= io_in_bits_single_update;
      entries_3_has_been_signal_updated <= io_in_bits_has_been_signal_updated;
    end
  end // always @(posedge)
  wire        _GEN_3 = io_out_ready & _io_out_valid_T_6;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      valids_0 <= 1'h0;
      valids_1 <= 1'h0;
      valids_2 <= 1'h0;
      valids_3 <= 1'h0;
      rd_ptr <= 2'h0;
      wr_ptr <= 2'h0;
    end
    else begin
      valids_0 <= _GEN | ~(r_mask_0 & _GEN_3) & valids_0;
      valids_1 <= _GEN_0 | ~(r_mask_1 & _GEN_3) & valids_1;
      valids_2 <= _GEN_1 | ~(r_mask_2 & _GEN_3) & valids_2;
      valids_3 <= _GEN_2 | ~((&rd_ptr) & _GEN_3) & valids_3;
      if (_GEN_3)
        rd_ptr <= 2'(rd_ptr + 2'h1);
      if (io_in_valid)
        wr_ptr <= 2'(wr_ptr + 2'h1);
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_pht_index = _RANDOM[4'h0][4:0];
        entries_0_pht_tag = _RANDOM[4'h0][17:5];
        entries_0_region_bits = {_RANDOM[4'h0][31:18], _RANDOM[4'h1][1:0]};
        entries_0_region_bit_single = _RANDOM[4'h1][17:2];
        entries_0_region_offset = {_RANDOM[4'h1][31:29], _RANDOM[4'h2][0]};
        entries_0_access_cnt = _RANDOM[4'h2][4:1];
        entries_0_decr_mode = _RANDOM[4'h2][5];
        entries_0_single_update = _RANDOM[4'h2][6];
        entries_0_has_been_signal_updated = _RANDOM[4'h2][7];
        entries_1_pht_index = _RANDOM[4'h2][12:8];
        entries_1_pht_tag = _RANDOM[4'h2][25:13];
        entries_1_region_bits = {_RANDOM[4'h2][31:26], _RANDOM[4'h3][9:0]};
        entries_1_region_bit_single = _RANDOM[4'h3][25:10];
        entries_1_region_offset = _RANDOM[4'h4][8:5];
        entries_1_access_cnt = _RANDOM[4'h4][12:9];
        entries_1_decr_mode = _RANDOM[4'h4][13];
        entries_1_single_update = _RANDOM[4'h4][14];
        entries_1_has_been_signal_updated = _RANDOM[4'h4][15];
        entries_2_pht_index = _RANDOM[4'h4][20:16];
        entries_2_pht_tag = {_RANDOM[4'h4][31:21], _RANDOM[4'h5][1:0]};
        entries_2_region_bits = _RANDOM[4'h5][17:2];
        entries_2_region_bit_single = {_RANDOM[4'h5][31:18], _RANDOM[4'h6][1:0]};
        entries_2_region_offset = _RANDOM[4'h6][16:13];
        entries_2_access_cnt = _RANDOM[4'h6][20:17];
        entries_2_decr_mode = _RANDOM[4'h6][21];
        entries_2_single_update = _RANDOM[4'h6][22];
        entries_2_has_been_signal_updated = _RANDOM[4'h6][23];
        entries_3_pht_index = _RANDOM[4'h6][28:24];
        entries_3_pht_tag = {_RANDOM[4'h6][31:29], _RANDOM[4'h7][9:0]};
        entries_3_region_bits = _RANDOM[4'h7][25:10];
        entries_3_region_bit_single = {_RANDOM[4'h7][31:26], _RANDOM[4'h8][9:0]};
        entries_3_region_offset = _RANDOM[4'h8][24:21];
        entries_3_access_cnt = _RANDOM[4'h8][28:25];
        entries_3_decr_mode = _RANDOM[4'h8][29];
        entries_3_single_update = _RANDOM[4'h8][30];
        entries_3_has_been_signal_updated = _RANDOM[4'h8][31];
        valids_0 = _RANDOM[4'h9][0];
        valids_1 = _RANDOM[4'h9][1];
        valids_2 = _RANDOM[4'h9][2];
        valids_3 = _RANDOM[4'h9][3];
        rd_ptr = _RANDOM[4'h9][5:4];
        wr_ptr = _RANDOM[4'h9][7:6];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        valids_0 = 1'h0;
        valids_1 = 1'h0;
        valids_2 = 1'h0;
        valids_3 = 1'h0;
        rd_ptr = 2'h0;
        wr_ptr = 2'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = _io_out_valid_T_6;
  assign io_out_bits_pht_index =
    (r_mask_0 ? entries_0_pht_index : 5'h0) | (r_mask_1 ? entries_1_pht_index : 5'h0)
    | (r_mask_2 ? entries_2_pht_index : 5'h0) | ((&rd_ptr) ? entries_3_pht_index : 5'h0);
  assign io_out_bits_pht_tag =
    (r_mask_0 ? entries_0_pht_tag : 13'h0) | (r_mask_1 ? entries_1_pht_tag : 13'h0)
    | (r_mask_2 ? entries_2_pht_tag : 13'h0) | ((&rd_ptr) ? entries_3_pht_tag : 13'h0);
  assign io_out_bits_region_bits =
    (r_mask_0 ? entries_0_region_bits : 16'h0)
    | (r_mask_1 ? entries_1_region_bits : 16'h0)
    | (r_mask_2 ? entries_2_region_bits : 16'h0)
    | ((&rd_ptr) ? entries_3_region_bits : 16'h0);
  assign io_out_bits_region_bit_single =
    (r_mask_0 ? entries_0_region_bit_single : 16'h0)
    | (r_mask_1 ? entries_1_region_bit_single : 16'h0)
    | (r_mask_2 ? entries_2_region_bit_single : 16'h0)
    | ((&rd_ptr) ? entries_3_region_bit_single : 16'h0);
  assign io_out_bits_region_offset =
    (r_mask_0 ? entries_0_region_offset : 4'h0)
    | (r_mask_1 ? entries_1_region_offset : 4'h0)
    | (r_mask_2 ? entries_2_region_offset : 4'h0)
    | ((&rd_ptr) ? entries_3_region_offset : 4'h0);
  assign io_out_bits_access_cnt =
    (r_mask_0 ? entries_0_access_cnt : 4'h0) | (r_mask_1 ? entries_1_access_cnt : 4'h0)
    | (r_mask_2 ? entries_2_access_cnt : 4'h0)
    | ((&rd_ptr) ? entries_3_access_cnt : 4'h0);
  assign io_out_bits_decr_mode =
    r_mask_0 & entries_0_decr_mode | r_mask_1 & entries_1_decr_mode | r_mask_2
    & entries_2_decr_mode | (&rd_ptr) & entries_3_decr_mode;
  assign io_out_bits_single_update =
    r_mask_0 & entries_0_single_update | r_mask_1 & entries_1_single_update | r_mask_2
    & entries_2_single_update | (&rd_ptr) & entries_3_single_update;
  assign io_out_bits_has_been_signal_updated =
    r_mask_0 & entries_0_has_been_signal_updated | r_mask_1
    & entries_1_has_been_signal_updated | r_mask_2 & entries_2_has_been_signal_updated
    | (&rd_ptr) & entries_3_has_been_signal_updated;
endmodule

