library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity unite_de_traitement is
    port(
        clk,rst: in std_logic;
        RA:  in std_logic_vector(3 downto 0);
        RB:  in std_logic_vector(3 downto 0);
        RW:  in std_logic_vector(3 downto 0);
        WE:  in std_logic;
        OP:  in std_logic_vector(1 downto 0);
        S:   out std_logic_vector(31 downto 0);
        N: out std_logic
    );
end entity;

Architecture behav of unite_de_traitement is
    signal A_tb,B_tb : std_logic_vector(31 downto 0);
    
begin

ALUu: entity work.ALU
port map(
    A  => A_tb,
    B  => B_tb,
	OP => OP,
	S  => S,
	N  => N);

banc_de_registreU: entity work.banc_de_registre
    port map(
            clk => clk,
            rst => rst,
            w   => s,
            RA=> RA,
            RB=> RB,
            RW=> RW,
            WE=> WE,
            A=> A_tb,
            B=> B_tb
    );

end architecture;