0.7
2020.2
May 22 2024
19:03:11
C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/1011_moore/1011_moore.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/1011_moore/1011_moore.srcs/sources_1/new/moore_1011.v,1723983500,verilog,,C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/1011_moore/1011_moore.srcs/sources_1/new/moore_1011_tb.v,,moore_1011,,,,,,,,
C:/Users/Adarsh Venugopal/Desktop/SEM 5/ELECTRONIC SYSTEM LEVEL DESIGN AND VERIFICATION/1011_moore/1011_moore.srcs/sources_1/new/moore_1011_tb.v,1723989477,verilog,,,,moore_1011_tb,,,,,,,,
