{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 25 15:57:15 2018 " "Info: Processing started: Fri May 25 15:57:15 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off piezo -c piezo " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off piezo -c piezo" {  } {  } 0}
{ "Warning" "WQSYN_FAMILY_EXCALIBUR_NOT_RECOMMENDED" "" "Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices" {  } {  } 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "COM piezo.v(106) " "Warning: Verilog HDL net warning at piezo.v(106): created undeclared net \"COM\"" {  } { { "piezo.v" "" { Text "D:/piezo/piezo.v" 106 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piezo.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file piezo.v" { { "Info" "ISGN_ENTITY_NAME" "1 piezo " "Info: Found entity 1: piezo" {  } { { "piezo.v" "" { Text "D:/piezo/piezo.v" 1 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 piezo_tone " "Info: Found entity 2: piezo_tone" {  } { { "piezo.v" "" { Text "D:/piezo/piezo.v" 24 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "3 keypad_scan " "Info: Found entity 3: keypad_scan" {  } { { "piezo.v" "" { Text "D:/piezo/piezo.v" 90 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 piezo.v(106) " "Warning: Verilog HDL assignment warning at piezo.v(106): truncated value with size 8 to match size of target (1)" {  } { { "piezo.v" "" { Text "D:/piezo/piezo.v" 106 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 piezo.v(113) " "Warning: Verilog HDL assignment warning at piezo.v(113): truncated value with size 15 to match size of target (14)" {  } { { "piezo.v" "" { Text "D:/piezo/piezo.v" 113 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 piezo.v(54) " "Warning: Verilog HDL assignment warning at piezo.v(54): truncated value with size 9 to match size of target (8)" {  } { { "piezo.v" "" { Text "D:/piezo/piezo.v" 54 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 piezo.v(83) " "Warning: Verilog HDL assignment warning at piezo.v(83): truncated value with size 11 to match size of target (10)" {  } { { "piezo.v" "" { Text "D:/piezo/piezo.v" 83 0 0 } }  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "piezo_tone:U0_piezo_tone\|cnt\[0\]~20 10 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: \"piezo_tone:U0_piezo_tone\|cnt\[0\]~20\"" {  } { { "piezo.v" "cnt\[0\]~20" { Text "D:/piezo/piezo.v" 74 -1 0 } }  } 0} { "Info" "IOPT_LPM_COUNTER_INFERRED" "keypad_scan:U0_keypad\|counts\[0\]~28 14 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=14) from the following logic: \"keypad_scan:U0_keypad\|counts\[0\]~28\"" {  } { { "piezo.v" "counts\[0\]~28" { Text "D:/piezo/piezo.v" 111 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_counter " "Info: Found entity 1: alt_synch_counter" {  } { { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf" 457 1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "piezo.v" "" { Text "D:/piezo/piezo.v" 111 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "108 " "Info: Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "98 " "Info: Implemented 98 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri May 25 15:57:16 2018 " "Info: Processing ended: Fri May 25 15:57:16 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
