Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 25 01:45:23 2021
| Host         : Stevensayhello-PC running 64-bit major release  (build 9200)
| Command      : report_utilization -file ddr4_0_utilization_synth.rpt -pb ddr4_0_utilization_synth.pb
| Design       : ddr4_0
| Device       : xcku040ffva1156-2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 15217 |     0 |    242400 |  6.28 |
|   LUT as Logic             | 13793 |     0 |    242400 |  5.69 |
|   LUT as Memory            |  1424 |     0 |    112800 |  1.26 |
|     LUT as Distributed RAM |   816 |     0 |           |       |
|     LUT as Shift Register  |   608 |     0 |           |       |
| CLB Registers              | 18590 |     0 |    484800 |  3.83 |
|   Register as Flip Flop    | 18589 |     0 |    484800 |  3.83 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    484800 | <0.01 |
| CARRY8                     |    56 |     0 |     30300 |  0.18 |
| F7 Muxes                   |   374 |     0 |    121200 |  0.31 |
| F8 Muxes                   |     0 |     0 |     60600 |  0.00 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 475   |          Yes |         Set |            - |
| 18112 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 25.5 |     0 |       600 |  4.25 |
|   RAMB36/FIFO*    |   25 |     0 |       600 |  4.17 |
|     RAMB36E2 only |   25 |       |           |       |
|   RAMB18          |    1 |     0 |      1200 |  0.08 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      1920 |  0.16 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |  115 |     0 |       520 | 22.12 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |       480 |  1.88 |
|   BUFGCE             |    9 |     0 |       240 |  3.75 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    3 |     0 |        20 | 15.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 18112 |            Register |
| LUT3             |  5186 |                 CLB |
| LUT6             |  5059 |                 CLB |
| LUT4             |  2971 |                 CLB |
| LUT5             |  2859 |                 CLB |
| LUT2             |  1436 |                 CLB |
| RAMD32           |  1224 |                 CLB |
| SRLC32E          |   519 |                 CLB |
| FDSE             |   475 |            Register |
| RAMS32           |   408 |                 CLB |
| LUT1             |   404 |                 CLB |
| MUXF7            |   374 |                 CLB |
| RXTX_BITSLICE    |   105 |                 I/O |
| SRL16E           |    89 |                 CLB |
| IBUFCTRL         |    80 |              Others |
| OBUFT_DCIEN      |    72 |                 I/O |
| INBUF            |    72 |                 I/O |
| CARRY8           |    56 |                 CLB |
| OBUF             |    27 |                 I/O |
| RAMB36E2         |    25 |           Block Ram |
| TX_BITSLICE_TRI  |    20 |                 I/O |
| BITSLICE_CONTROL |    20 |                 I/O |
| OBUFT            |    16 |                 I/O |
| RIU_OR           |    10 |                 I/O |
| INV              |     9 |                 CLB |
| BUFGCE           |     9 |               Clock |
| HPIO_VREF        |     8 |                 I/O |
| DIFFINBUF        |     8 |                 I/O |
| PLLE3_ADV        |     3 |               Clock |
| DSP48E2          |     3 |          Arithmetic |
| FDPE             |     2 |            Register |
| RAMB18E2         |     1 |           Block Ram |
| MMCME3_ADV       |     1 |               Clock |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


