# vsim — a Verilog-2005 simulator in Swift

Implement a Verilog simulator as the `vsim` CLI. It takes one or more `.v` source files of a self-contained, self-driving Verilog-2005 design, runs it to completion, prints the design's output to stdout (diagnostics to stderr), and exits 0.

## Layout

- `Sources/vsim/` — your Swift sources (standard library + Foundation only; leave `Package.swift` as provided). Build offline with `swift build -c release` → `.build/release/vsim`.
- `ivtest/` — example designs.
  - `ivtest/ivltests/`, `ivtest/vlh/` — the design `.v` files.
  - `ivtest/manifest.tsv` — one row per example: `name<TAB>sources<TAB>reference`, where `reference` is the path (under `ivtest/`) of the expected output for that design.
  - `ivtest/goldens/` — those reference outputs.
- `scripts/` — `run_tests.py` (the example runner), `check.py` (single-design line diff), and `vcompare.py` (the comparator: it ignores trailing whitespace and tool-diagnostic lines, then compares for equality).

## Running

```
./build_and_test.sh                 # build, then report how many examples match their reference
./build_and_test.sh <name-filter>   # only examples whose name contains <name-filter>
python3 scripts/run_tests.py --help # --vsim / --filter / --jobs / --timeout / --quiet
python3 scripts/check.py .build/release/vsim-out ivtest/goldens/<name>.gold  # inspect one diff
```

`run_tests.py` runs your simulator on each example and prints `X/N designs match the reference`, comparing output with `scripts/vcompare.py`.
