// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/27/2023 19:41:49"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica2 (
	PClock,
	ResetIn,
	bus,
	Reg0,
	Reg1,
	Reg2,
	Reg3,
	Reg4,
	Reg5,
	Reg6,
	PC,
	Addr,
	ir,
	counter,
	aluOp);
input 	PClock;
input 	ResetIn;
output 	[15:0] bus;
output 	[15:0] Reg0;
output 	[15:0] Reg1;
output 	[15:0] Reg2;
output 	[15:0] Reg3;
output 	[15:0] Reg4;
output 	[15:0] Reg5;
output 	[15:0] Reg6;
output 	[15:0] PC;
output 	[15:0] Addr;
output 	[9:0] ir;
output 	[2:0] counter;
output 	[2:0] aluOp;

// Design Ports Information
// bus[0]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[1]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[2]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[3]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[4]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[6]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[7]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[8]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[9]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[10]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[11]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[12]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[13]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[14]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bus[15]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[1]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[4]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[5]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[6]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[7]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[8]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[9]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[10]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[11]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[12]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[13]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[14]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg0[15]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[0]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[1]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[2]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[3]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[4]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[7]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[8]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[9]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[10]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[11]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[12]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[13]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[14]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg1[15]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[0]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[1]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[2]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[6]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[7]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[8]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[9]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[10]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[11]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[12]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[13]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[14]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg2[15]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[0]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[1]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[2]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[3]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[4]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[5]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[7]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[8]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[9]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[10]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[11]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[12]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[13]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[14]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg3[15]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[0]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[1]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[4]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[5]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[6]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[7]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[9]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[10]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[11]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[12]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[13]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[14]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg4[15]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[0]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[1]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[2]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[4]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[5]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[6]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[7]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[8]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[9]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[11]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[12]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[13]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[14]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg5[15]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[1]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[2]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[4]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[5]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[6]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[7]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[8]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[9]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[10]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[11]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[12]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[13]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[14]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Reg6[15]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[0]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[3]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[4]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[6]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[7]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[8]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[9]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[10]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[12]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[13]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[14]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[15]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[1]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[2]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[3]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[4]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[5]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[6]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[7]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[8]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[9]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[10]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[11]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[12]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[13]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[14]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[15]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[0]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[1]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[2]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[3]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[4]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[5]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[6]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[7]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[8]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ir[9]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[0]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[1]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[2]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOp[0]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOp[1]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluOp[2]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PClock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ResetIn	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica2_v_fast.sdo");
// synopsys translate_on

wire \processador|R7|Add0~0_combout ;
wire \processador|R7|Add0~20_combout ;
wire \processador|alu|Add0~6_combout ;
wire \processador|alu|Add0~11_combout ;
wire \processador|alu|Add0~21_combout ;
wire \processador|alu|Add0~39_combout ;
wire \processador|alu|Add0~46 ;
wire \processador|alu|Add0~48_combout ;
wire \processador|CU|Equal3~1_combout ;
wire \processador|CU|Mux19~0_combout ;
wire \processador|CU|Equal0~3_combout ;
wire \processador|CU|Mux17~3_combout ;
wire \processador|CU|Mux21~1_combout ;
wire \processador|CU|Mux24~4_combout ;
wire \processador|Equal7~0_combout ;
wire \processador|Equal3~0_combout ;
wire \processador|Selector1~1_combout ;
wire \processador|Selector0~2_combout ;
wire \processador|Selector2~1_combout ;
wire \processador|Selector2~3_combout ;
wire \processador|Selector3~1_combout ;
wire \processador|Selector4~2_combout ;
wire \processador|Selector5~2_combout ;
wire \processador|Selector5~3_combout ;
wire \processador|Selector6~0_combout ;
wire \processador|Selector6~4_combout ;
wire \processador|Selector7~1_combout ;
wire \processador|Selector8~2_combout ;
wire \processador|Selector9~0_combout ;
wire \processador|Selector10~1_combout ;
wire \processador|Selector11~3_combout ;
wire \processador|Selector11~4_combout ;
wire \processador|Selector11~5_combout ;
wire \processador|Selector12~3_combout ;
wire \processador|Selector12~4_combout ;
wire \processador|Selector12~5_combout ;
wire \processador|Selector13~1_combout ;
wire \processador|Selector14~0_combout ;
wire \processador|Selector15~0_combout ;
wire \processador|reg_W|R_output~regout ;
wire \processador|alu|Mux1~2_combout ;
wire \processador|alu|Mux1~4_combout ;
wire \processador|alu|Add0~0_combout ;
wire \processador|alu|Add0~1_combout ;
wire \processador|alu|Mux1~5_combout ;
wire \processador|alu|Mux1~6_combout ;
wire \processador|alu|ShiftRight0~26_combout ;
wire \processador|alu|Add0~10_combout ;
wire \processador|alu|ALU_output~1_combout ;
wire \processador|alu|Mux5~2_combout ;
wire \processador|alu|Mux6~2_combout ;
wire \processador|alu|ShiftLeft0~24_combout ;
wire \processador|alu|Mux6~3_combout ;
wire \processador|alu|Add0~20_combout ;
wire \processador|alu|Mux6~4_combout ;
wire \processador|alu|Mux6~5_combout ;
wire \processador|alu|ShiftLeft0~26_combout ;
wire \processador|alu|ShiftLeft0~28_combout ;
wire \processador|alu|ShiftLeft0~29_combout ;
wire \processador|alu|ShiftRight0~39_combout ;
wire \processador|alu|ALU_output~2_combout ;
wire \processador|alu|Add0~26_combout ;
wire \processador|alu|Add0~32_combout ;
wire \processador|alu|ALU_output~5_combout ;
wire \processador|alu|ShiftLeft0~39_combout ;
wire \processador|alu|Mux12~4_combout ;
wire \processador|alu|Mux12~5_combout ;
wire \processador|alu|ALU_output~6_combout ;
wire \processador|alu|Mux12~6_combout ;
wire \processador|alu|Mux12~7_combout ;
wire \processador|alu|Mux12~combout ;
wire \processador|alu|ShiftLeft0~40_combout ;
wire \processador|alu|ALU_output~7_combout ;
wire \processador|alu|ALU_output~8_combout ;
wire \processador|alu|ALU_output~9_combout ;
wire \processador|alu|Mux15~0_combout ;
wire \processador|alu|Mux15~1_combout ;
wire \processador|alu|Add0~47_combout ;
wire \processador|alu|Mux15~2_combout ;
wire \processador|alu|Mux15~3_combout ;
wire \processador|alu|Mux15~4_combout ;
wire \processador|CU|Equal3~4_combout ;
wire \processador|CU|Mux27~0_combout ;
wire \processador|CU|Mux2~0_combout ;
wire \processador|CU|Mux3~0_combout ;
wire \processador|alu|Mux6~6_combout ;
wire \processador|alu|Mux14~10_combout ;
wire \processador|reg_addr|pc_value[3]~1_combout ;
wire \PClock~combout ;
wire \PClock~clkctrl_outclk ;
wire \processador|CU|Mux7~2_combout ;
wire \processador|CU|Mux6~0_combout ;
wire \processador|C|Counter~0_combout ;
wire \processador|reg_addr|Add0~1 ;
wire \processador|reg_addr|Add0~2_combout ;
wire \processador|reg_addr|pc_value[1]~0_combout ;
wire \processador|reg_addr|Add0~3 ;
wire \processador|reg_addr|Add0~4_combout ;
wire \processador|reg_addr|Add0~5 ;
wire \processador|reg_addr|Add0~6_combout ;
wire \processador|R3|R_output[3]~feeder_combout ;
wire \processador|reg_addr|Add0~7 ;
wire \processador|reg_addr|Add0~8_combout ;
wire \processador|C|Counter~2_combout ;
wire \processador|CU|always0~15_combout ;
wire \processador|CU|always0~14_combout ;
wire \processador|R7|Add0~9 ;
wire \processador|R7|Add0~10_combout ;
wire \processador|R7|PC_output~9_combout ;
wire \processador|R7|PC_output[1]~5_combout ;
wire \processador|R7|Add0~11 ;
wire \processador|R7|Add0~12_combout ;
wire \processador|R7|PC_output~10_combout ;
wire \processador|CU|Equal3~3_combout ;
wire \processador|CU|Gout~0_combout ;
wire \processador|CU|Mux0~22_combout ;
wire \processador|CU|Mux2~1_combout ;
wire \processador|CU|Mux2~1clkctrl_outclk ;
wire \processador|CU|Mux0~24_combout ;
wire \processador|CU|Mux0~26_combout ;
wire \processador|CU|Mux0~23_combout ;
wire \processador|CU|Mux26~3_combout ;
wire \processador|CU|Mux26~6_combout ;
wire \processador|alu|Mux16~0_combout ;
wire \processador|alu|Mux16~0clkctrl_outclk ;
wire \processador|R7|PC_output~14_combout ;
wire \processador|R7|Add0~13 ;
wire \processador|R7|Add0~14_combout ;
wire \processador|R7|PC_output~11_combout ;
wire \processador|R7|Add0~15 ;
wire \processador|R7|Add0~16_combout ;
wire \processador|R7|PC_output~12_combout ;
wire \processador|R7|Add0~17 ;
wire \processador|R7|Add0~19 ;
wire \processador|R7|Add0~21 ;
wire \processador|R7|Add0~22_combout ;
wire \processador|R7|PC_output~15_combout ;
wire \processador|R7|Add0~23 ;
wire \processador|R7|Add0~25 ;
wire \processador|R7|Add0~26_combout ;
wire \processador|R7|PC_output~17_combout ;
wire \processador|R7|Add0~27 ;
wire \processador|R7|Add0~28_combout ;
wire \processador|R7|PC_output~18_combout ;
wire \processador|R7|Add0~29 ;
wire \processador|R7|Add0~30_combout ;
wire \processador|R7|PC_output~19_combout ;
wire \processador|CU|Equal3~0_combout ;
wire \processador|CU|Mux24~0_combout ;
wire \processador|CU|WideOr0~0_combout ;
wire \processador|CU|Gin~4_combout ;
wire \processador|Equal2~1_combout ;
wire \processador|CU|Mux19~2_combout ;
wire \processador|CU|Mux19~3_combout ;
wire \processador|X|Decoder0~4_combout ;
wire \processador|CU|Mux22~0_combout ;
wire \processador|CU|Mux22~1_combout ;
wire \processador|CU|Mux22~2_combout ;
wire \processador|Equal2~2_combout ;
wire \processador|WideNor0~0_combout ;
wire \processador|Equal6~0_combout ;
wire \processador|X|Decoder0~3_combout ;
wire \processador|CU|Mux20~0_combout ;
wire \processador|CU|Mux20~1_combout ;
wire \processador|Equal6~1_combout ;
wire \processador|Equal5~0_combout ;
wire \processador|Equal5~1_combout ;
wire \processador|Selector7~2_combout ;
wire \processador|R1|R_output[7]~feeder_combout ;
wire \processador|CU|Equal3~2_combout ;
wire \processador|CU|Mux14~0_combout ;
wire \processador|CU|Mux14~1_combout ;
wire \processador|CU|Mux14~2_combout ;
wire \processador|CU|Mux23~0_combout ;
wire \processador|CU|Mux23~1_combout ;
wire \processador|Equal7~1_combout ;
wire \processador|CU|Mux18~0_combout ;
wire \processador|CU|Mux18~1_combout ;
wire \processador|Equal2~0_combout ;
wire \processador|Equal4~2_combout ;
wire \processador|Equal7~2_combout ;
wire \processador|Equal3~1_combout ;
wire \processador|Selector7~0_combout ;
wire \processador|CU|DINout~0_combout ;
wire \processador|CU|Gout~1_combout ;
wire \processador|Selector7~4_combout ;
wire \processador|X|Decoder0~0_combout ;
wire \processador|CU|Mux15~2_combout ;
wire \processador|CU|Mux13~0_combout ;
wire \processador|Selector7~3_combout ;
wire \processador|Selector7~5_combout ;
wire \processador|Selector7~6_combout ;
wire \processador|Selector13~0_combout ;
wire \processador|R4|R_output[13]~feeder_combout ;
wire \processador|CU|Mux11~0_combout ;
wire \processador|Selector13~2_combout ;
wire \processador|R0|R_output[13]~feeder_combout ;
wire \processador|alu|Mux12~8_combout ;
wire \processador|alu|Mux3~3_combout ;
wire \processador|CU|Ain~4_combout ;
wire \processador|alu|ShiftLeft0~27_combout ;
wire \processador|Selector9~1_combout ;
wire \processador|Selector9~2_combout ;
wire \processador|Selector9~4_combout ;
wire \processador|Equal4~3_combout ;
wire \processador|Selector9~3_combout ;
wire \processador|Selector9~5_combout ;
wire \processador|Selector9~6_combout ;
wire \processador|alu|ShiftLeft0~33_combout ;
wire \processador|alu|ShiftLeft0~34_combout ;
wire \processador|alu|Mux3~2_combout ;
wire \processador|alu|Mux13~0_combout ;
wire \processador|A_reg|R_output[0]~feeder_combout ;
wire \processador|alu|ShiftLeft0~8_combout ;
wire \processador|A_reg|R_output[3]~feeder_combout ;
wire \processador|A_reg|R_output[2]~feeder_combout ;
wire \processador|alu|ShiftLeft0~15_combout ;
wire \processador|A_reg|R_output[4]~feeder_combout ;
wire \processador|alu|ShiftLeft0~19_combout ;
wire \processador|alu|ShiftLeft0~20_combout ;
wire \processador|alu|ShiftLeft0~21_combout ;
wire \processador|alu|Mux13~1_combout ;
wire \processador|alu|Mux3~0_combout ;
wire \processador|alu|Add0~41_combout ;
wire \processador|Selector12~2_combout ;
wire \processador|R6|R_output[12]~feeder_combout ;
wire \processador|Selector12~1_combout ;
wire \processador|R5|R_output[12]~feeder_combout ;
wire \processador|Selector12~0_combout ;
wire \processador|Selector12~6_combout ;
wire \processador|alu|Add0~38_combout ;
wire \processador|Selector11~1_combout ;
wire \processador|R4|R_output[11]~feeder_combout ;
wire \processador|Selector11~2_combout ;
wire \processador|Selector11~0_combout ;
wire \processador|Selector11~6_combout ;
wire \processador|alu|Add0~35_combout ;
wire \processador|Selector10~2_combout ;
wire \processador|alu|Add0~29_combout ;
wire \processador|alu|Add0~23_combout ;
wire \processador|alu|Add0~17_combout ;
wire \processador|alu|Add0~8_combout ;
wire \processador|alu|Add0~9_combout ;
wire \processador|A_reg|R_output[1]~feeder_combout ;
wire \processador|alu|Add0~3_cout ;
wire \processador|alu|Add0~5 ;
wire \processador|alu|Add0~7 ;
wire \processador|alu|Add0~12 ;
wire \processador|alu|Add0~14 ;
wire \processador|alu|Add0~16 ;
wire \processador|alu|Add0~19 ;
wire \processador|alu|Add0~22 ;
wire \processador|alu|Add0~25 ;
wire \processador|alu|Add0~28 ;
wire \processador|alu|Add0~31 ;
wire \processador|alu|Add0~33_combout ;
wire \processador|alu|ShiftLeft0~22_combout ;
wire \processador|alu|ShiftLeft0~12_combout ;
wire \processador|alu|ShiftLeft0~23_combout ;
wire \processador|alu|Mux1~3_combout ;
wire \processador|alu|ALU_output~4_combout ;
wire \processador|alu|Mux8~0_combout ;
wire \processador|alu|ShiftLeft0~17_combout ;
wire \processador|alu|Mux14~2_combout ;
wire \processador|alu|ShiftLeft0~18_combout ;
wire \processador|alu|Mux10~0_combout ;
wire \processador|alu|Mux10~1_combout ;
wire \processador|alu|Mux10~2_combout ;
wire \processador|alu|Mux10~3_combout ;
wire \processador|CU|Gin~5_combout ;
wire \processador|reg_dout|R_output[11]~feeder_combout ;
wire \processador|reg_dout|R_output[13]~feeder_combout ;
wire \processador|Selector14~2_combout ;
wire \processador|alu|ShiftLeft0~9_combout ;
wire \processador|alu|ShiftRight0~42_combout ;
wire \processador|alu|Mux14~3_combout ;
wire \processador|alu|ShiftLeft0~25_combout ;
wire \processador|alu|Add0~44_combout ;
wire \processador|alu|Add0~43 ;
wire \processador|alu|Add0~45_combout ;
wire \processador|alu|Mux14~4_combout ;
wire \processador|alu|ShiftLeft0~35_combout ;
wire \processador|alu|ShiftLeft0~30_combout ;
wire \processador|alu|ShiftLeft0~36_combout ;
wire \processador|alu|Mux14~5_combout ;
wire \processador|alu|Mux14~6_combout ;
wire \processador|alu|Mux14~7_combout ;
wire \processador|alu|Mux14~8_combout ;
wire \processador|alu|Mux14~9_combout ;
wire \processador|Selector14~4_combout ;
wire \processador|Selector14~3_combout ;
wire \processador|Selector14~5_combout ;
wire \processador|R6|R_output[14]~feeder_combout ;
wire \processador|Selector14~1_combout ;
wire \processador|Selector14~6_combout ;
wire \processador|Selector10~4_combout ;
wire \processador|Selector10~3_combout ;
wire \processador|Selector10~5_combout ;
wire \processador|Selector10~0_combout ;
wire \processador|Selector10~6_combout ;
wire \processador|A_reg|R_output[10]~feeder_combout ;
wire \processador|alu|Add0~34 ;
wire \processador|alu|Add0~37 ;
wire \processador|alu|Add0~40 ;
wire \processador|alu|Add0~42_combout ;
wire \processador|alu|ShiftLeft0~5_combout ;
wire \processador|alu|Mux4~5_combout ;
wire \processador|alu|ShiftRight0~6_combout ;
wire \processador|alu|ShiftRight0~41_combout ;
wire \processador|alu|Mux13~2_combout ;
wire \processador|alu|Mux13~3_combout ;
wire \processador|alu|Mux13~combout ;
wire \processador|Selector13~4_combout ;
wire \processador|Selector13~3_combout ;
wire \processador|Selector13~5_combout ;
wire \processador|Selector13~6_combout ;
wire \processador|alu|ShiftLeft0~6_combout ;
wire \processador|alu|ShiftLeft0~4_combout ;
wire \processador|alu|ShiftLeft0~7_combout ;
wire \processador|alu|Mux11~0_combout ;
wire \processador|A_reg|R_output[12]~feeder_combout ;
wire \processador|alu|ShiftRight0~25_combout ;
wire \processador|alu|ShiftRight0~24_combout ;
wire \processador|alu|ShiftRight0~36_combout ;
wire \processador|alu|ShiftRight0~19_combout ;
wire \processador|alu|ShiftRight0~18_combout ;
wire \processador|alu|ShiftRight0~20_combout ;
wire \processador|alu|ShiftRight0~37_combout ;
wire \processador|alu|Add0~27_combout ;
wire \processador|alu|ShiftLeft0~11_combout ;
wire \processador|alu|ShiftLeft0~13_combout ;
wire \processador|alu|Mux8~1_combout ;
wire \processador|alu|ShiftLeft0~32_combout ;
wire \processador|alu|Mux8~2_combout ;
wire \processador|alu|ShiftLeft0~31_combout ;
wire \processador|alu|Mux8~3_combout ;
wire \processador|alu|Mux8~4_combout ;
wire \processador|alu|Mux8~5_combout ;
wire \processador|Selector8~4_combout ;
wire \processador|Selector8~3_combout ;
wire \processador|Selector8~5_combout ;
wire \processador|R5|R_output[8]~feeder_combout ;
wire \processador|Selector8~0_combout ;
wire \processador|R6|R_output[8]~feeder_combout ;
wire \processador|Selector8~1_combout ;
wire \processador|Selector8~6_combout ;
wire \processador|CU|Mux24~1_combout ;
wire \processador|CU|Mux24~2_combout ;
wire \processador|CU|Mux24~3_combout ;
wire \processador|Equal9~0_combout ;
wire \processador|Selector15~1_combout ;
wire \processador|Selector15~4_combout ;
wire \processador|Selector15~3_combout ;
wire \processador|Selector15~5_combout ;
wire \processador|R3|R_output[15]~feeder_combout ;
wire \processador|Selector15~2_combout ;
wire \processador|Selector15~6_combout ;
wire \processador|alu|ShiftRight0~28_combout ;
wire \processador|alu|ShiftRight0~7_combout ;
wire \processador|alu|ShiftRight0~29_combout ;
wire \processador|alu|ShiftRight0~30_combout ;
wire \processador|alu|ShiftRight0~31_combout ;
wire \processador|alu|Add0~36_combout ;
wire \processador|alu|ShiftLeft0~37_combout ;
wire \processador|alu|ShiftLeft0~38_combout ;
wire \processador|alu|ShiftLeft0~16_combout ;
wire \processador|alu|Mux11~1_combout ;
wire \processador|alu|Mux11~2_combout ;
wire \processador|alu|Mux11~3_combout ;
wire \processador|alu|Mux11~4_combout ;
wire \processador|alu|ShiftRight0~9_combout ;
wire \processador|alu|ShiftRight0~40_combout ;
wire \processador|alu|Add0~30_combout ;
wire \processador|alu|ALU_output~3_combout ;
wire \processador|alu|ShiftLeft0~41_combout ;
wire \processador|alu|Mux9~0_combout ;
wire \processador|alu|Mux9~1_combout ;
wire \processador|alu|Mux9~2_combout ;
wire \processador|alu|Mux9~3_combout ;
wire \processador|CU|Equal0~2_combout ;
wire \processador|alu|Mux4~2_combout ;
wire \processador|alu|Mux3~1_combout ;
wire \processador|alu|ShiftRight0~34_combout ;
wire \processador|alu|ShiftRight0~35_combout ;
wire \processador|alu|ShiftRight0~21_combout ;
wire \processador|alu|ShiftRight0~32_combout ;
wire \processador|alu|ShiftRight0~33_combout ;
wire \processador|alu|Mux2~0_combout ;
wire \processador|alu|Mux2~1_combout ;
wire \processador|alu|Mux2~2_combout ;
wire \processador|alu|Mux2~3_combout ;
wire \processador|alu|Mux2~combout ;
wire \processador|alu|ALU_output~0_combout ;
wire \processador|alu|Add0~13_combout ;
wire \processador|alu|ShiftRight0~14_combout ;
wire \processador|alu|ShiftRight0~8_combout ;
wire \processador|alu|ShiftRight0~27_combout ;
wire \processador|alu|ShiftRight0~12_combout ;
wire \processador|alu|ShiftRight0~15_combout ;
wire \processador|alu|Mux3~4_combout ;
wire \processador|alu|Mux3~5_combout ;
wire \processador|alu|Mux3~6_combout ;
wire \processador|alu|Mux3~7_combout ;
wire \processador|alu|Mux3~combout ;
wire \processador|alu|Mux4~3_combout ;
wire \processador|alu|ShiftLeft0~10_combout ;
wire \processador|alu|ShiftLeft0~14_combout ;
wire \processador|alu|Mux4~4_combout ;
wire \processador|alu|ShiftRight0~22_combout ;
wire \processador|alu|ShiftRight0~23_combout ;
wire \processador|alu|Mux4~6_combout ;
wire \processador|alu|Mux4~7_combout ;
wire \processador|alu|Add0~15_combout ;
wire \processador|alu|Mux4~8_combout ;
wire \processador|alu|Mux4~9_combout ;
wire \processador|alu|Mux4~10_combout ;
wire \processador|CU|Equal0~0_combout ;
wire \processador|alu|Mux0~7_combout ;
wire \processador|alu|Add0~4_combout ;
wire \processador|alu|Mux0~6_combout ;
wire \processador|alu|Mux0~1_combout ;
wire \processador|alu|Mux0~2_combout ;
wire \processador|alu|Mux0~3_combout ;
wire \processador|alu|Mux0~4_combout ;
wire \processador|alu|LessThan0~1_cout ;
wire \processador|alu|LessThan0~3_cout ;
wire \processador|alu|LessThan0~5_cout ;
wire \processador|alu|LessThan0~7_cout ;
wire \processador|alu|LessThan0~9_cout ;
wire \processador|alu|LessThan0~11_cout ;
wire \processador|alu|LessThan0~13_cout ;
wire \processador|alu|LessThan0~15_cout ;
wire \processador|alu|LessThan0~17_cout ;
wire \processador|alu|LessThan0~19_cout ;
wire \processador|alu|LessThan0~21_cout ;
wire \processador|alu|LessThan0~23_cout ;
wire \processador|alu|LessThan0~25_cout ;
wire \processador|alu|LessThan0~27_cout ;
wire \processador|alu|LessThan0~29_cout ;
wire \processador|alu|LessThan0~30_combout ;
wire \processador|alu|Mux0~0_combout ;
wire \processador|alu|Mux0~5_combout ;
wire \processador|alu|Mux0~8_combout ;
wire \processador|G_reg|R_output[0]~1_combout ;
wire \processador|alu|Mux7~2_combout ;
wire \processador|alu|Mux7~3_combout ;
wire \processador|alu|Add0~24_combout ;
wire \processador|alu|Mux7~4_combout ;
wire \processador|alu|Mux7~5_combout ;
wire \processador|alu|Mux7~6_combout ;
wire \processador|CU|Equal0~1_combout ;
wire \processador|CU|Equal0~4_combout ;
wire \processador|CU|Mux19~1_combout ;
wire \processador|X|Decoder0~1_combout ;
wire \processador|CU|Mux17~0_combout ;
wire \processador|CU|Mux17~1_combout ;
wire \processador|CU|Mux17~2_combout ;
wire \processador|CU|Mux17~4_combout ;
wire \processador|Equal2~3_combout ;
wire \processador|alu|Mux5~3_combout ;
wire \processador|alu|ShiftRight0~16_combout ;
wire \processador|alu|ShiftRight0~38_combout ;
wire \processador|alu|Add0~18_combout ;
wire \processador|alu|Mux5~4_combout ;
wire \processador|alu|Mux5~5_combout ;
wire \processador|alu|Mux5~6_combout ;
wire \processador|Selector5~4_combout ;
wire \processador|Selector5~5_combout ;
wire \processador|R6|R_output[5]~feeder_combout ;
wire \processador|Selector5~1_combout ;
wire \processador|R1|R_output[5]~feeder_combout ;
wire \processador|Selector5~0_combout ;
wire \processador|Selector5~6_combout ;
wire \processador|X|Decoder0~2_combout ;
wire \processador|CU|Mux9~0_combout ;
wire \processador|Selector6~1_combout ;
wire \processador|R4|R_output[6]~feeder_combout ;
wire \processador|Selector6~2_combout ;
wire \processador|Selector6~3_combout ;
wire \processador|Selector6~5_combout ;
wire \processador|Selector6~6_combout ;
wire \processador|CU|Decoder0~0_combout ;
wire \processador|CU|RNin~0_combout ;
wire \processador|CU|Mux15~0_combout ;
wire \processador|CU|Mux15~1_combout ;
wire \processador|R7|PC_output[1]~3_combout ;
wire \ResetIn~combout ;
wire \processador|R7|PC_output~0_combout ;
wire \processador|R7|PC_output~1_combout ;
wire \processador|R7|PC_output~2_combout ;
wire \processador|R7|Add0~1 ;
wire \processador|R7|Add0~2_combout ;
wire \processador|R7|PC_output~4_combout ;
wire \processador|R7|Add0~3 ;
wire \processador|R7|Add0~4_combout ;
wire \processador|R7|PC_output~6_combout ;
wire \processador|R7|Add0~5 ;
wire \processador|R7|Add0~6_combout ;
wire \processador|R7|PC_output~7_combout ;
wire \processador|R7|Add0~7 ;
wire \processador|R7|Add0~8_combout ;
wire \processador|R7|PC_output~8_combout ;
wire \processador|Selector4~1_combout ;
wire \processador|Selector4~4_combout ;
wire \processador|Selector4~3_combout ;
wire \processador|Selector4~5_combout ;
wire \processador|Selector4~0_combout ;
wire \processador|Selector4~6_combout ;
wire \processador|reg_addr|R_output~6_combout ;
wire \processador|reg_addr|R_output[2]~1_combout ;
wire \processador|reg_addr|R_output[2]~2_combout ;
wire \processador|CU|Mux12~0_combout ;
wire \processador|Selector3~2_combout ;
wire \processador|R0|R_output[3]~1_combout ;
wire \processador|Selector3~4_combout ;
wire \processador|Selector3~3_combout ;
wire \processador|Selector3~5_combout ;
wire \processador|Selector3~0_combout ;
wire \processador|Selector3~6_combout ;
wire \processador|reg_addr|R_output~5_combout ;
wire \processador|reg_addr|R_output[3]~_wirecell_combout ;
wire \processador|Selector2~4_combout ;
wire \processador|Selector2~5_combout ;
wire \processador|R3|R_output[2]~feeder_combout ;
wire \processador|Selector2~2_combout ;
wire \processador|Selector2~0_combout ;
wire \processador|Selector2~6_combout ;
wire \processador|reg_addr|R_output~4_combout ;
wire \processador|CU|Mux10~0_combout ;
wire \processador|Selector0~0_combout ;
wire \processador|Selector0~1_combout ;
wire \processador|alu|Mux1~8_combout ;
wire \processador|alu|ShiftRight0~10_combout ;
wire \processador|alu|ShiftRight0~11_combout ;
wire \processador|alu|ShiftRight0~13_combout ;
wire \processador|alu|ShiftRight0~17_combout ;
wire \processador|alu|Mux1~7_combout ;
wire \processador|G_reg|R_output[1]~0_combout ;
wire \processador|Selector0~4_combout ;
wire \processador|Selector0~3_combout ;
wire \processador|Selector0~5_combout ;
wire \processador|Selector0~6_combout ;
wire \processador|reg_addr|R_output~3_combout ;
wire \processador|reg_addr|R_output[1]~_wirecell_combout ;
wire \processador|CU|Done~0_combout ;
wire \processador|CU|Mux7~3_combout ;
wire \processador|CU|Mux7~5_combout ;
wire \processador|CU|Mux7~4_combout ;
wire \processador|reg_addr|Add0~0_combout ;
wire \processador|reg_addr|R_output~0_combout ;
wire \processador|CU|always0~16_combout ;
wire \processador|CU|Mux6~1_combout ;
wire \processador|CU|Mux6~2_combout ;
wire \processador|C|Counter~1_combout ;
wire \processador|CU|W_D~2_combout ;
wire \processador|CU|Mux0~5_combout ;
wire \processador|CU|Mux0~25_combout ;
wire \processador|CU|Mux21~0_combout ;
wire \processador|CU|Mux21~2_combout ;
wire \processador|CU|Mux21~3_combout ;
wire \processador|Equal8~0_combout ;
wire \processador|WideNor0~1_combout ;
wire \processador|Equal4~4_combout ;
wire \processador|WideNor0~2_combout ;
wire \processador|WideNor0~combout ;
wire \processador|WideNor0~clkctrl_outclk ;
wire \processador|Selector1~0_combout ;
wire \processador|Selector1~2_combout ;
wire \processador|Selector1~4_combout ;
wire \processador|R2|R_output[0]~0_combout ;
wire \processador|Selector1~3_combout ;
wire \processador|Selector1~5_combout ;
wire \processador|Selector1~6_combout ;
wire \processador|R0|R_output[0]~0_combout ;
wire \processador|R0|R_output[14]~feeder_combout ;
wire \processador|R0|R_output[15]~feeder_combout ;
wire \processador|R1|R_output[0]~0_combout ;
wire \processador|R1|R_output[1]~1_combout ;
wire \processador|R1|R_output[2]~feeder_combout ;
wire \processador|R1|R_output[6]~feeder_combout ;
wire \processador|R1|R_output[8]~feeder_combout ;
wire \processador|R1|R_output[9]~feeder_combout ;
wire \processador|R1|R_output[13]~feeder_combout ;
wire \processador|R1|R_output[15]~feeder_combout ;
wire \processador|R3|R_output[4]~feeder_combout ;
wire \processador|R3|R_output[5]~feeder_combout ;
wire \processador|R3|R_output[6]~feeder_combout ;
wire \processador|R3|R_output[11]~feeder_combout ;
wire \processador|R3|R_output[13]~feeder_combout ;
wire \processador|R4|R_output[2]~feeder_combout ;
wire \processador|R4|R_output[4]~feeder_combout ;
wire \processador|R4|R_output[5]~feeder_combout ;
wire \processador|R4|R_output[7]~feeder_combout ;
wire \processador|R4|R_output[10]~feeder_combout ;
wire \processador|R4|R_output[12]~feeder_combout ;
wire \processador|R4|R_output[15]~feeder_combout ;
wire \processador|R5|R_output[5]~feeder_combout ;
wire \processador|R5|R_output[6]~feeder_combout ;
wire \processador|R5|R_output[7]~feeder_combout ;
wire \processador|R5|R_output[9]~feeder_combout ;
wire \processador|R5|R_output[10]~feeder_combout ;
wire \processador|R5|R_output[14]~feeder_combout ;
wire \processador|R6|R_output[3]~feeder_combout ;
wire \processador|R6|R_output[11]~feeder_combout ;
wire \processador|R6|R_output[13]~feeder_combout ;
wire \processador|R6|R_output[15]~feeder_combout ;
wire \processador|R7|Add0~18_combout ;
wire \processador|R7|PC_output~13_combout ;
wire \processador|R7|Add0~24_combout ;
wire \processador|R7|PC_output~16_combout ;
wire \processador|reg_addr|Add0~9 ;
wire \processador|reg_addr|Add0~10_combout ;
wire \processador|reg_addr|R_output~7_combout ;
wire \processador|reg_addr|Add0~11 ;
wire \processador|reg_addr|Add0~12_combout ;
wire \processador|reg_addr|R_output~8_combout ;
wire \processador|reg_addr|Add0~13 ;
wire \processador|reg_addr|Add0~14_combout ;
wire \processador|reg_addr|R_output~9_combout ;
wire \processador|reg_addr|Add0~15 ;
wire \processador|reg_addr|Add0~16_combout ;
wire \processador|reg_addr|R_output~10_combout ;
wire \processador|reg_addr|Add0~17 ;
wire \processador|reg_addr|Add0~18_combout ;
wire \processador|reg_addr|R_output~11_combout ;
wire \processador|reg_addr|Add0~19 ;
wire \processador|reg_addr|Add0~20_combout ;
wire \processador|reg_addr|R_output~12_combout ;
wire \processador|reg_addr|Add0~21 ;
wire \processador|reg_addr|Add0~22_combout ;
wire \processador|reg_addr|R_output~13_combout ;
wire \processador|reg_addr|Add0~23 ;
wire \processador|reg_addr|Add0~24_combout ;
wire \processador|reg_addr|R_output~14_combout ;
wire \processador|reg_addr|Add0~25 ;
wire \processador|reg_addr|Add0~26_combout ;
wire \processador|reg_addr|R_output~15_combout ;
wire \processador|reg_addr|Add0~27 ;
wire \processador|reg_addr|Add0~28_combout ;
wire \processador|reg_addr|R_output~16_combout ;
wire \processador|reg_addr|Add0~29 ;
wire \processador|reg_addr|Add0~30_combout ;
wire \processador|reg_addr|R_output~17_combout ;
wire \processador|IR_reg|R_output[0]~feeder_combout ;
wire \processador|IR_reg|R_output[1]~feeder_combout ;
wire \processador|IR_reg|R_output[2]~feeder_combout ;
wire \processador|IR_reg|R_output[3]~feeder_combout ;
wire [15:0] \processador|A_reg|R_output ;
wire [2:0] \processador|C|Counter ;
wire [15:0] \mem_data|altsyncram_component|auto_generated|q_a ;
wire [15:0] \processador|R7|PC_output ;
wire [15:0] \processador|reg_addr|pc_value ;
wire [15:0] \processador|R0|R_output ;
wire [15:0] \processador|alu|ALU_output ;
wire [15:0] \processador|BusWires ;
wire [2:0] \processador|CU|ALUOp ;
wire [15:0] \processador|R2|R_output ;
wire [15:0] \processador|reg_addr|R_output ;
wire [15:0] \processador|G_reg|R_output ;
wire [9:0] \processador|IR_reg|R_output ;
wire [15:0] \processador|R1|R_output ;
wire [15:0] \processador|R3|R_output ;
wire [15:0] \processador|R4|R_output ;
wire [15:0] \processador|R5|R_output ;
wire [15:0] \processador|R6|R_output ;
wire [15:0] \processador|reg_dout|R_output ;

wire [10:0] \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \mem_data|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;

assign \mem_data|altsyncram_component|auto_generated|q_a [0] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem_data|altsyncram_component|auto_generated|q_a [6] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem_data|altsyncram_component|auto_generated|q_a [7] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem_data|altsyncram_component|auto_generated|q_a [8] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem_data|altsyncram_component|auto_generated|q_a [9] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem_data|altsyncram_component|auto_generated|q_a [10] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem_data|altsyncram_component|auto_generated|q_a [11] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem_data|altsyncram_component|auto_generated|q_a [12] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mem_data|altsyncram_component|auto_generated|q_a [13] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \mem_data|altsyncram_component|auto_generated|q_a [14] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \mem_data|altsyncram_component|auto_generated|q_a [15] = \mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];

assign \mem_data|altsyncram_component|auto_generated|q_a [1] = \mem_data|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \mem_data|altsyncram_component|auto_generated|q_a [2] = \mem_data|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \mem_data|altsyncram_component|auto_generated|q_a [3] = \mem_data|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];
assign \mem_data|altsyncram_component|auto_generated|q_a [4] = \mem_data|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [3];
assign \mem_data|altsyncram_component|auto_generated|q_a [5] = \mem_data|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [4];

// Location: M4K_X13_Y14
cycloneii_ram_block \mem_data|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\processador|reg_W|R_output~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PClock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processador|reg_dout|R_output [15],\processador|reg_dout|R_output [14],\processador|reg_dout|R_output [13],\processador|reg_dout|R_output [12],\processador|reg_dout|R_output [11],\processador|reg_dout|R_output [10],\processador|reg_dout|R_output [9],\processador|reg_dout|R_output [8],
\processador|reg_dout|R_output [7],\processador|reg_dout|R_output [6],\processador|reg_dout|R_output [0]}),
	.portaaddr({\processador|reg_addr|R_output [4],\processador|reg_addr|R_output[3]~_wirecell_combout ,\processador|reg_addr|R_output [2],\processador|reg_addr|R_output[1]~_wirecell_combout ,\processador|reg_addr|R_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(11'b00000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_data|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem_ram.mif";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_ram:mem_data|altsyncram:altsyncram_component|altsyncram_35e1:auto_generated|ALTSYNCRAM";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 11;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 11;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 352'h000000000000000000000000000000000000000000000000000000000001C000000000000000000000000801;
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneii_lcell_comb \processador|R7|Add0~0 (
// Equation(s):
// \processador|R7|Add0~0_combout  = \processador|R7|PC_output [0] $ (VCC)
// \processador|R7|Add0~1  = CARRY(\processador|R7|PC_output [0])

	.dataa(vcc),
	.datab(\processador|R7|PC_output [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|R7|Add0~0_combout ),
	.cout(\processador|R7|Add0~1 ));
// synopsys translate_off
defparam \processador|R7|Add0~0 .lut_mask = 16'h33CC;
defparam \processador|R7|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneii_lcell_comb \processador|R7|Add0~20 (
// Equation(s):
// \processador|R7|Add0~20_combout  = (\processador|R7|PC_output [10] & (\processador|R7|Add0~19  $ (GND))) # (!\processador|R7|PC_output [10] & (!\processador|R7|Add0~19  & VCC))
// \processador|R7|Add0~21  = CARRY((\processador|R7|PC_output [10] & !\processador|R7|Add0~19 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~19 ),
	.combout(\processador|R7|Add0~20_combout ),
	.cout(\processador|R7|Add0~21 ));
// synopsys translate_off
defparam \processador|R7|Add0~20 .lut_mask = 16'hC30C;
defparam \processador|R7|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneii_lcell_comb \processador|alu|Add0~6 (
// Equation(s):
// \processador|alu|Add0~6_combout  = ((\processador|alu|Add0~0_combout  $ (\processador|A_reg|R_output [1] $ (!\processador|alu|Add0~5 )))) # (GND)
// \processador|alu|Add0~7  = CARRY((\processador|alu|Add0~0_combout  & ((\processador|A_reg|R_output [1]) # (!\processador|alu|Add0~5 ))) # (!\processador|alu|Add0~0_combout  & (\processador|A_reg|R_output [1] & !\processador|alu|Add0~5 )))

	.dataa(\processador|alu|Add0~0_combout ),
	.datab(\processador|A_reg|R_output [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~5 ),
	.combout(\processador|alu|Add0~6_combout ),
	.cout(\processador|alu|Add0~7 ));
// synopsys translate_off
defparam \processador|alu|Add0~6 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneii_lcell_comb \processador|alu|Add0~11 (
// Equation(s):
// \processador|alu|Add0~11_combout  = (\processador|alu|Add0~10_combout  & ((\processador|A_reg|R_output [2] & (\processador|alu|Add0~7  & VCC)) # (!\processador|A_reg|R_output [2] & (!\processador|alu|Add0~7 )))) # (!\processador|alu|Add0~10_combout  & 
// ((\processador|A_reg|R_output [2] & (!\processador|alu|Add0~7 )) # (!\processador|A_reg|R_output [2] & ((\processador|alu|Add0~7 ) # (GND)))))
// \processador|alu|Add0~12  = CARRY((\processador|alu|Add0~10_combout  & (!\processador|A_reg|R_output [2] & !\processador|alu|Add0~7 )) # (!\processador|alu|Add0~10_combout  & ((!\processador|alu|Add0~7 ) # (!\processador|A_reg|R_output [2]))))

	.dataa(\processador|alu|Add0~10_combout ),
	.datab(\processador|A_reg|R_output [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~7 ),
	.combout(\processador|alu|Add0~11_combout ),
	.cout(\processador|alu|Add0~12 ));
// synopsys translate_off
defparam \processador|alu|Add0~11 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneii_lcell_comb \processador|alu|Add0~21 (
// Equation(s):
// \processador|alu|Add0~21_combout  = (\processador|alu|Add0~20_combout  & ((\processador|A_reg|R_output [6] & (\processador|alu|Add0~19  & VCC)) # (!\processador|A_reg|R_output [6] & (!\processador|alu|Add0~19 )))) # (!\processador|alu|Add0~20_combout  & 
// ((\processador|A_reg|R_output [6] & (!\processador|alu|Add0~19 )) # (!\processador|A_reg|R_output [6] & ((\processador|alu|Add0~19 ) # (GND)))))
// \processador|alu|Add0~22  = CARRY((\processador|alu|Add0~20_combout  & (!\processador|A_reg|R_output [6] & !\processador|alu|Add0~19 )) # (!\processador|alu|Add0~20_combout  & ((!\processador|alu|Add0~19 ) # (!\processador|A_reg|R_output [6]))))

	.dataa(\processador|alu|Add0~20_combout ),
	.datab(\processador|A_reg|R_output [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~19 ),
	.combout(\processador|alu|Add0~21_combout ),
	.cout(\processador|alu|Add0~22 ));
// synopsys translate_off
defparam \processador|alu|Add0~21 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneii_lcell_comb \processador|alu|Add0~39 (
// Equation(s):
// \processador|alu|Add0~39_combout  = (\processador|A_reg|R_output [12] & ((\processador|alu|Add0~38_combout  & (\processador|alu|Add0~37  & VCC)) # (!\processador|alu|Add0~38_combout  & (!\processador|alu|Add0~37 )))) # (!\processador|A_reg|R_output [12] & 
// ((\processador|alu|Add0~38_combout  & (!\processador|alu|Add0~37 )) # (!\processador|alu|Add0~38_combout  & ((\processador|alu|Add0~37 ) # (GND)))))
// \processador|alu|Add0~40  = CARRY((\processador|A_reg|R_output [12] & (!\processador|alu|Add0~38_combout  & !\processador|alu|Add0~37 )) # (!\processador|A_reg|R_output [12] & ((!\processador|alu|Add0~37 ) # (!\processador|alu|Add0~38_combout ))))

	.dataa(\processador|A_reg|R_output [12]),
	.datab(\processador|alu|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~37 ),
	.combout(\processador|alu|Add0~39_combout ),
	.cout(\processador|alu|Add0~40 ));
// synopsys translate_off
defparam \processador|alu|Add0~39 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneii_lcell_comb \processador|alu|Add0~45 (
// Equation(s):
// \processador|alu|Add0~45_combout  = (\processador|A_reg|R_output [14] & ((\processador|alu|Add0~44_combout  & (\processador|alu|Add0~43  & VCC)) # (!\processador|alu|Add0~44_combout  & (!\processador|alu|Add0~43 )))) # (!\processador|A_reg|R_output [14] & 
// ((\processador|alu|Add0~44_combout  & (!\processador|alu|Add0~43 )) # (!\processador|alu|Add0~44_combout  & ((\processador|alu|Add0~43 ) # (GND)))))
// \processador|alu|Add0~46  = CARRY((\processador|A_reg|R_output [14] & (!\processador|alu|Add0~44_combout  & !\processador|alu|Add0~43 )) # (!\processador|A_reg|R_output [14] & ((!\processador|alu|Add0~43 ) # (!\processador|alu|Add0~44_combout ))))

	.dataa(\processador|A_reg|R_output [14]),
	.datab(\processador|alu|Add0~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~43 ),
	.combout(\processador|alu|Add0~45_combout ),
	.cout(\processador|alu|Add0~46 ));
// synopsys translate_off
defparam \processador|alu|Add0~45 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneii_lcell_comb \processador|alu|Add0~48 (
// Equation(s):
// \processador|alu|Add0~48_combout  = \processador|A_reg|R_output [15] $ (\processador|alu|Add0~46  $ (!\processador|alu|Add0~47_combout ))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [15]),
	.datac(vcc),
	.datad(\processador|alu|Add0~47_combout ),
	.cin(\processador|alu|Add0~46 ),
	.combout(\processador|alu|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~48 .lut_mask = 16'h3CC3;
defparam \processador|alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneii_lcell_comb \processador|CU|Equal3~1 (
// Equation(s):
// \processador|CU|Equal3~1_combout  = (!\processador|IR_reg|R_output [9] & (\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [6] & \processador|IR_reg|R_output [8])))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal3~1 .lut_mask = 16'h0400;
defparam \processador|CU|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneii_lcell_comb \processador|CU|Mux19~0 (
// Equation(s):
// \processador|CU|Mux19~0_combout  = (\processador|CU|Equal3~1_combout ) # ((!\processador|CU|Equal3~2_combout  & !\processador|CU|Equal3~3_combout ))

	.dataa(vcc),
	.datab(\processador|CU|Equal3~1_combout ),
	.datac(\processador|CU|Equal3~2_combout ),
	.datad(\processador|CU|Equal3~3_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux19~0 .lut_mask = 16'hCCCF;
defparam \processador|CU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N7
cycloneii_lcell_ff \processador|G_reg|R_output[12] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [12]));

// Location: LCFF_X14_Y16_N17
cycloneii_lcell_ff \processador|G_reg|R_output[15] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [15]));

// Location: LCCOMB_X14_Y16_N4
cycloneii_lcell_comb \processador|CU|Equal0~3 (
// Equation(s):
// \processador|CU|Equal0~3_combout  = (!\processador|G_reg|R_output [12] & (!\processador|G_reg|R_output [13] & (!\processador|G_reg|R_output [15] & !\processador|G_reg|R_output [14])))

	.dataa(\processador|G_reg|R_output [12]),
	.datab(\processador|G_reg|R_output [13]),
	.datac(\processador|G_reg|R_output [15]),
	.datad(\processador|G_reg|R_output [14]),
	.cin(gnd),
	.combout(\processador|CU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~3 .lut_mask = 16'h0001;
defparam \processador|CU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneii_lcell_comb \processador|CU|Mux17~3 (
// Equation(s):
// \processador|CU|Mux17~3_combout  = (\processador|CU|WideOr0~0_combout  & ((\processador|CU|Mux17~0_combout ))) # (!\processador|CU|WideOr0~0_combout  & (\processador|X|Decoder0~1_combout ))

	.dataa(\processador|X|Decoder0~1_combout ),
	.datab(vcc),
	.datac(\processador|CU|WideOr0~0_combout ),
	.datad(\processador|CU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux17~3 .lut_mask = 16'hFA0A;
defparam \processador|CU|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneii_lcell_comb \processador|CU|Mux21~1 (
// Equation(s):
// \processador|CU|Mux21~1_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [4] & (!\mem_data|altsyncram_component|auto_generated|q_a [5] & \mem_data|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datab(vcc),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processador|CU|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~1 .lut_mask = 16'h0A00;
defparam \processador|CU|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneii_lcell_comb \processador|CU|Mux24~4 (
// Equation(s):
// \processador|CU|Mux24~4_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [1] & (\processador|C|Counter [2] $ (\processador|CU|WideOr0~0_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.datab(\processador|C|Counter [2]),
	.datac(vcc),
	.datad(\processador|CU|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux24~4 .lut_mask = 16'h1144;
defparam \processador|CU|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneii_lcell_comb \processador|Equal7~0 (
// Equation(s):
// \processador|Equal7~0_combout  = (\processador|CU|Mux19~1_combout  & \processador|CU|Mux0~25_combout )

	.dataa(vcc),
	.datab(\processador|CU|Mux19~1_combout ),
	.datac(vcc),
	.datad(\processador|CU|Mux0~25_combout ),
	.cin(gnd),
	.combout(\processador|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal7~0 .lut_mask = 16'hCC00;
defparam \processador|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cycloneii_lcell_comb \processador|Equal3~0 (
// Equation(s):
// \processador|Equal3~0_combout  = (!\processador|CU|Mux19~3_combout  & (\processador|CU|Mux23~1_combout  & ((\processador|Equal7~0_combout ) # (\processador|CU|Gin~4_combout ))))

	.dataa(\processador|Equal7~0_combout ),
	.datab(\processador|CU|Mux19~3_combout ),
	.datac(\processador|CU|Mux23~1_combout ),
	.datad(\processador|CU|Gin~4_combout ),
	.cin(gnd),
	.combout(\processador|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal3~0 .lut_mask = 16'h3020;
defparam \processador|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \processador|Selector1~1 (
// Equation(s):
// \processador|Selector1~1_combout  = (\processador|Equal8~0_combout  & ((\processador|R6|R_output [0]) # ((\processador|Equal9~0_combout  & \processador|R7|PC_output [0])))) # (!\processador|Equal8~0_combout  & (\processador|Equal9~0_combout  & 
// ((\processador|R7|PC_output [0]))))

	.dataa(\processador|Equal8~0_combout ),
	.datab(\processador|Equal9~0_combout ),
	.datac(\processador|R6|R_output [0]),
	.datad(\processador|R7|PC_output [0]),
	.cin(gnd),
	.combout(\processador|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~1 .lut_mask = 16'hECA0;
defparam \processador|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneii_lcell_comb \processador|Selector0~2 (
// Equation(s):
// \processador|Selector0~2_combout  = (\processador|R3|R_output [1] & ((\processador|Equal5~1_combout ) # ((\processador|R4|R_output [1] & \processador|Equal6~1_combout )))) # (!\processador|R3|R_output [1] & (\processador|R4|R_output [1] & 
// (\processador|Equal6~1_combout )))

	.dataa(\processador|R3|R_output [1]),
	.datab(\processador|R4|R_output [1]),
	.datac(\processador|Equal6~1_combout ),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \processador|Selector2~1 (
// Equation(s):
// \processador|Selector2~1_combout  = (\processador|Equal9~0_combout  & ((\processador|R7|PC_output [2]) # ((\processador|R6|R_output [2] & \processador|Equal8~0_combout )))) # (!\processador|Equal9~0_combout  & (((\processador|R6|R_output [2] & 
// \processador|Equal8~0_combout ))))

	.dataa(\processador|Equal9~0_combout ),
	.datab(\processador|R7|PC_output [2]),
	.datac(\processador|R6|R_output [2]),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~1 .lut_mask = 16'hF888;
defparam \processador|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \processador|Selector2~3 (
// Equation(s):
// \processador|Selector2~3_combout  = (\processador|Equal4~3_combout  & (\processador|Equal4~2_combout  & (\processador|R2|R_output [2] & \processador|Equal2~0_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|Equal4~2_combout ),
	.datac(\processador|R2|R_output [2]),
	.datad(\processador|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~3 .lut_mask = 16'h8000;
defparam \processador|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \processador|Selector3~1 (
// Equation(s):
// \processador|Selector3~1_combout  = (\processador|R6|R_output [3] & ((\processador|Equal8~0_combout ) # ((\processador|Equal9~0_combout  & !\processador|R7|PC_output [3])))) # (!\processador|R6|R_output [3] & (((\processador|Equal9~0_combout  & 
// !\processador|R7|PC_output [3]))))

	.dataa(\processador|R6|R_output [3]),
	.datab(\processador|Equal8~0_combout ),
	.datac(\processador|Equal9~0_combout ),
	.datad(\processador|R7|PC_output [3]),
	.cin(gnd),
	.combout(\processador|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~1 .lut_mask = 16'h88F8;
defparam \processador|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneii_lcell_comb \processador|Selector4~2 (
// Equation(s):
// \processador|Selector4~2_combout  = (\processador|R4|R_output [4] & ((\processador|Equal6~1_combout ) # ((\processador|R3|R_output [4] & \processador|Equal5~1_combout )))) # (!\processador|R4|R_output [4] & (\processador|R3|R_output [4] & 
// ((\processador|Equal5~1_combout ))))

	.dataa(\processador|R4|R_output [4]),
	.datab(\processador|R3|R_output [4]),
	.datac(\processador|Equal6~1_combout ),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~2 .lut_mask = 16'hECA0;
defparam \processador|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \processador|Selector5~2 (
// Equation(s):
// \processador|Selector5~2_combout  = (\processador|R3|R_output [5] & ((\processador|Equal5~1_combout ) # ((\processador|Equal6~1_combout  & \processador|R4|R_output [5])))) # (!\processador|R3|R_output [5] & (\processador|Equal6~1_combout  & 
// (\processador|R4|R_output [5])))

	.dataa(\processador|R3|R_output [5]),
	.datab(\processador|Equal6~1_combout ),
	.datac(\processador|R4|R_output [5]),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \processador|Selector5~3 (
// Equation(s):
// \processador|Selector5~3_combout  = (\processador|Equal4~3_combout  & (\processador|R2|R_output [5] & (\processador|Equal2~0_combout  & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|R2|R_output [5]),
	.datac(\processador|Equal2~0_combout ),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~3 .lut_mask = 16'h8000;
defparam \processador|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneii_lcell_comb \processador|Selector6~0 (
// Equation(s):
// \processador|Selector6~0_combout  = (\processador|R5|R_output [6] & ((\processador|Equal7~2_combout ) # ((\processador|R1|R_output [6] & \processador|Equal3~1_combout )))) # (!\processador|R5|R_output [6] & (\processador|R1|R_output [6] & 
// ((\processador|Equal3~1_combout ))))

	.dataa(\processador|R5|R_output [6]),
	.datab(\processador|R1|R_output [6]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~0 .lut_mask = 16'hECA0;
defparam \processador|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneii_lcell_comb \processador|Selector6~4 (
// Equation(s):
// \processador|Selector6~4_combout  = (\processador|G_reg|R_output [6] & ((\processador|CU|Gout~1_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [6] & \processador|CU|DINout~0_combout )))) # (!\processador|G_reg|R_output [6] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [6] & (\processador|CU|DINout~0_combout )))

	.dataa(\processador|G_reg|R_output [6]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [6]),
	.datac(\processador|CU|DINout~0_combout ),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneii_lcell_comb \processador|Selector7~1 (
// Equation(s):
// \processador|Selector7~1_combout  = (\processador|Equal9~0_combout  & ((\processador|R7|PC_output [7]) # ((\processador|R6|R_output [7] & \processador|Equal8~0_combout )))) # (!\processador|Equal9~0_combout  & (((\processador|R6|R_output [7] & 
// \processador|Equal8~0_combout ))))

	.dataa(\processador|Equal9~0_combout ),
	.datab(\processador|R7|PC_output [7]),
	.datac(\processador|R6|R_output [7]),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~1 .lut_mask = 16'hF888;
defparam \processador|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneii_lcell_comb \processador|Selector8~2 (
// Equation(s):
// \processador|Selector8~2_combout  = (\processador|R4|R_output [8] & ((\processador|Equal6~1_combout ) # ((\processador|R3|R_output [8] & \processador|Equal5~1_combout )))) # (!\processador|R4|R_output [8] & (((\processador|R3|R_output [8] & 
// \processador|Equal5~1_combout ))))

	.dataa(\processador|R4|R_output [8]),
	.datab(\processador|Equal6~1_combout ),
	.datac(\processador|R3|R_output [8]),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~2 .lut_mask = 16'hF888;
defparam \processador|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneii_lcell_comb \processador|Selector9~0 (
// Equation(s):
// \processador|Selector9~0_combout  = (\processador|R1|R_output [9] & ((\processador|Equal3~1_combout ) # ((\processador|R5|R_output [9] & \processador|Equal7~2_combout )))) # (!\processador|R1|R_output [9] & (\processador|R5|R_output [9] & 
// ((\processador|Equal7~2_combout ))))

	.dataa(\processador|R1|R_output [9]),
	.datab(\processador|R5|R_output [9]),
	.datac(\processador|Equal3~1_combout ),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~0 .lut_mask = 16'hECA0;
defparam \processador|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneii_lcell_comb \processador|Selector10~1 (
// Equation(s):
// \processador|Selector10~1_combout  = (\processador|R7|PC_output [10] & ((\processador|Equal9~0_combout ) # ((\processador|R6|R_output [10] & \processador|Equal8~0_combout )))) # (!\processador|R7|PC_output [10] & (\processador|R6|R_output [10] & 
// (\processador|Equal8~0_combout )))

	.dataa(\processador|R7|PC_output [10]),
	.datab(\processador|R6|R_output [10]),
	.datac(\processador|Equal8~0_combout ),
	.datad(\processador|Equal9~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~1 .lut_mask = 16'hEAC0;
defparam \processador|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneii_lcell_comb \processador|Selector11~3 (
// Equation(s):
// \processador|Selector11~3_combout  = (\processador|Equal2~0_combout  & (\processador|R2|R_output [11] & (\processador|Equal4~2_combout  & \processador|Equal4~3_combout )))

	.dataa(\processador|Equal2~0_combout ),
	.datab(\processador|R2|R_output [11]),
	.datac(\processador|Equal4~2_combout ),
	.datad(\processador|Equal4~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~3 .lut_mask = 16'h8000;
defparam \processador|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cycloneii_lcell_comb \processador|Selector11~4 (
// Equation(s):
// \processador|Selector11~4_combout  = (\processador|CU|Gout~1_combout  & ((\processador|G_reg|R_output [11]) # ((\mem_data|altsyncram_component|auto_generated|q_a [11] & \processador|CU|DINout~0_combout )))) # (!\processador|CU|Gout~1_combout  & 
// (\mem_data|altsyncram_component|auto_generated|q_a [11] & (\processador|CU|DINout~0_combout )))

	.dataa(\processador|CU|Gout~1_combout ),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [11]),
	.datac(\processador|CU|DINout~0_combout ),
	.datad(\processador|G_reg|R_output [11]),
	.cin(gnd),
	.combout(\processador|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneii_lcell_comb \processador|Selector11~5 (
// Equation(s):
// \processador|Selector11~5_combout  = (\processador|Selector11~4_combout ) # ((\processador|Selector11~3_combout ) # ((\processador|Equal2~3_combout  & \processador|R0|R_output [11])))

	.dataa(\processador|Selector11~4_combout ),
	.datab(\processador|Equal2~3_combout ),
	.datac(\processador|R0|R_output [11]),
	.datad(\processador|Selector11~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneii_lcell_comb \processador|Selector12~3 (
// Equation(s):
// \processador|Selector12~3_combout  = (\processador|Equal2~0_combout  & (\processador|R2|R_output [12] & (\processador|Equal4~2_combout  & \processador|Equal4~3_combout )))

	.dataa(\processador|Equal2~0_combout ),
	.datab(\processador|R2|R_output [12]),
	.datac(\processador|Equal4~2_combout ),
	.datad(\processador|Equal4~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~3 .lut_mask = 16'h8000;
defparam \processador|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneii_lcell_comb \processador|Selector12~4 (
// Equation(s):
// \processador|Selector12~4_combout  = (\processador|CU|DINout~0_combout  & ((\mem_data|altsyncram_component|auto_generated|q_a [12]) # ((\processador|G_reg|R_output [12] & \processador|CU|Gout~1_combout )))) # (!\processador|CU|DINout~0_combout  & 
// (((\processador|G_reg|R_output [12] & \processador|CU|Gout~1_combout ))))

	.dataa(\processador|CU|DINout~0_combout ),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [12]),
	.datac(\processador|G_reg|R_output [12]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~4 .lut_mask = 16'hF888;
defparam \processador|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneii_lcell_comb \processador|Selector12~5 (
// Equation(s):
// \processador|Selector12~5_combout  = (\processador|Selector12~4_combout ) # ((\processador|Selector12~3_combout ) # ((\processador|Equal2~3_combout  & \processador|R0|R_output [12])))

	.dataa(\processador|Selector12~4_combout ),
	.datab(\processador|Equal2~3_combout ),
	.datac(\processador|R0|R_output [12]),
	.datad(\processador|Selector12~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneii_lcell_comb \processador|Selector13~1 (
// Equation(s):
// \processador|Selector13~1_combout  = (\processador|R6|R_output [13] & ((\processador|Equal8~0_combout ) # ((\processador|R7|PC_output [13] & \processador|Equal9~0_combout )))) # (!\processador|R6|R_output [13] & (\processador|R7|PC_output [13] & 
// (\processador|Equal9~0_combout )))

	.dataa(\processador|R6|R_output [13]),
	.datab(\processador|R7|PC_output [13]),
	.datac(\processador|Equal9~0_combout ),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~1 .lut_mask = 16'hEAC0;
defparam \processador|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneii_lcell_comb \processador|Selector14~0 (
// Equation(s):
// \processador|Selector14~0_combout  = (\processador|R1|R_output [14] & ((\processador|Equal3~1_combout ) # ((\processador|R5|R_output [14] & \processador|Equal7~2_combout )))) # (!\processador|R1|R_output [14] & (\processador|R5|R_output [14] & 
// (\processador|Equal7~2_combout )))

	.dataa(\processador|R1|R_output [14]),
	.datab(\processador|R5|R_output [14]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~0 .lut_mask = 16'hEAC0;
defparam \processador|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneii_lcell_comb \processador|Selector15~0 (
// Equation(s):
// \processador|Selector15~0_combout  = (\processador|R5|R_output [15] & ((\processador|Equal7~2_combout ) # ((\processador|R1|R_output [15] & \processador|Equal3~1_combout )))) # (!\processador|R5|R_output [15] & (\processador|R1|R_output [15] & 
// ((\processador|Equal3~1_combout ))))

	.dataa(\processador|R5|R_output [15]),
	.datab(\processador|R1|R_output [15]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~0 .lut_mask = 16'hECA0;
defparam \processador|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N31
cycloneii_lcell_ff \processador|reg_addr|pc_value[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|pc_value[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [3]));

// Location: LCFF_X21_Y18_N11
cycloneii_lcell_ff \processador|reg_addr|pc_value[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [5]));

// Location: LCFF_X21_Y18_N13
cycloneii_lcell_ff \processador|reg_addr|pc_value[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [6]));

// Location: LCFF_X21_Y18_N17
cycloneii_lcell_ff \processador|reg_addr|pc_value[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [8]));

// Location: LCFF_X21_Y18_N21
cycloneii_lcell_ff \processador|reg_addr|pc_value[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [10]));

// Location: LCFF_X21_Y18_N25
cycloneii_lcell_ff \processador|reg_addr|pc_value[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [12]));

// Location: LCFF_X16_Y14_N9
cycloneii_lcell_ff \processador|reg_W|R_output (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|CU|W_D~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_W|R_output~regout ));

// Location: LCCOMB_X17_Y19_N2
cycloneii_lcell_comb \processador|alu|Mux1~2 (
// Equation(s):
// \processador|alu|Mux1~2_combout  = (!\processador|CU|ALUOp [0] & ((\processador|A_reg|R_output [1]) # (\processador|BusWires [1])))

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|A_reg|R_output [1]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~2 .lut_mask = 16'h3330;
defparam \processador|alu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneii_lcell_comb \processador|alu|Mux1~4 (
// Equation(s):
// \processador|alu|Mux1~4_combout  = (\processador|CU|ALUOp [1] & ((\processador|alu|Mux1~2_combout ) # ((\processador|alu|ShiftLeft0~41_combout  & \processador|alu|Mux1~3_combout ))))

	.dataa(\processador|alu|Mux1~2_combout ),
	.datab(\processador|alu|ShiftLeft0~41_combout ),
	.datac(\processador|CU|ALUOp [1]),
	.datad(\processador|alu|Mux1~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~4 .lut_mask = 16'hE0A0;
defparam \processador|alu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneii_lcell_comb \processador|alu|Add0~0 (
// Equation(s):
// \processador|alu|Add0~0_combout  = \processador|BusWires [1] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [1]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~0 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneii_lcell_comb \processador|alu|Add0~1 (
// Equation(s):
// \processador|alu|Add0~1_combout  = \processador|BusWires [0] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [0]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~1 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneii_lcell_comb \processador|alu|Mux1~5 (
// Equation(s):
// \processador|alu|Mux1~5_combout  = (!\processador|CU|ALUOp [2] & ((\processador|alu|Mux1~4_combout ) # ((!\processador|CU|ALUOp [1] & \processador|alu|Add0~6_combout ))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Mux1~4_combout ),
	.datad(\processador|alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~5 .lut_mask = 16'h5150;
defparam \processador|alu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneii_lcell_comb \processador|alu|Mux1~6 (
// Equation(s):
// \processador|alu|Mux1~6_combout  = (\processador|CU|ALUOp [1] & \processador|CU|ALUOp [0])

	.dataa(\processador|CU|ALUOp [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~6 .lut_mask = 16'hAA00;
defparam \processador|alu|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N7
cycloneii_lcell_ff \processador|A_reg|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [5]));

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \processador|alu|ShiftRight0~26 (
// Equation(s):
// \processador|alu|ShiftRight0~26_combout  = (!\processador|BusWires [2] & ((\processador|BusWires [1] & ((\processador|alu|ShiftRight0~24_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~25_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~25_combout ),
	.datad(\processador|alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~26 .lut_mask = 16'h5410;
defparam \processador|alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneii_lcell_comb \processador|alu|Add0~10 (
// Equation(s):
// \processador|alu|Add0~10_combout  = \processador|BusWires [2] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(\processador|BusWires [2]),
	.datac(vcc),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~10 .lut_mask = 16'h33CC;
defparam \processador|alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneii_lcell_comb \processador|alu|ALU_output~1 (
// Equation(s):
// \processador|alu|ALU_output~1_combout  = (\processador|BusWires [2]) # (\processador|A_reg|R_output [2])

	.dataa(\processador|BusWires [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [2]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~1 .lut_mask = 16'hFFAA;
defparam \processador|alu|ALU_output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneii_lcell_comb \processador|alu|Mux5~2 (
// Equation(s):
// \processador|alu|Mux5~2_combout  = (!\processador|CU|ALUOp [0] & ((\processador|BusWires [5]) # (\processador|A_reg|R_output [5])))

	.dataa(\processador|CU|ALUOp [0]),
	.datab(vcc),
	.datac(\processador|BusWires [5]),
	.datad(\processador|A_reg|R_output [5]),
	.cin(gnd),
	.combout(\processador|alu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~2 .lut_mask = 16'h5550;
defparam \processador|alu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneii_lcell_comb \processador|alu|Mux6~2 (
// Equation(s):
// \processador|alu|Mux6~2_combout  = (!\processador|CU|ALUOp [0] & ((\processador|A_reg|R_output [6]) # (\processador|BusWires [6])))

	.dataa(\processador|CU|ALUOp [0]),
	.datab(\processador|A_reg|R_output [6]),
	.datac(vcc),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|alu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~2 .lut_mask = 16'h5544;
defparam \processador|alu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cycloneii_lcell_comb \processador|alu|ShiftLeft0~24 (
// Equation(s):
// \processador|alu|ShiftLeft0~24_combout  = (\processador|A_reg|R_output [1] & (\processador|BusWires [0] & !\processador|BusWires [1]))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [1]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~24 .lut_mask = 16'h00C0;
defparam \processador|alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneii_lcell_comb \processador|alu|Mux6~3 (
// Equation(s):
// \processador|alu|Mux6~3_combout  = (\processador|alu|Mux4~2_combout  & ((\processador|alu|Mux6~2_combout ) # ((\processador|alu|Mux1~3_combout  & \processador|alu|ShiftLeft0~25_combout ))))

	.dataa(\processador|alu|Mux4~2_combout ),
	.datab(\processador|alu|Mux6~2_combout ),
	.datac(\processador|alu|Mux1~3_combout ),
	.datad(\processador|alu|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~3 .lut_mask = 16'hA888;
defparam \processador|alu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneii_lcell_comb \processador|alu|Add0~20 (
// Equation(s):
// \processador|alu|Add0~20_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|alu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~20 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneii_lcell_comb \processador|alu|Mux6~4 (
// Equation(s):
// \processador|alu|Mux6~4_combout  = (\processador|alu|Mux4~7_combout  & (\processador|alu|Mux4~6_combout  & ((\processador|alu|ShiftRight0~42_combout )))) # (!\processador|alu|Mux4~7_combout  & (((\processador|alu|Add0~21_combout )) # 
// (!\processador|alu|Mux4~6_combout )))

	.dataa(\processador|alu|Mux4~7_combout ),
	.datab(\processador|alu|Mux4~6_combout ),
	.datac(\processador|alu|Add0~21_combout ),
	.datad(\processador|alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~4 .lut_mask = 16'hD951;
defparam \processador|alu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneii_lcell_comb \processador|alu|Mux6~5 (
// Equation(s):
// \processador|alu|Mux6~5_combout  = (\processador|alu|Mux11~0_combout  & ((\processador|alu|Mux6~4_combout  & (\processador|alu|ShiftRight0~32_combout )) # (!\processador|alu|Mux6~4_combout  & ((\processador|alu|ShiftRight0~34_combout ))))) # 
// (!\processador|alu|Mux11~0_combout  & (((\processador|alu|Mux6~4_combout ))))

	.dataa(\processador|alu|ShiftRight0~32_combout ),
	.datab(\processador|alu|ShiftRight0~34_combout ),
	.datac(\processador|alu|Mux11~0_combout ),
	.datad(\processador|alu|Mux6~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~5 .lut_mask = 16'hAFC0;
defparam \processador|alu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneii_lcell_comb \processador|alu|ShiftLeft0~26 (
// Equation(s):
// \processador|alu|ShiftLeft0~26_combout  = (\processador|BusWires [2] & ((\processador|BusWires [1] & (\processador|alu|ShiftLeft0~8_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~15_combout )))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftLeft0~8_combout ),
	.datad(\processador|alu|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~26 .lut_mask = 16'hA280;
defparam \processador|alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneii_lcell_comb \processador|alu|ShiftLeft0~28 (
// Equation(s):
// \processador|alu|ShiftLeft0~28_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftLeft0~19_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~27_combout )))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftLeft0~19_combout ),
	.datad(\processador|alu|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~28 .lut_mask = 16'hF3C0;
defparam \processador|alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneii_lcell_comb \processador|alu|ShiftLeft0~29 (
// Equation(s):
// \processador|alu|ShiftLeft0~29_combout  = (\processador|alu|ShiftLeft0~26_combout ) # ((\processador|alu|ShiftLeft0~28_combout  & !\processador|BusWires [2]))

	.dataa(\processador|alu|ShiftLeft0~28_combout ),
	.datab(vcc),
	.datac(\processador|BusWires [2]),
	.datad(\processador|alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~29 .lut_mask = 16'hFF0A;
defparam \processador|alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneii_lcell_comb \processador|alu|ShiftRight0~39 (
// Equation(s):
// \processador|alu|ShiftRight0~39_combout  = (!\processador|BusWires [1] & (\processador|A_reg|R_output [15] & (!\processador|BusWires [0] & !\processador|BusWires [2])))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|A_reg|R_output [15]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~39 .lut_mask = 16'h0004;
defparam \processador|alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneii_lcell_comb \processador|alu|ALU_output~2 (
// Equation(s):
// \processador|alu|ALU_output~2_combout  = (\processador|BusWires [8]) # (\processador|A_reg|R_output [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [8]),
	.datad(\processador|A_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~2 .lut_mask = 16'hFFF0;
defparam \processador|alu|ALU_output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneii_lcell_comb \processador|alu|Add0~26 (
// Equation(s):
// \processador|alu|Add0~26_combout  = \processador|BusWires [8] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [8]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~26 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneii_lcell_comb \processador|alu|Add0~32 (
// Equation(s):
// \processador|alu|Add0~32_combout  = \processador|BusWires [10] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [10]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~32 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneii_lcell_comb \processador|alu|ALU_output~5 (
// Equation(s):
// \processador|alu|ALU_output~5_combout  = (\processador|A_reg|R_output [11]) # (\processador|BusWires [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [11]),
	.datad(\processador|BusWires [11]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~5 .lut_mask = 16'hFFF0;
defparam \processador|alu|ALU_output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
cycloneii_lcell_comb \processador|alu|ShiftLeft0~39 (
// Equation(s):
// \processador|alu|ShiftLeft0~39_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [11])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [12])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [11]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|A_reg|R_output [12]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~39 .lut_mask = 16'hCFC0;
defparam \processador|alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
cycloneii_lcell_comb \processador|alu|Mux12~4 (
// Equation(s):
// \processador|alu|Mux12~4_combout  = (\processador|alu|Mux3~3_combout  & ((\processador|alu|ShiftLeft0~35_combout ) # ((\processador|alu|Mux3~2_combout )))) # (!\processador|alu|Mux3~3_combout  & (((\processador|alu|ShiftLeft0~39_combout  & 
// !\processador|alu|Mux3~2_combout ))))

	.dataa(\processador|alu|ShiftLeft0~35_combout ),
	.datab(\processador|alu|ShiftLeft0~39_combout ),
	.datac(\processador|alu|Mux3~3_combout ),
	.datad(\processador|alu|Mux3~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12~4 .lut_mask = 16'hF0AC;
defparam \processador|alu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N14
cycloneii_lcell_comb \processador|alu|Mux12~5 (
// Equation(s):
// \processador|alu|Mux12~5_combout  = (\processador|alu|Mux3~2_combout  & ((\processador|alu|Mux12~4_combout  & ((\processador|alu|ShiftLeft0~14_combout ))) # (!\processador|alu|Mux12~4_combout  & (\processador|alu|ShiftLeft0~31_combout )))) # 
// (!\processador|alu|Mux3~2_combout  & (((\processador|alu|Mux12~4_combout ))))

	.dataa(\processador|alu|ShiftLeft0~31_combout ),
	.datab(\processador|alu|Mux3~2_combout ),
	.datac(\processador|alu|ShiftLeft0~14_combout ),
	.datad(\processador|alu|Mux12~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12~5 .lut_mask = 16'hF388;
defparam \processador|alu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneii_lcell_comb \processador|alu|ALU_output~6 (
// Equation(s):
// \processador|alu|ALU_output~6_combout  = (\processador|A_reg|R_output [12]) # (\processador|BusWires [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [12]),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~6 .lut_mask = 16'hFFF0;
defparam \processador|alu|ALU_output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneii_lcell_comb \processador|alu|Mux12~6 (
// Equation(s):
// \processador|alu|Mux12~6_combout  = (!\processador|BusWires [2] & (!\processador|BusWires [3] & (\processador|alu|ShiftRight0~36_combout  & \processador|alu|Mux4~5_combout )))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [3]),
	.datac(\processador|alu|ShiftRight0~36_combout ),
	.datad(\processador|alu|Mux4~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12~6 .lut_mask = 16'h1000;
defparam \processador|alu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
cycloneii_lcell_comb \processador|alu|Mux12~7 (
// Equation(s):
// \processador|alu|Mux12~7_combout  = (\processador|alu|Mux4~2_combout  & (!\processador|alu|Mux3~0_combout )) # (!\processador|alu|Mux4~2_combout  & ((\processador|alu|Mux3~0_combout  & ((\processador|alu|Mux12~6_combout ))) # 
// (!\processador|alu|Mux3~0_combout  & (\processador|alu|Add0~39_combout ))))

	.dataa(\processador|alu|Mux4~2_combout ),
	.datab(\processador|alu|Mux3~0_combout ),
	.datac(\processador|alu|Add0~39_combout ),
	.datad(\processador|alu|Mux12~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12~7 .lut_mask = 16'h7632;
defparam \processador|alu|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N30
cycloneii_lcell_comb \processador|alu|Mux12 (
// Equation(s):
// \processador|alu|Mux12~combout  = (\processador|alu|Mux12~8_combout  & ((\processador|alu|Mux12~7_combout  & ((\processador|alu|ALU_output~6_combout ))) # (!\processador|alu|Mux12~7_combout  & (\processador|alu|Mux12~5_combout )))) # 
// (!\processador|alu|Mux12~8_combout  & (((\processador|alu|Mux12~7_combout ))))

	.dataa(\processador|alu|Mux12~8_combout ),
	.datab(\processador|alu|Mux12~5_combout ),
	.datac(\processador|alu|ALU_output~6_combout ),
	.datad(\processador|alu|Mux12~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12 .lut_mask = 16'hF588;
defparam \processador|alu|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cycloneii_lcell_comb \processador|alu|ShiftLeft0~40 (
// Equation(s):
// \processador|alu|ShiftLeft0~40_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [12])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [13])))

	.dataa(\processador|BusWires [0]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [12]),
	.datad(\processador|A_reg|R_output [13]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~40 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneii_lcell_comb \processador|alu|ALU_output~7 (
// Equation(s):
// \processador|alu|ALU_output~7_combout  = (\processador|A_reg|R_output [13]) # (\processador|BusWires [13])

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [13]),
	.datac(vcc),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~7 .lut_mask = 16'hFFCC;
defparam \processador|alu|ALU_output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
cycloneii_lcell_comb \processador|alu|ALU_output~8 (
// Equation(s):
// \processador|alu|ALU_output~8_combout  = (\processador|A_reg|R_output [14]) # (\processador|BusWires [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [14]),
	.datad(\processador|BusWires [14]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~8 .lut_mask = 16'hFFF0;
defparam \processador|alu|ALU_output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneii_lcell_comb \processador|alu|ALU_output~9 (
// Equation(s):
// \processador|alu|ALU_output~9_combout  = (\processador|BusWires [15]) # (\processador|A_reg|R_output [15])

	.dataa(vcc),
	.datab(\processador|BusWires [15]),
	.datac(\processador|A_reg|R_output [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~9 .lut_mask = 16'hFCFC;
defparam \processador|alu|ALU_output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneii_lcell_comb \processador|alu|Mux15~0 (
// Equation(s):
// \processador|alu|Mux15~0_combout  = (\processador|alu|ShiftLeft0~9_combout  & (\processador|A_reg|R_output [15] & ((!\processador|alu|Mux14~4_combout )))) # (!\processador|alu|ShiftLeft0~9_combout  & (((\processador|alu|ShiftLeft0~40_combout ) # 
// (\processador|alu|Mux14~4_combout ))))

	.dataa(\processador|A_reg|R_output [15]),
	.datab(\processador|alu|ShiftLeft0~9_combout ),
	.datac(\processador|alu|ShiftLeft0~40_combout ),
	.datad(\processador|alu|Mux14~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~0 .lut_mask = 16'h33B8;
defparam \processador|alu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneii_lcell_comb \processador|alu|Mux15~1 (
// Equation(s):
// \processador|alu|Mux15~1_combout  = (\processador|alu|Mux14~4_combout  & ((\processador|alu|Mux15~0_combout  & ((\processador|alu|ShiftLeft0~38_combout ))) # (!\processador|alu|Mux15~0_combout  & (\processador|A_reg|R_output [14])))) # 
// (!\processador|alu|Mux14~4_combout  & (((\processador|alu|Mux15~0_combout ))))

	.dataa(\processador|alu|Mux14~4_combout ),
	.datab(\processador|A_reg|R_output [14]),
	.datac(\processador|alu|ShiftLeft0~38_combout ),
	.datad(\processador|alu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~1 .lut_mask = 16'hF588;
defparam \processador|alu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneii_lcell_comb \processador|alu|Add0~47 (
// Equation(s):
// \processador|alu|Add0~47_combout  = \processador|BusWires [15] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [15]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~47 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneii_lcell_comb \processador|alu|Mux15~2 (
// Equation(s):
// \processador|alu|Mux15~2_combout  = (\processador|alu|Mux1~6_combout  & ((\processador|alu|Mux14~3_combout ) # ((\processador|alu|Mux15~1_combout )))) # (!\processador|alu|Mux1~6_combout  & (!\processador|alu|Mux14~3_combout  & 
// ((\processador|alu|Add0~48_combout ))))

	.dataa(\processador|alu|Mux1~6_combout ),
	.datab(\processador|alu|Mux14~3_combout ),
	.datac(\processador|alu|Mux15~1_combout ),
	.datad(\processador|alu|Add0~48_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~2 .lut_mask = 16'hB9A8;
defparam \processador|alu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneii_lcell_comb \processador|alu|Mux15~3 (
// Equation(s):
// \processador|alu|Mux15~3_combout  = (\processador|alu|Mux14~3_combout  & ((\processador|alu|Mux15~2_combout  & (\processador|alu|ShiftLeft0~29_combout )) # (!\processador|alu|Mux15~2_combout  & ((\processador|alu|ALU_output~9_combout ))))) # 
// (!\processador|alu|Mux14~3_combout  & (((\processador|alu|Mux15~2_combout ))))

	.dataa(\processador|alu|ShiftLeft0~29_combout ),
	.datab(\processador|alu|Mux14~3_combout ),
	.datac(\processador|alu|ALU_output~9_combout ),
	.datad(\processador|alu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~3 .lut_mask = 16'hBBC0;
defparam \processador|alu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneii_lcell_comb \processador|alu|Mux15~4 (
// Equation(s):
// \processador|alu|Mux15~4_combout  = (\processador|alu|Mux14~10_combout  & ((\processador|alu|Mux15~3_combout ) # ((\processador|alu|ShiftRight0~39_combout  & \processador|alu|Mux11~0_combout )))) # (!\processador|alu|Mux14~10_combout  & 
// (\processador|alu|ShiftRight0~39_combout  & (\processador|alu|Mux11~0_combout )))

	.dataa(\processador|alu|Mux14~10_combout ),
	.datab(\processador|alu|ShiftRight0~39_combout ),
	.datac(\processador|alu|Mux11~0_combout ),
	.datad(\processador|alu|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux15~4 .lut_mask = 16'hEAC0;
defparam \processador|alu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneii_lcell_comb \processador|CU|Equal3~4 (
// Equation(s):
// \processador|CU|Equal3~4_combout  = (!\processador|IR_reg|R_output [9] & (!\processador|IR_reg|R_output [8] & (!\processador|IR_reg|R_output [6] & \processador|IR_reg|R_output [7])))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [8]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal3~4 .lut_mask = 16'h0100;
defparam \processador|CU|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneii_lcell_comb \processador|CU|Mux27~0 (
// Equation(s):
// \processador|CU|Mux27~0_combout  = (\processador|CU|Equal3~4_combout ) # (!\processador|C|Counter [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|Equal3~4_combout ),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux27~0 .lut_mask = 16'hF0FF;
defparam \processador|CU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneii_lcell_comb \processador|CU|Mux2~0 (
// Equation(s):
// \processador|CU|Mux2~0_combout  = (\processador|C|Counter [0] & (!\processador|IR_reg|R_output [7] & (!\processador|C|Counter [2] & \processador|C|Counter [1])))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux2~0 .lut_mask = 16'h0200;
defparam \processador|CU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneii_lcell_comb \processador|CU|Mux3~0 (
// Equation(s):
// \processador|CU|Mux3~0_combout  = ((!\processador|IR_reg|R_output [9] & (\processador|IR_reg|R_output [6] & !\processador|IR_reg|R_output [8]))) # (!\processador|C|Counter [2])

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|C|Counter [2]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux3~0 .lut_mask = 16'h3373;
defparam \processador|CU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneii_lcell_comb \processador|alu|Mux6~6 (
// Equation(s):
// \processador|alu|Mux6~6_combout  = (\processador|alu|Mux6~3_combout ) # ((\processador|alu|Mux6~5_combout  & ((\processador|CU|ALUOp [2]) # (!\processador|CU|ALUOp [1]))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Mux6~3_combout ),
	.datad(\processador|alu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux6~6 .lut_mask = 16'hFBF0;
defparam \processador|alu|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneii_lcell_comb \processador|alu|Mux14~10 (
// Equation(s):
// \processador|alu|Mux14~10_combout  = (!\processador|CU|ALUOp [2] & (((!\processador|alu|ShiftLeft0~7_combout ) # (!\processador|CU|ALUOp [0])) # (!\processador|CU|ALUOp [1])))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|CU|ALUOp [2]),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~10 .lut_mask = 16'h070F;
defparam \processador|alu|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \processador|reg_addr|pc_value[3]~1 (
// Equation(s):
// \processador|reg_addr|pc_value[3]~1_combout  = !\processador|reg_addr|Add0~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|reg_addr|Add0~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|reg_addr|pc_value[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|pc_value[3]~1 .lut_mask = 16'h0F0F;
defparam \processador|reg_addr|pc_value[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneii_lcell_comb \processador|alu|ALU_output[12] (
// Equation(s):
// \processador|alu|ALU_output [12] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [12])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux12~combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [12]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux12~combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [12]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[12] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneii_lcell_comb \processador|alu|ALU_output[15] (
// Equation(s):
// \processador|alu|ALU_output [15] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [15])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux15~4_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [15]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux15~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [15]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[15] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PClock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PClock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PClock));
// synopsys translate_off
defparam \PClock~I .input_async_reset = "none";
defparam \PClock~I .input_power_up = "low";
defparam \PClock~I .input_register_mode = "none";
defparam \PClock~I .input_sync_reset = "none";
defparam \PClock~I .oe_async_reset = "none";
defparam \PClock~I .oe_power_up = "low";
defparam \PClock~I .oe_register_mode = "none";
defparam \PClock~I .oe_sync_reset = "none";
defparam \PClock~I .operation_mode = "input";
defparam \PClock~I .output_async_reset = "none";
defparam \PClock~I .output_power_up = "low";
defparam \PClock~I .output_register_mode = "none";
defparam \PClock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \PClock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\PClock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PClock~clkctrl_outclk ));
// synopsys translate_off
defparam \PClock~clkctrl .clock_type = "global clock";
defparam \PClock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneii_lcell_comb \processador|CU|Mux7~2 (
// Equation(s):
// \processador|CU|Mux7~2_combout  = (\processador|IR_reg|R_output [9] & (!\processador|IR_reg|R_output [7] & !\processador|IR_reg|R_output [8]))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(vcc),
	.datac(\processador|IR_reg|R_output [7]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux7~2 .lut_mask = 16'h000A;
defparam \processador|CU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \processador|CU|Mux6~0 (
// Equation(s):
// \processador|CU|Mux6~0_combout  = (\processador|C|Counter [1] & ((\processador|C|Counter [0] & (\processador|CU|Equal3~3_combout )) # (!\processador|C|Counter [0] & ((\processador|CU|Mux7~2_combout )))))

	.dataa(\processador|CU|Equal3~3_combout ),
	.datab(\processador|C|Counter [0]),
	.datac(\processador|C|Counter [1]),
	.datad(\processador|CU|Mux7~2_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux6~0 .lut_mask = 16'hB080;
defparam \processador|CU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneii_lcell_comb \processador|C|Counter~0 (
// Equation(s):
// \processador|C|Counter~0_combout  = (!\processador|C|Counter [0] & (((!\processador|CU|Mux6~0_combout  & !\processador|CU|Mux6~1_combout )) # (!\processador|C|Counter [2])))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|CU|Mux6~0_combout ),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|CU|Mux6~1_combout ),
	.cin(gnd),
	.combout(\processador|C|Counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|C|Counter~0 .lut_mask = 16'h0507;
defparam \processador|C|Counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N13
cycloneii_lcell_ff \processador|C|Counter[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|C|Counter~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|C|Counter [0]));

// Location: LCFF_X19_Y16_N29
cycloneii_lcell_ff \processador|reg_dout|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [1]));

// Location: LCFF_X21_Y18_N5
cycloneii_lcell_ff \processador|reg_addr|pc_value[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [2]));

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \processador|reg_addr|Add0~0 (
// Equation(s):
// \processador|reg_addr|Add0~0_combout  = \processador|reg_addr|pc_value [0] $ (VCC)
// \processador|reg_addr|Add0~1  = CARRY(\processador|reg_addr|pc_value [0])

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|reg_addr|Add0~0_combout ),
	.cout(\processador|reg_addr|Add0~1 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~0 .lut_mask = 16'h33CC;
defparam \processador|reg_addr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \processador|reg_addr|Add0~2 (
// Equation(s):
// \processador|reg_addr|Add0~2_combout  = (\processador|reg_addr|pc_value [1] & ((\processador|reg_addr|Add0~1 ) # (GND))) # (!\processador|reg_addr|pc_value [1] & (!\processador|reg_addr|Add0~1 ))
// \processador|reg_addr|Add0~3  = CARRY((\processador|reg_addr|pc_value [1]) # (!\processador|reg_addr|Add0~1 ))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~1 ),
	.combout(\processador|reg_addr|Add0~2_combout ),
	.cout(\processador|reg_addr|Add0~3 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~2 .lut_mask = 16'hC3CF;
defparam \processador|reg_addr|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \processador|reg_addr|pc_value[1]~0 (
// Equation(s):
// \processador|reg_addr|pc_value[1]~0_combout  = !\processador|reg_addr|Add0~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|reg_addr|Add0~2_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|pc_value[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|pc_value[1]~0 .lut_mask = 16'h00FF;
defparam \processador|reg_addr|pc_value[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N25
cycloneii_lcell_ff \processador|reg_addr|pc_value[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|pc_value[1]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [1]));

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \processador|reg_addr|Add0~4 (
// Equation(s):
// \processador|reg_addr|Add0~4_combout  = (\processador|reg_addr|pc_value [2] & (\processador|reg_addr|Add0~3  $ (GND))) # (!\processador|reg_addr|pc_value [2] & (!\processador|reg_addr|Add0~3  & VCC))
// \processador|reg_addr|Add0~5  = CARRY((\processador|reg_addr|pc_value [2] & !\processador|reg_addr|Add0~3 ))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~3 ),
	.combout(\processador|reg_addr|Add0~4_combout ),
	.cout(\processador|reg_addr|Add0~5 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~4 .lut_mask = 16'hC30C;
defparam \processador|reg_addr|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \processador|reg_addr|Add0~6 (
// Equation(s):
// \processador|reg_addr|Add0~6_combout  = (\processador|reg_addr|pc_value [3] & ((\processador|reg_addr|Add0~5 ) # (GND))) # (!\processador|reg_addr|pc_value [3] & (!\processador|reg_addr|Add0~5 ))
// \processador|reg_addr|Add0~7  = CARRY((\processador|reg_addr|pc_value [3]) # (!\processador|reg_addr|Add0~5 ))

	.dataa(\processador|reg_addr|pc_value [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~5 ),
	.combout(\processador|reg_addr|Add0~6_combout ),
	.cout(\processador|reg_addr|Add0~7 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~6 .lut_mask = 16'hA5AF;
defparam \processador|reg_addr|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneii_lcell_comb \processador|R3|R_output[3]~feeder (
// Equation(s):
// \processador|R3|R_output[3]~feeder_combout  = \processador|BusWires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|R3|R_output[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N9
cycloneii_lcell_ff \processador|reg_addr|pc_value[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [4]));

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \processador|reg_addr|Add0~8 (
// Equation(s):
// \processador|reg_addr|Add0~8_combout  = (\processador|reg_addr|pc_value [4] & (\processador|reg_addr|Add0~7  $ (GND))) # (!\processador|reg_addr|pc_value [4] & (!\processador|reg_addr|Add0~7  & VCC))
// \processador|reg_addr|Add0~9  = CARRY((\processador|reg_addr|pc_value [4] & !\processador|reg_addr|Add0~7 ))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~7 ),
	.combout(\processador|reg_addr|Add0~8_combout ),
	.cout(\processador|reg_addr|Add0~9 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~8 .lut_mask = 16'hC30C;
defparam \processador|reg_addr|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneii_lcell_comb \processador|C|Counter~2 (
// Equation(s):
// \processador|C|Counter~2_combout  = (!\processador|CU|Mux6~2_combout  & (\processador|C|Counter [2] $ (((\processador|C|Counter [0] & \processador|C|Counter [1])))))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|Mux6~2_combout ),
	.cin(gnd),
	.combout(\processador|C|Counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|C|Counter~2 .lut_mask = 16'h0078;
defparam \processador|C|Counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N1
cycloneii_lcell_ff \processador|C|Counter[2] (
	.clk(\PClock~combout ),
	.datain(\processador|C|Counter~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|C|Counter [2]));

// Location: LCCOMB_X17_Y14_N28
cycloneii_lcell_comb \processador|CU|always0~15 (
// Equation(s):
// \processador|CU|always0~15_combout  = (\processador|IR_reg|R_output [9]) # ((\processador|IR_reg|R_output [7]) # (!\processador|IR_reg|R_output [8]))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(vcc),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|always0~15 .lut_mask = 16'hEEFF;
defparam \processador|CU|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneii_lcell_comb \processador|CU|always0~14 (
// Equation(s):
// \processador|CU|always0~14_combout  = (\processador|IR_reg|R_output [9]) # (\processador|IR_reg|R_output [8])

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|always0~14 .lut_mask = 16'hFFAA;
defparam \processador|CU|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneii_lcell_comb \processador|R7|Add0~8 (
// Equation(s):
// \processador|R7|Add0~8_combout  = (\processador|R7|PC_output [4] & (\processador|R7|Add0~7  $ (GND))) # (!\processador|R7|PC_output [4] & (!\processador|R7|Add0~7  & VCC))
// \processador|R7|Add0~9  = CARRY((\processador|R7|PC_output [4] & !\processador|R7|Add0~7 ))

	.dataa(\processador|R7|PC_output [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~7 ),
	.combout(\processador|R7|Add0~8_combout ),
	.cout(\processador|R7|Add0~9 ));
// synopsys translate_off
defparam \processador|R7|Add0~8 .lut_mask = 16'hA50A;
defparam \processador|R7|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneii_lcell_comb \processador|R7|Add0~10 (
// Equation(s):
// \processador|R7|Add0~10_combout  = (\processador|R7|PC_output [5] & (!\processador|R7|Add0~9 )) # (!\processador|R7|PC_output [5] & ((\processador|R7|Add0~9 ) # (GND)))
// \processador|R7|Add0~11  = CARRY((!\processador|R7|Add0~9 ) # (!\processador|R7|PC_output [5]))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~9 ),
	.combout(\processador|R7|Add0~10_combout ),
	.cout(\processador|R7|Add0~11 ));
// synopsys translate_off
defparam \processador|R7|Add0~10 .lut_mask = 16'h3C3F;
defparam \processador|R7|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
cycloneii_lcell_comb \processador|R7|PC_output~9 (
// Equation(s):
// \processador|R7|PC_output~9_combout  = (\processador|R7|PC_output[1]~3_combout  & \processador|R7|Add0~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|R7|PC_output[1]~3_combout ),
	.datad(\processador|R7|Add0~10_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~9 .lut_mask = 16'hF000;
defparam \processador|R7|PC_output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneii_lcell_comb \processador|R7|PC_output[1]~5 (
// Equation(s):
// \processador|R7|PC_output[1]~5_combout  = (\processador|CU|Mux7~4_combout ) # (!\processador|R7|PC_output[1]~3_combout )

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|R7|PC_output[1]~3_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output[1]~5 .lut_mask = 16'hAAFF;
defparam \processador|R7|PC_output[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N15
cycloneii_lcell_ff \processador|R7|PC_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [5]));

// Location: LCCOMB_X14_Y14_N12
cycloneii_lcell_comb \processador|R7|Add0~12 (
// Equation(s):
// \processador|R7|Add0~12_combout  = (\processador|R7|PC_output [6] & (\processador|R7|Add0~11  $ (GND))) # (!\processador|R7|PC_output [6] & (!\processador|R7|Add0~11  & VCC))
// \processador|R7|Add0~13  = CARRY((\processador|R7|PC_output [6] & !\processador|R7|Add0~11 ))

	.dataa(\processador|R7|PC_output [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~11 ),
	.combout(\processador|R7|Add0~12_combout ),
	.cout(\processador|R7|Add0~13 ));
// synopsys translate_off
defparam \processador|R7|Add0~12 .lut_mask = 16'hA50A;
defparam \processador|R7|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
cycloneii_lcell_comb \processador|R7|PC_output~10 (
// Equation(s):
// \processador|R7|PC_output~10_combout  = (\processador|R7|PC_output[1]~3_combout  & \processador|R7|Add0~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|R7|PC_output[1]~3_combout ),
	.datad(\processador|R7|Add0~12_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~10 .lut_mask = 16'hF000;
defparam \processador|R7|PC_output~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N17
cycloneii_lcell_ff \processador|R7|PC_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [6]));

// Location: LCFF_X19_Y18_N29
cycloneii_lcell_ff \processador|reg_dout|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [2]));

// Location: LCFF_X17_Y15_N5
cycloneii_lcell_ff \processador|reg_dout|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [3]));

// Location: LCFF_X19_Y18_N7
cycloneii_lcell_ff \processador|reg_dout|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [4]));

// Location: LCCOMB_X17_Y14_N18
cycloneii_lcell_comb \processador|CU|Equal3~3 (
// Equation(s):
// \processador|CU|Equal3~3_combout  = (!\processador|IR_reg|R_output [9] & (\processador|IR_reg|R_output [7] & (\processador|IR_reg|R_output [6] & \processador|IR_reg|R_output [8])))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal3~3 .lut_mask = 16'h4000;
defparam \processador|CU|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneii_lcell_comb \processador|CU|Gout~0 (
// Equation(s):
// \processador|CU|Gout~0_combout  = (\processador|C|Counter [2] & !\processador|C|Counter [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Gout~0 .lut_mask = 16'h00F0;
defparam \processador|CU|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneii_lcell_comb \processador|CU|Mux0~22 (
// Equation(s):
// \processador|CU|Mux0~22_combout  = (\processador|CU|Gout~0_combout  & (((\processador|C|Counter [0] & !\processador|CU|always0~15_combout )) # (!\processador|CU|always0~14_combout )))

	.dataa(\processador|CU|always0~14_combout ),
	.datab(\processador|CU|Gout~0_combout ),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|CU|always0~15_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux0~22 .lut_mask = 16'h44C4;
defparam \processador|CU|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneii_lcell_comb \processador|CU|Mux2~1 (
// Equation(s):
// \processador|CU|Mux2~1_combout  = (\processador|CU|Mux0~22_combout ) # ((\processador|CU|Mux2~0_combout  & (!\processador|IR_reg|R_output [9] & \processador|IR_reg|R_output [8])))

	.dataa(\processador|CU|Mux2~0_combout ),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|CU|Mux0~22_combout ),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux2~1 .lut_mask = 16'hF2F0;
defparam \processador|CU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \processador|CU|Mux2~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processador|CU|Mux2~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processador|CU|Mux2~1clkctrl_outclk ));
// synopsys translate_off
defparam \processador|CU|Mux2~1clkctrl .clock_type = "global clock";
defparam \processador|CU|Mux2~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneii_lcell_comb \processador|CU|ALUOp[0] (
// Equation(s):
// \processador|CU|ALUOp [0] = (GLOBAL(\processador|CU|Mux2~1clkctrl_outclk ) & (\processador|CU|Mux3~0_combout )) # (!GLOBAL(\processador|CU|Mux2~1clkctrl_outclk ) & ((\processador|CU|ALUOp [0])))

	.dataa(\processador|CU|Mux3~0_combout ),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|CU|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|ALUOp [0]),
	.cout());
// synopsys translate_off
defparam \processador|CU|ALUOp[0] .lut_mask = 16'hAAF0;
defparam \processador|CU|ALUOp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneii_lcell_comb \processador|CU|Mux0~24 (
// Equation(s):
// \processador|CU|Mux0~24_combout  = (\processador|IR_reg|R_output [7] & (\processador|IR_reg|R_output [9] & ((\processador|IR_reg|R_output [6]) # (\processador|IR_reg|R_output [8])))) # (!\processador|IR_reg|R_output [7] & ((\processador|IR_reg|R_output 
// [9]) # ((\processador|IR_reg|R_output [8]))))

	.dataa(\processador|IR_reg|R_output [7]),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux0~24 .lut_mask = 16'hDDC4;
defparam \processador|CU|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneii_lcell_comb \processador|CU|Mux0~26 (
// Equation(s):
// \processador|CU|Mux0~26_combout  = ((\processador|IR_reg|R_output [8]) # (\processador|IR_reg|R_output [7])) # (!\processador|IR_reg|R_output [9])

	.dataa(vcc),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux0~26 .lut_mask = 16'hFFF3;
defparam \processador|CU|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneii_lcell_comb \processador|CU|Mux0~23 (
// Equation(s):
// \processador|CU|Mux0~23_combout  = (\processador|CU|Mux0~22_combout ) # ((\processador|CU|Mux0~24_combout  & (\processador|CU|Mux0~25_combout  & \processador|CU|Mux0~26_combout )))

	.dataa(\processador|CU|Mux0~22_combout ),
	.datab(\processador|CU|Mux0~24_combout ),
	.datac(\processador|CU|Mux0~25_combout ),
	.datad(\processador|CU|Mux0~26_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux0~23 .lut_mask = 16'hEAAA;
defparam \processador|CU|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cycloneii_lcell_comb \processador|CU|Mux26~3 (
// Equation(s):
// \processador|CU|Mux26~3_combout  = (\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [8] & !\processador|C|Counter [0])) # (!\processador|IR_reg|R_output [7] & (\processador|IR_reg|R_output [8] & \processador|C|Counter [0]))

	.dataa(vcc),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(\processador|IR_reg|R_output [8]),
	.datad(\processador|C|Counter [0]),
	.cin(gnd),
	.combout(\processador|CU|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux26~3 .lut_mask = 16'h300C;
defparam \processador|CU|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneii_lcell_comb \processador|CU|Mux26~6 (
// Equation(s):
// \processador|CU|Mux26~6_combout  = (!\processador|IR_reg|R_output [9] & (\processador|IR_reg|R_output [6] & \processador|CU|Mux26~3_combout ))

	.dataa(vcc),
	.datab(\processador|IR_reg|R_output [9]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|CU|Mux26~3_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux26~6 .lut_mask = 16'h3000;
defparam \processador|CU|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneii_lcell_comb \processador|CU|ALUOp[2] (
// Equation(s):
// \processador|CU|ALUOp [2] = (\processador|CU|Mux0~23_combout  & ((\processador|CU|Mux26~6_combout ))) # (!\processador|CU|Mux0~23_combout  & (\processador|CU|ALUOp [2]))

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|CU|Mux0~23_combout ),
	.datad(\processador|CU|Mux26~6_combout ),
	.cin(gnd),
	.combout(\processador|CU|ALUOp [2]),
	.cout());
// synopsys translate_off
defparam \processador|CU|ALUOp[2] .lut_mask = 16'hFC0C;
defparam \processador|CU|ALUOp[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneii_lcell_comb \processador|alu|Mux16~0 (
// Equation(s):
// \processador|alu|Mux16~0_combout  = (!\processador|CU|ALUOp [0] & \processador|CU|ALUOp [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|CU|ALUOp [2]),
	.cin(gnd),
	.combout(\processador|alu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux16~0 .lut_mask = 16'h0F00;
defparam \processador|alu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \processador|alu|Mux16~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processador|alu|Mux16~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processador|alu|Mux16~0clkctrl_outclk ));
// synopsys translate_off
defparam \processador|alu|Mux16~0clkctrl .clock_type = "global clock";
defparam \processador|alu|Mux16~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
cycloneii_lcell_comb \processador|R7|PC_output~14 (
// Equation(s):
// \processador|R7|PC_output~14_combout  = (\processador|R7|Add0~20_combout  & \processador|R7|PC_output[1]~3_combout )

	.dataa(\processador|R7|Add0~20_combout ),
	.datab(vcc),
	.datac(\processador|R7|PC_output[1]~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|R7|PC_output~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~14 .lut_mask = 16'hA0A0;
defparam \processador|R7|PC_output~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N13
cycloneii_lcell_ff \processador|R7|PC_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [10]));

// Location: LCCOMB_X14_Y14_N14
cycloneii_lcell_comb \processador|R7|Add0~14 (
// Equation(s):
// \processador|R7|Add0~14_combout  = (\processador|R7|PC_output [7] & (!\processador|R7|Add0~13 )) # (!\processador|R7|PC_output [7] & ((\processador|R7|Add0~13 ) # (GND)))
// \processador|R7|Add0~15  = CARRY((!\processador|R7|Add0~13 ) # (!\processador|R7|PC_output [7]))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~13 ),
	.combout(\processador|R7|Add0~14_combout ),
	.cout(\processador|R7|Add0~15 ));
// synopsys translate_off
defparam \processador|R7|Add0~14 .lut_mask = 16'h3C3F;
defparam \processador|R7|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneii_lcell_comb \processador|R7|PC_output~11 (
// Equation(s):
// \processador|R7|PC_output~11_combout  = (\processador|R7|Add0~14_combout  & \processador|R7|PC_output[1]~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|R7|Add0~14_combout ),
	.datad(\processador|R7|PC_output[1]~3_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~11 .lut_mask = 16'hF000;
defparam \processador|R7|PC_output~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N23
cycloneii_lcell_ff \processador|R7|PC_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [7]));

// Location: LCCOMB_X14_Y14_N16
cycloneii_lcell_comb \processador|R7|Add0~16 (
// Equation(s):
// \processador|R7|Add0~16_combout  = (\processador|R7|PC_output [8] & (\processador|R7|Add0~15  $ (GND))) # (!\processador|R7|PC_output [8] & (!\processador|R7|Add0~15  & VCC))
// \processador|R7|Add0~17  = CARRY((\processador|R7|PC_output [8] & !\processador|R7|Add0~15 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~15 ),
	.combout(\processador|R7|Add0~16_combout ),
	.cout(\processador|R7|Add0~17 ));
// synopsys translate_off
defparam \processador|R7|Add0~16 .lut_mask = 16'hC30C;
defparam \processador|R7|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
cycloneii_lcell_comb \processador|R7|PC_output~12 (
// Equation(s):
// \processador|R7|PC_output~12_combout  = (\processador|R7|PC_output[1]~3_combout  & \processador|R7|Add0~16_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|R7|PC_output[1]~3_combout ),
	.datad(\processador|R7|Add0~16_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~12 .lut_mask = 16'hF000;
defparam \processador|R7|PC_output~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N31
cycloneii_lcell_ff \processador|R7|PC_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [8]));

// Location: LCCOMB_X14_Y14_N18
cycloneii_lcell_comb \processador|R7|Add0~18 (
// Equation(s):
// \processador|R7|Add0~18_combout  = (\processador|R7|PC_output [9] & (!\processador|R7|Add0~17 )) # (!\processador|R7|PC_output [9] & ((\processador|R7|Add0~17 ) # (GND)))
// \processador|R7|Add0~19  = CARRY((!\processador|R7|Add0~17 ) # (!\processador|R7|PC_output [9]))

	.dataa(\processador|R7|PC_output [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~17 ),
	.combout(\processador|R7|Add0~18_combout ),
	.cout(\processador|R7|Add0~19 ));
// synopsys translate_off
defparam \processador|R7|Add0~18 .lut_mask = 16'h5A5F;
defparam \processador|R7|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneii_lcell_comb \processador|R7|Add0~22 (
// Equation(s):
// \processador|R7|Add0~22_combout  = (\processador|R7|PC_output [11] & (!\processador|R7|Add0~21 )) # (!\processador|R7|PC_output [11] & ((\processador|R7|Add0~21 ) # (GND)))
// \processador|R7|Add0~23  = CARRY((!\processador|R7|Add0~21 ) # (!\processador|R7|PC_output [11]))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~21 ),
	.combout(\processador|R7|Add0~22_combout ),
	.cout(\processador|R7|Add0~23 ));
// synopsys translate_off
defparam \processador|R7|Add0~22 .lut_mask = 16'h3C3F;
defparam \processador|R7|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneii_lcell_comb \processador|R7|PC_output~15 (
// Equation(s):
// \processador|R7|PC_output~15_combout  = (\processador|R7|PC_output[1]~3_combout  & \processador|R7|Add0~22_combout )

	.dataa(vcc),
	.datab(\processador|R7|PC_output[1]~3_combout ),
	.datac(vcc),
	.datad(\processador|R7|Add0~22_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~15 .lut_mask = 16'hCC00;
defparam \processador|R7|PC_output~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N29
cycloneii_lcell_ff \processador|R7|PC_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [11]));

// Location: LCCOMB_X14_Y14_N24
cycloneii_lcell_comb \processador|R7|Add0~24 (
// Equation(s):
// \processador|R7|Add0~24_combout  = (\processador|R7|PC_output [12] & (\processador|R7|Add0~23  $ (GND))) # (!\processador|R7|PC_output [12] & (!\processador|R7|Add0~23  & VCC))
// \processador|R7|Add0~25  = CARRY((\processador|R7|PC_output [12] & !\processador|R7|Add0~23 ))

	.dataa(\processador|R7|PC_output [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~23 ),
	.combout(\processador|R7|Add0~24_combout ),
	.cout(\processador|R7|Add0~25 ));
// synopsys translate_off
defparam \processador|R7|Add0~24 .lut_mask = 16'hA50A;
defparam \processador|R7|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneii_lcell_comb \processador|R7|Add0~26 (
// Equation(s):
// \processador|R7|Add0~26_combout  = (\processador|R7|PC_output [13] & (!\processador|R7|Add0~25 )) # (!\processador|R7|PC_output [13] & ((\processador|R7|Add0~25 ) # (GND)))
// \processador|R7|Add0~27  = CARRY((!\processador|R7|Add0~25 ) # (!\processador|R7|PC_output [13]))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~25 ),
	.combout(\processador|R7|Add0~26_combout ),
	.cout(\processador|R7|Add0~27 ));
// synopsys translate_off
defparam \processador|R7|Add0~26 .lut_mask = 16'h3C3F;
defparam \processador|R7|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
cycloneii_lcell_comb \processador|R7|PC_output~17 (
// Equation(s):
// \processador|R7|PC_output~17_combout  = (\processador|R7|PC_output[1]~3_combout  & \processador|R7|Add0~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|R7|PC_output[1]~3_combout ),
	.datad(\processador|R7|Add0~26_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~17 .lut_mask = 16'hF000;
defparam \processador|R7|PC_output~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N25
cycloneii_lcell_ff \processador|R7|PC_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [13]));

// Location: LCCOMB_X14_Y14_N28
cycloneii_lcell_comb \processador|R7|Add0~28 (
// Equation(s):
// \processador|R7|Add0~28_combout  = (\processador|R7|PC_output [14] & (\processador|R7|Add0~27  $ (GND))) # (!\processador|R7|PC_output [14] & (!\processador|R7|Add0~27  & VCC))
// \processador|R7|Add0~29  = CARRY((\processador|R7|PC_output [14] & !\processador|R7|Add0~27 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~27 ),
	.combout(\processador|R7|Add0~28_combout ),
	.cout(\processador|R7|Add0~29 ));
// synopsys translate_off
defparam \processador|R7|Add0~28 .lut_mask = 16'hC30C;
defparam \processador|R7|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
cycloneii_lcell_comb \processador|R7|PC_output~18 (
// Equation(s):
// \processador|R7|PC_output~18_combout  = (\processador|R7|PC_output[1]~3_combout  & \processador|R7|Add0~28_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|R7|PC_output[1]~3_combout ),
	.datad(\processador|R7|Add0~28_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~18_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~18 .lut_mask = 16'hF000;
defparam \processador|R7|PC_output~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N11
cycloneii_lcell_ff \processador|R7|PC_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [14]));

// Location: LCCOMB_X14_Y14_N30
cycloneii_lcell_comb \processador|R7|Add0~30 (
// Equation(s):
// \processador|R7|Add0~30_combout  = \processador|R7|Add0~29  $ (\processador|R7|PC_output [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|R7|PC_output [15]),
	.cin(\processador|R7|Add0~29 ),
	.combout(\processador|R7|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|Add0~30 .lut_mask = 16'h0FF0;
defparam \processador|R7|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneii_lcell_comb \processador|R7|PC_output~19 (
// Equation(s):
// \processador|R7|PC_output~19_combout  = (\processador|R7|PC_output[1]~3_combout  & \processador|R7|Add0~30_combout )

	.dataa(vcc),
	.datab(\processador|R7|PC_output[1]~3_combout ),
	.datac(vcc),
	.datad(\processador|R7|Add0~30_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~19_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~19 .lut_mask = 16'hCC00;
defparam \processador|R7|PC_output~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N11
cycloneii_lcell_ff \processador|R7|PC_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [15]));

// Location: LCCOMB_X17_Y14_N30
cycloneii_lcell_comb \processador|CU|Equal3~0 (
// Equation(s):
// \processador|CU|Equal3~0_combout  = (\processador|IR_reg|R_output [9] & (!\processador|IR_reg|R_output [7] & (\processador|IR_reg|R_output [6] & !\processador|IR_reg|R_output [8])))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal3~0 .lut_mask = 16'h0020;
defparam \processador|CU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneii_lcell_comb \processador|CU|Mux24~0 (
// Equation(s):
// \processador|CU|Mux24~0_combout  = (\processador|C|Counter [2] & ((\processador|CU|Equal3~0_combout ))) # (!\processador|C|Counter [2] & (!\processador|CU|WideOr0~0_combout ))

	.dataa(\processador|CU|WideOr0~0_combout ),
	.datab(\processador|CU|Equal3~0_combout ),
	.datac(vcc),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux24~0 .lut_mask = 16'hCC55;
defparam \processador|CU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneii_lcell_comb \processador|CU|WideOr0~0 (
// Equation(s):
// \processador|CU|WideOr0~0_combout  = (\processador|IR_reg|R_output [9]) # ((\processador|IR_reg|R_output [7] & \processador|IR_reg|R_output [8]))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(vcc),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|WideOr0~0 .lut_mask = 16'hEEAA;
defparam \processador|CU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneii_lcell_comb \processador|CU|Gin~4 (
// Equation(s):
// \processador|CU|Gin~4_combout  = (!\processador|C|Counter [0] & (!\processador|C|Counter [1] & \processador|C|Counter [2]))

	.dataa(\processador|C|Counter [0]),
	.datab(vcc),
	.datac(\processador|C|Counter [1]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|Gin~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Gin~4 .lut_mask = 16'h0500;
defparam \processador|CU|Gin~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneii_lcell_comb \processador|Equal2~1 (
// Equation(s):
// \processador|Equal2~1_combout  = (!\processador|CU|Gin~4_combout  & ((!\processador|CU|Mux19~1_combout ) # (!\processador|CU|Mux0~25_combout )))

	.dataa(vcc),
	.datab(\processador|CU|Mux0~25_combout ),
	.datac(\processador|CU|Mux19~1_combout ),
	.datad(\processador|CU|Gin~4_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~1 .lut_mask = 16'h003F;
defparam \processador|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneii_lcell_comb \processador|CU|Mux19~2 (
// Equation(s):
// \processador|CU|Mux19~2_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [3] & (\mem_data|altsyncram_component|auto_generated|q_a [5] & (!\mem_data|altsyncram_component|auto_generated|q_a [4] & \processador|CU|Mux24~0_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datad(\processador|CU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux19~2 .lut_mask = 16'h0800;
defparam \processador|CU|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneii_lcell_comb \processador|CU|Mux19~3 (
// Equation(s):
// \processador|CU|Mux19~3_combout  = (\processador|CU|Mux19~2_combout ) # ((\processador|CU|Mux24~4_combout  & (\mem_data|altsyncram_component|auto_generated|q_a [0] & \mem_data|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\processador|CU|Mux24~4_combout ),
	.datab(\processador|CU|Mux19~2_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\processador|CU|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux19~3 .lut_mask = 16'hECCC;
defparam \processador|CU|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneii_lcell_comb \processador|X|Decoder0~4 (
// Equation(s):
// \processador|X|Decoder0~4_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [4] & (!\mem_data|altsyncram_component|auto_generated|q_a [5] & !\mem_data|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~4 .lut_mask = 16'h0022;
defparam \processador|X|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y15
cycloneii_ram_block \mem_data|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\processador|reg_W|R_output~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\PClock~combout ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processador|reg_dout|R_output [5],\processador|reg_dout|R_output [4],\processador|reg_dout|R_output [3],\processador|reg_dout|R_output [2],\processador|reg_dout|R_output [1]}),
	.portaaddr({\processador|reg_addr|R_output [4],\processador|reg_addr|R_output[3]~_wirecell_combout ,\processador|reg_addr|R_output [2],\processador|reg_addr|R_output[1]~_wirecell_combout ,\processador|reg_addr|R_output [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_data|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .init_file = "mem_ram.mif";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem_ram:mem_data|altsyncram:altsyncram_component|altsyncram_35e1:auto_generated|ALTSYNCRAM";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \mem_data|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 160'h0000000000000000000000000000000000011062;
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneii_lcell_comb \processador|CU|Mux22~0 (
// Equation(s):
// \processador|CU|Mux22~0_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [1] & (!\mem_data|altsyncram_component|auto_generated|q_a [0] & (\processador|C|Counter [2] $ (\processador|CU|WideOr0~0_combout ))))

	.dataa(\processador|C|Counter [2]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datad(\processador|CU|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux22~0 .lut_mask = 16'h0408;
defparam \processador|CU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneii_lcell_comb \processador|CU|Mux22~1 (
// Equation(s):
// \processador|CU|Mux22~1_combout  = (\processador|CU|Mux24~0_combout  & ((\processador|X|Decoder0~4_combout ) # ((!\mem_data|altsyncram_component|auto_generated|q_a [2] & \processador|CU|Mux22~0_combout )))) # (!\processador|CU|Mux24~0_combout  & 
// (((!\mem_data|altsyncram_component|auto_generated|q_a [2] & \processador|CU|Mux22~0_combout ))))

	.dataa(\processador|CU|Mux24~0_combout ),
	.datab(\processador|X|Decoder0~4_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(\processador|CU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux22~1 .lut_mask = 16'h8F88;
defparam \processador|CU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneii_lcell_comb \processador|CU|Mux22~2 (
// Equation(s):
// \processador|CU|Mux22~2_combout  = (\processador|CU|Mux22~1_combout  & ((\processador|CU|Gin~4_combout ) # ((\processador|CU|Mux19~1_combout  & \processador|CU|Mux0~25_combout ))))

	.dataa(\processador|CU|Gin~4_combout ),
	.datab(\processador|CU|Mux19~1_combout ),
	.datac(\processador|CU|Mux0~25_combout ),
	.datad(\processador|CU|Mux22~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux22~2 .lut_mask = 16'hEA00;
defparam \processador|CU|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N30
cycloneii_lcell_comb \processador|Equal2~2 (
// Equation(s):
// \processador|Equal2~2_combout  = (!\processador|CU|Mux22~2_combout  & ((\processador|Equal2~1_combout ) # ((!\processador|CU|Mux23~1_combout  & !\processador|CU|Mux19~3_combout ))))

	.dataa(\processador|CU|Mux23~1_combout ),
	.datab(\processador|Equal2~1_combout ),
	.datac(\processador|CU|Mux19~3_combout ),
	.datad(\processador|CU|Mux22~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~2 .lut_mask = 16'h00CD;
defparam \processador|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneii_lcell_comb \processador|WideNor0~0 (
// Equation(s):
// \processador|WideNor0~0_combout  = (!\processador|CU|DINout~0_combout  & (((!\processador|CU|always0~16_combout ) # (!\processador|CU|Gout~0_combout )) # (!\processador|C|Counter [0])))

	.dataa(\processador|CU|DINout~0_combout ),
	.datab(\processador|C|Counter [0]),
	.datac(\processador|CU|Gout~0_combout ),
	.datad(\processador|CU|always0~16_combout ),
	.cin(gnd),
	.combout(\processador|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideNor0~0 .lut_mask = 16'h1555;
defparam \processador|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneii_lcell_comb \processador|Equal6~0 (
// Equation(s):
// \processador|Equal6~0_combout  = (!\processador|CU|Mux18~1_combout  & (!\processador|CU|Mux24~3_combout  & (\processador|WideNor0~0_combout  & !\processador|CU|Mux17~4_combout )))

	.dataa(\processador|CU|Mux18~1_combout ),
	.datab(\processador|CU|Mux24~3_combout ),
	.datac(\processador|WideNor0~0_combout ),
	.datad(\processador|CU|Mux17~4_combout ),
	.cin(gnd),
	.combout(\processador|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal6~0 .lut_mask = 16'h0010;
defparam \processador|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneii_lcell_comb \processador|X|Decoder0~3 (
// Equation(s):
// \processador|X|Decoder0~3_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [4] & (!\mem_data|altsyncram_component|auto_generated|q_a [3] & \mem_data|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~3 .lut_mask = 16'h1100;
defparam \processador|X|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneii_lcell_comb \processador|CU|Mux20~0 (
// Equation(s):
// \processador|CU|Mux20~0_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [2] & ((\processador|CU|Mux24~1_combout ) # ((\processador|X|Decoder0~3_combout  & \processador|CU|Mux24~0_combout )))) # 
// (!\mem_data|altsyncram_component|auto_generated|q_a [2] & (\processador|X|Decoder0~3_combout  & (\processador|CU|Mux24~0_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datab(\processador|X|Decoder0~3_combout ),
	.datac(\processador|CU|Mux24~0_combout ),
	.datad(\processador|CU|Mux24~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux20~0 .lut_mask = 16'hEAC0;
defparam \processador|CU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneii_lcell_comb \processador|CU|Mux20~1 (
// Equation(s):
// \processador|CU|Mux20~1_combout  = (\processador|CU|Mux20~0_combout  & ((\processador|CU|Gin~4_combout ) # ((\processador|CU|Mux0~25_combout  & \processador|CU|Mux19~1_combout ))))

	.dataa(\processador|CU|Gin~4_combout ),
	.datab(\processador|CU|Mux0~25_combout ),
	.datac(\processador|CU|Mux19~1_combout ),
	.datad(\processador|CU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux20~1 .lut_mask = 16'hEA00;
defparam \processador|CU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneii_lcell_comb \processador|Equal6~1 (
// Equation(s):
// \processador|Equal6~1_combout  = (!\processador|CU|Mux21~3_combout  & (\processador|Equal2~2_combout  & (\processador|Equal6~0_combout  & \processador|CU|Mux20~1_combout )))

	.dataa(\processador|CU|Mux21~3_combout ),
	.datab(\processador|Equal2~2_combout ),
	.datac(\processador|Equal6~0_combout ),
	.datad(\processador|CU|Mux20~1_combout ),
	.cin(gnd),
	.combout(\processador|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal6~1 .lut_mask = 16'h4000;
defparam \processador|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N1
cycloneii_lcell_ff \processador|R3|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [7]));

// Location: LCCOMB_X17_Y17_N8
cycloneii_lcell_comb \processador|Equal5~0 (
// Equation(s):
// \processador|Equal5~0_combout  = (\processador|WideNor0~0_combout  & (!\processador|CU|Mux17~4_combout  & (!\processador|CU|Mux20~1_combout  & !\processador|CU|Mux24~3_combout )))

	.dataa(\processador|WideNor0~0_combout ),
	.datab(\processador|CU|Mux17~4_combout ),
	.datac(\processador|CU|Mux20~1_combout ),
	.datad(\processador|CU|Mux24~3_combout ),
	.cin(gnd),
	.combout(\processador|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal5~0 .lut_mask = 16'h0002;
defparam \processador|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneii_lcell_comb \processador|Equal5~1 (
// Equation(s):
// \processador|Equal5~1_combout  = (!\processador|CU|Mux18~1_combout  & (\processador|CU|Mux21~3_combout  & (\processador|Equal5~0_combout  & \processador|Equal2~2_combout )))

	.dataa(\processador|CU|Mux18~1_combout ),
	.datab(\processador|CU|Mux21~3_combout ),
	.datac(\processador|Equal5~0_combout ),
	.datad(\processador|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal5~1 .lut_mask = 16'h4000;
defparam \processador|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cycloneii_lcell_comb \processador|Selector7~2 (
// Equation(s):
// \processador|Selector7~2_combout  = (\processador|R4|R_output [7] & ((\processador|Equal6~1_combout ) # ((\processador|R3|R_output [7] & \processador|Equal5~1_combout )))) # (!\processador|R4|R_output [7] & (((\processador|R3|R_output [7] & 
// \processador|Equal5~1_combout ))))

	.dataa(\processador|R4|R_output [7]),
	.datab(\processador|Equal6~1_combout ),
	.datac(\processador|R3|R_output [7]),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~2 .lut_mask = 16'hF888;
defparam \processador|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \processador|R1|R_output[7]~feeder (
// Equation(s):
// \processador|R1|R_output[7]~feeder_combout  = \processador|BusWires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|R1|R_output[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneii_lcell_comb \processador|CU|Equal3~2 (
// Equation(s):
// \processador|CU|Equal3~2_combout  = (\processador|IR_reg|R_output [9] & (!\processador|IR_reg|R_output [6] & (\processador|IR_reg|R_output [7] & !\processador|IR_reg|R_output [8])))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [6]),
	.datac(\processador|IR_reg|R_output [7]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal3~2 .lut_mask = 16'h0020;
defparam \processador|CU|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneii_lcell_comb \processador|CU|Mux14~0 (
// Equation(s):
// \processador|CU|Mux14~0_combout  = (\processador|CU|Equal3~1_combout ) # ((\processador|C|Counter [2]) # ((\processador|CU|Equal3~2_combout  & !\processador|CU|Equal0~4_combout )))

	.dataa(\processador|CU|Equal3~1_combout ),
	.datab(\processador|CU|Equal3~2_combout ),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux14~0 .lut_mask = 16'hFAFE;
defparam \processador|CU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneii_lcell_comb \processador|CU|Mux14~1 (
// Equation(s):
// \processador|CU|Mux14~1_combout  = (\processador|CU|Mux15~1_combout  & \processador|CU|Mux14~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|Mux15~1_combout ),
	.datad(\processador|CU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux14~1 .lut_mask = 16'hF000;
defparam \processador|CU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \processador|CU|Mux14~2 (
// Equation(s):
// \processador|CU|Mux14~2_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [5] & (\mem_data|altsyncram_component|auto_generated|q_a [3] & (!\mem_data|altsyncram_component|auto_generated|q_a [4] & \processador|CU|Mux14~1_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datad(\processador|CU|Mux14~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux14~2 .lut_mask = 16'h0400;
defparam \processador|CU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N1
cycloneii_lcell_ff \processador|R1|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [7]));

// Location: LCCOMB_X17_Y15_N0
cycloneii_lcell_comb \processador|CU|Mux23~0 (
// Equation(s):
// \processador|CU|Mux23~0_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [4] & (!\mem_data|altsyncram_component|auto_generated|q_a [5] & (\mem_data|altsyncram_component|auto_generated|q_a [3] & \processador|CU|Mux24~0_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datad(\processador|CU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux23~0 .lut_mask = 16'h1000;
defparam \processador|CU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneii_lcell_comb \processador|CU|Mux23~1 (
// Equation(s):
// \processador|CU|Mux23~1_combout  = (\processador|CU|Mux23~0_combout ) # ((\processador|CU|Mux24~4_combout  & (\mem_data|altsyncram_component|auto_generated|q_a [0] & !\mem_data|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\processador|CU|Mux24~4_combout ),
	.datab(\processador|CU|Mux23~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\processador|CU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux23~1 .lut_mask = 16'hCCEC;
defparam \processador|CU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cycloneii_lcell_comb \processador|Equal7~1 (
// Equation(s):
// \processador|Equal7~1_combout  = (\processador|CU|Mux19~3_combout  & (!\processador|CU|Mux23~1_combout  & ((\processador|Equal7~0_combout ) # (\processador|CU|Gin~4_combout ))))

	.dataa(\processador|Equal7~0_combout ),
	.datab(\processador|CU|Mux19~3_combout ),
	.datac(\processador|CU|Mux23~1_combout ),
	.datad(\processador|CU|Gin~4_combout ),
	.cin(gnd),
	.combout(\processador|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal7~1 .lut_mask = 16'h0C08;
defparam \processador|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneii_lcell_comb \processador|CU|Mux18~0 (
// Equation(s):
// \processador|CU|Mux18~0_combout  = (\processador|X|Decoder0~2_combout  & ((\processador|CU|Mux24~0_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [2] & \processador|CU|Mux22~0_combout )))) # (!\processador|X|Decoder0~2_combout  & 
// (\mem_data|altsyncram_component|auto_generated|q_a [2] & ((\processador|CU|Mux22~0_combout ))))

	.dataa(\processador|X|Decoder0~2_combout ),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datac(\processador|CU|Mux24~0_combout ),
	.datad(\processador|CU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~0 .lut_mask = 16'hECA0;
defparam \processador|CU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneii_lcell_comb \processador|CU|Mux18~1 (
// Equation(s):
// \processador|CU|Mux18~1_combout  = (\processador|CU|Mux18~0_combout  & ((\processador|CU|Gin~4_combout ) # ((\processador|CU|Mux0~25_combout  & \processador|CU|Mux19~1_combout ))))

	.dataa(\processador|CU|Gin~4_combout ),
	.datab(\processador|CU|Mux0~25_combout ),
	.datac(\processador|CU|Mux19~1_combout ),
	.datad(\processador|CU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux18~1 .lut_mask = 16'hEA00;
defparam \processador|CU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneii_lcell_comb \processador|Equal2~0 (
// Equation(s):
// \processador|Equal2~0_combout  = (\processador|WideNor0~0_combout  & (!\processador|CU|Mux20~1_combout  & (!\processador|CU|Mux18~1_combout  & !\processador|CU|Mux21~3_combout )))

	.dataa(\processador|WideNor0~0_combout ),
	.datab(\processador|CU|Mux20~1_combout ),
	.datac(\processador|CU|Mux18~1_combout ),
	.datad(\processador|CU|Mux21~3_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~0 .lut_mask = 16'h0002;
defparam \processador|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneii_lcell_comb \processador|Equal4~2 (
// Equation(s):
// \processador|Equal4~2_combout  = (!\processador|CU|Mux24~3_combout  & !\processador|CU|Mux17~4_combout )

	.dataa(vcc),
	.datab(\processador|CU|Mux24~3_combout ),
	.datac(vcc),
	.datad(\processador|CU|Mux17~4_combout ),
	.cin(gnd),
	.combout(\processador|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal4~2 .lut_mask = 16'h0033;
defparam \processador|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneii_lcell_comb \processador|Equal7~2 (
// Equation(s):
// \processador|Equal7~2_combout  = (!\processador|CU|Mux22~2_combout  & (\processador|Equal7~1_combout  & (\processador|Equal2~0_combout  & \processador|Equal4~2_combout )))

	.dataa(\processador|CU|Mux22~2_combout ),
	.datab(\processador|Equal7~1_combout ),
	.datac(\processador|Equal2~0_combout ),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal7~2 .lut_mask = 16'h4000;
defparam \processador|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneii_lcell_comb \processador|Equal3~1 (
// Equation(s):
// \processador|Equal3~1_combout  = (\processador|Equal3~0_combout  & (!\processador|CU|Mux22~2_combout  & (\processador|Equal2~0_combout  & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal3~0_combout ),
	.datab(\processador|CU|Mux22~2_combout ),
	.datac(\processador|Equal2~0_combout ),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal3~1 .lut_mask = 16'h2000;
defparam \processador|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneii_lcell_comb \processador|Selector7~0 (
// Equation(s):
// \processador|Selector7~0_combout  = (\processador|R5|R_output [7] & ((\processador|Equal7~2_combout ) # ((\processador|R1|R_output [7] & \processador|Equal3~1_combout )))) # (!\processador|R5|R_output [7] & (\processador|R1|R_output [7] & 
// ((\processador|Equal3~1_combout ))))

	.dataa(\processador|R5|R_output [7]),
	.datab(\processador|R1|R_output [7]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~0 .lut_mask = 16'hECA0;
defparam \processador|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneii_lcell_comb \processador|CU|DINout~0 (
// Equation(s):
// \processador|CU|DINout~0_combout  = (!\processador|C|Counter [0] & (\processador|C|Counter [1] & (\processador|CU|RNin~0_combout  & \processador|C|Counter [2])))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|RNin~0_combout ),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|DINout~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|DINout~0 .lut_mask = 16'h4000;
defparam \processador|CU|DINout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneii_lcell_comb \processador|CU|Gout~1 (
// Equation(s):
// \processador|CU|Gout~1_combout  = (\processador|CU|Gout~0_combout  & (\processador|C|Counter [0] & ((!\processador|CU|always0~15_combout ) # (!\processador|CU|always0~14_combout ))))

	.dataa(\processador|CU|always0~14_combout ),
	.datab(\processador|CU|Gout~0_combout ),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|CU|always0~15_combout ),
	.cin(gnd),
	.combout(\processador|CU|Gout~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Gout~1 .lut_mask = 16'h40C0;
defparam \processador|CU|Gout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneii_lcell_comb \processador|Selector7~4 (
// Equation(s):
// \processador|Selector7~4_combout  = (\processador|G_reg|R_output [7] & ((\processador|CU|Gout~1_combout ) # ((\processador|CU|DINout~0_combout  & \mem_data|altsyncram_component|auto_generated|q_a [7])))) # (!\processador|G_reg|R_output [7] & 
// (\processador|CU|DINout~0_combout  & (\mem_data|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\processador|G_reg|R_output [7]),
	.datab(\processador|CU|DINout~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [7]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneii_lcell_comb \processador|X|Decoder0~0 (
// Equation(s):
// \processador|X|Decoder0~0_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [3] & (!\mem_data|altsyncram_component|auto_generated|q_a [5] & !\mem_data|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~0 .lut_mask = 16'h0011;
defparam \processador|X|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneii_lcell_comb \processador|CU|Mux15~2 (
// Equation(s):
// \processador|CU|Mux15~2_combout  = (\processador|CU|Mux15~1_combout  & (\processador|X|Decoder0~0_combout  & \processador|CU|Mux14~0_combout ))

	.dataa(\processador|CU|Mux15~1_combout ),
	.datab(\processador|X|Decoder0~0_combout ),
	.datac(vcc),
	.datad(\processador|CU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux15~2 .lut_mask = 16'h8800;
defparam \processador|CU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N29
cycloneii_lcell_ff \processador|R0|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [7]));

// Location: LCCOMB_X18_Y16_N26
cycloneii_lcell_comb \processador|CU|Mux13~0 (
// Equation(s):
// \processador|CU|Mux13~0_combout  = (\processador|CU|Mux15~1_combout  & (\processador|X|Decoder0~4_combout  & \processador|CU|Mux14~0_combout ))

	.dataa(\processador|CU|Mux15~1_combout ),
	.datab(\processador|X|Decoder0~4_combout ),
	.datac(vcc),
	.datad(\processador|CU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux13~0 .lut_mask = 16'h8800;
defparam \processador|CU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N23
cycloneii_lcell_ff \processador|R2|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [7]));

// Location: LCCOMB_X18_Y20_N22
cycloneii_lcell_comb \processador|Selector7~3 (
// Equation(s):
// \processador|Selector7~3_combout  = (\processador|Equal4~3_combout  & (\processador|Equal2~0_combout  & (\processador|R2|R_output [7] & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|R2|R_output [7]),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~3 .lut_mask = 16'h8000;
defparam \processador|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneii_lcell_comb \processador|Selector7~5 (
// Equation(s):
// \processador|Selector7~5_combout  = (\processador|Selector7~4_combout ) # ((\processador|Selector7~3_combout ) # ((\processador|Equal2~3_combout  & \processador|R0|R_output [7])))

	.dataa(\processador|Equal2~3_combout ),
	.datab(\processador|Selector7~4_combout ),
	.datac(\processador|R0|R_output [7]),
	.datad(\processador|Selector7~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \processador|Selector7~6 (
// Equation(s):
// \processador|Selector7~6_combout  = (\processador|Selector7~1_combout ) # ((\processador|Selector7~2_combout ) # ((\processador|Selector7~0_combout ) # (\processador|Selector7~5_combout )))

	.dataa(\processador|Selector7~1_combout ),
	.datab(\processador|Selector7~2_combout ),
	.datac(\processador|Selector7~0_combout ),
	.datad(\processador|Selector7~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector7~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneii_lcell_comb \processador|BusWires[7] (
// Equation(s):
// \processador|BusWires [7] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector7~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [7]))

	.dataa(\processador|BusWires [7]),
	.datab(vcc),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector7~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [7]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[7] .lut_mask = 16'hFA0A;
defparam \processador|BusWires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N17
cycloneii_lcell_ff \processador|reg_dout|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [7]));

// Location: LCCOMB_X14_Y18_N16
cycloneii_lcell_comb \processador|CU|ALUOp[1] (
// Equation(s):
// \processador|CU|ALUOp [1] = (GLOBAL(\processador|CU|Mux2~1clkctrl_outclk ) & (\processador|CU|Mux27~0_combout )) # (!GLOBAL(\processador|CU|Mux2~1clkctrl_outclk ) & ((\processador|CU|ALUOp [1])))

	.dataa(\processador|CU|Mux27~0_combout ),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [1]),
	.datad(\processador|CU|Mux2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|CU|ALUOp [1]),
	.cout());
// synopsys translate_off
defparam \processador|CU|ALUOp[1] .lut_mask = 16'hAAF0;
defparam \processador|CU|ALUOp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N9
cycloneii_lcell_ff \processador|R5|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [13]));

// Location: LCCOMB_X18_Y15_N8
cycloneii_lcell_comb \processador|Selector13~0 (
// Equation(s):
// \processador|Selector13~0_combout  = (\processador|R1|R_output [13] & ((\processador|Equal3~1_combout ) # ((\processador|Equal7~2_combout  & \processador|R5|R_output [13])))) # (!\processador|R1|R_output [13] & (\processador|Equal7~2_combout  & 
// (\processador|R5|R_output [13])))

	.dataa(\processador|R1|R_output [13]),
	.datab(\processador|Equal7~2_combout ),
	.datac(\processador|R5|R_output [13]),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~0 .lut_mask = 16'hEAC0;
defparam \processador|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneii_lcell_comb \processador|R4|R_output[13]~feeder (
// Equation(s):
// \processador|R4|R_output[13]~feeder_combout  = \processador|BusWires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|R4|R_output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cycloneii_lcell_comb \processador|CU|Mux11~0 (
// Equation(s):
// \processador|CU|Mux11~0_combout  = (\processador|CU|Mux15~1_combout  & (\processador|X|Decoder0~3_combout  & \processador|CU|Mux14~0_combout ))

	.dataa(\processador|CU|Mux15~1_combout ),
	.datab(vcc),
	.datac(\processador|X|Decoder0~3_combout ),
	.datad(\processador|CU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux11~0 .lut_mask = 16'hA000;
defparam \processador|CU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N1
cycloneii_lcell_ff \processador|R4|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [13]));

// Location: LCCOMB_X19_Y15_N14
cycloneii_lcell_comb \processador|Selector13~2 (
// Equation(s):
// \processador|Selector13~2_combout  = (\processador|R3|R_output [13] & ((\processador|Equal5~1_combout ) # ((\processador|R4|R_output [13] & \processador|Equal6~1_combout )))) # (!\processador|R3|R_output [13] & (\processador|R4|R_output [13] & 
// (\processador|Equal6~1_combout )))

	.dataa(\processador|R3|R_output [13]),
	.datab(\processador|R4|R_output [13]),
	.datac(\processador|Equal6~1_combout ),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneii_lcell_comb \processador|R0|R_output[13]~feeder (
// Equation(s):
// \processador|R0|R_output[13]~feeder_combout  = \processador|BusWires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|R0|R_output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y17_N9
cycloneii_lcell_ff \processador|R0|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R0|R_output[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [13]));

// Location: LCCOMB_X14_Y16_N14
cycloneii_lcell_comb \processador|alu|Mux12~8 (
// Equation(s):
// \processador|alu|Mux12~8_combout  = (\processador|CU|ALUOp [1] & (!\processador|CU|ALUOp [2] & ((!\processador|alu|ShiftLeft0~7_combout ) # (!\processador|CU|ALUOp [0]))))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|CU|ALUOp [2]),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux12~8 .lut_mask = 16'h020A;
defparam \processador|alu|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneii_lcell_comb \processador|alu|Mux3~3 (
// Equation(s):
// \processador|alu|Mux3~3_combout  = (\processador|BusWires [3]) # ((\processador|BusWires [1] & !\processador|BusWires [2]))

	.dataa(vcc),
	.datab(\processador|BusWires [3]),
	.datac(\processador|BusWires [1]),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~3 .lut_mask = 16'hCCFC;
defparam \processador|alu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
cycloneii_lcell_comb \processador|CU|Ain~4 (
// Equation(s):
// \processador|CU|Ain~4_combout  = (\processador|C|Counter [0] & (!\processador|CU|WideOr0~0_combout  & (!\processador|C|Counter [2] & \processador|C|Counter [1])))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|CU|WideOr0~0_combout ),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|Ain~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Ain~4 .lut_mask = 16'h0200;
defparam \processador|CU|Ain~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N17
cycloneii_lcell_ff \processador|A_reg|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [7]));

// Location: LCFF_X16_Y18_N23
cycloneii_lcell_ff \processador|A_reg|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [6]));

// Location: LCCOMB_X16_Y17_N2
cycloneii_lcell_comb \processador|alu|ShiftLeft0~27 (
// Equation(s):
// \processador|alu|ShiftLeft0~27_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [6]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [7]))

	.dataa(vcc),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [7]),
	.datad(\processador|A_reg|R_output [6]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~27 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N31
cycloneii_lcell_ff \processador|A_reg|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [8]));

// Location: LCFF_X19_Y18_N21
cycloneii_lcell_ff \processador|R6|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [9]));

// Location: LCCOMB_X18_Y19_N0
cycloneii_lcell_comb \processador|Selector9~1 (
// Equation(s):
// \processador|Selector9~1_combout  = (\processador|R7|PC_output [9] & ((\processador|Equal9~0_combout ) # ((\processador|R6|R_output [9] & \processador|Equal8~0_combout )))) # (!\processador|R7|PC_output [9] & (\processador|R6|R_output [9] & 
// (\processador|Equal8~0_combout )))

	.dataa(\processador|R7|PC_output [9]),
	.datab(\processador|R6|R_output [9]),
	.datac(\processador|Equal8~0_combout ),
	.datad(\processador|Equal9~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~1 .lut_mask = 16'hEAC0;
defparam \processador|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N13
cycloneii_lcell_ff \processador|R3|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [9]));

// Location: LCCOMB_X19_Y17_N12
cycloneii_lcell_comb \processador|Selector9~2 (
// Equation(s):
// \processador|Selector9~2_combout  = (\processador|R4|R_output [9] & ((\processador|Equal6~1_combout ) # ((\processador|R3|R_output [9] & \processador|Equal5~1_combout )))) # (!\processador|R4|R_output [9] & (((\processador|R3|R_output [9] & 
// \processador|Equal5~1_combout ))))

	.dataa(\processador|R4|R_output [9]),
	.datab(\processador|Equal6~1_combout ),
	.datac(\processador|R3|R_output [9]),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~2 .lut_mask = 16'hF888;
defparam \processador|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneii_lcell_comb \processador|Selector9~4 (
// Equation(s):
// \processador|Selector9~4_combout  = (\processador|G_reg|R_output [9] & ((\processador|CU|Gout~1_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [9] & \processador|CU|DINout~0_combout )))) # (!\processador|G_reg|R_output [9] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [9] & ((\processador|CU|DINout~0_combout ))))

	.dataa(\processador|G_reg|R_output [9]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [9]),
	.datac(\processador|CU|Gout~1_combout ),
	.datad(\processador|CU|DINout~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~4 .lut_mask = 16'hECA0;
defparam \processador|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N3
cycloneii_lcell_ff \processador|R0|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [9]));

// Location: LCFF_X18_Y20_N25
cycloneii_lcell_ff \processador|R2|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [9]));

// Location: LCCOMB_X18_Y17_N18
cycloneii_lcell_comb \processador|Equal4~3 (
// Equation(s):
// \processador|Equal4~3_combout  = (\processador|CU|Mux22~2_combout  & ((\processador|Equal2~1_combout ) # ((!\processador|CU|Mux23~1_combout  & !\processador|CU|Mux19~3_combout ))))

	.dataa(\processador|CU|Mux23~1_combout ),
	.datab(\processador|Equal2~1_combout ),
	.datac(\processador|CU|Mux19~3_combout ),
	.datad(\processador|CU|Mux22~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal4~3 .lut_mask = 16'hCD00;
defparam \processador|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneii_lcell_comb \processador|Selector9~3 (
// Equation(s):
// \processador|Selector9~3_combout  = (\processador|Equal4~2_combout  & (\processador|R2|R_output [9] & (\processador|Equal4~3_combout  & \processador|Equal2~0_combout )))

	.dataa(\processador|Equal4~2_combout ),
	.datab(\processador|R2|R_output [9]),
	.datac(\processador|Equal4~3_combout ),
	.datad(\processador|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~3 .lut_mask = 16'h8000;
defparam \processador|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneii_lcell_comb \processador|Selector9~5 (
// Equation(s):
// \processador|Selector9~5_combout  = (\processador|Selector9~4_combout ) # ((\processador|Selector9~3_combout ) # ((\processador|Equal2~3_combout  & \processador|R0|R_output [9])))

	.dataa(\processador|Equal2~3_combout ),
	.datab(\processador|Selector9~4_combout ),
	.datac(\processador|R0|R_output [9]),
	.datad(\processador|Selector9~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneii_lcell_comb \processador|Selector9~6 (
// Equation(s):
// \processador|Selector9~6_combout  = (\processador|Selector9~0_combout ) # ((\processador|Selector9~1_combout ) # ((\processador|Selector9~2_combout ) # (\processador|Selector9~5_combout )))

	.dataa(\processador|Selector9~0_combout ),
	.datab(\processador|Selector9~1_combout ),
	.datac(\processador|Selector9~2_combout ),
	.datad(\processador|Selector9~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector9~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneii_lcell_comb \processador|BusWires[9] (
// Equation(s):
// \processador|BusWires [9] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector9~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [9]))

	.dataa(\processador|BusWires [9]),
	.datab(vcc),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector9~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [9]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[9] .lut_mask = 16'hFA0A;
defparam \processador|BusWires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N27
cycloneii_lcell_ff \processador|A_reg|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [9]));

// Location: LCCOMB_X15_Y20_N8
cycloneii_lcell_comb \processador|alu|ShiftLeft0~33 (
// Equation(s):
// \processador|alu|ShiftLeft0~33_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [8])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [9])))

	.dataa(\processador|BusWires [0]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [8]),
	.datad(\processador|A_reg|R_output [9]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~33 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneii_lcell_comb \processador|alu|ShiftLeft0~34 (
// Equation(s):
// \processador|alu|ShiftLeft0~34_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftLeft0~27_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~33_combout )))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftLeft0~27_combout ),
	.datad(\processador|alu|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~34 .lut_mask = 16'hF3C0;
defparam \processador|alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneii_lcell_comb \processador|alu|Mux3~2 (
// Equation(s):
// \processador|alu|Mux3~2_combout  = (\processador|BusWires [2]) # (\processador|BusWires [3])

	.dataa(\processador|BusWires [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|alu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~2 .lut_mask = 16'hFFAA;
defparam \processador|alu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneii_lcell_comb \processador|alu|Mux13~0 (
// Equation(s):
// \processador|alu|Mux13~0_combout  = (\processador|alu|Mux3~3_combout  & (((\processador|alu|Mux3~2_combout )))) # (!\processador|alu|Mux3~3_combout  & ((\processador|alu|Mux3~2_combout  & ((\processador|alu|ShiftLeft0~34_combout ))) # 
// (!\processador|alu|Mux3~2_combout  & (\processador|alu|ShiftLeft0~40_combout ))))

	.dataa(\processador|alu|ShiftLeft0~40_combout ),
	.datab(\processador|alu|Mux3~3_combout ),
	.datac(\processador|alu|ShiftLeft0~34_combout ),
	.datad(\processador|alu|Mux3~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13~0 .lut_mask = 16'hFC22;
defparam \processador|alu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneii_lcell_comb \processador|A_reg|R_output[0]~feeder (
// Equation(s):
// \processador|A_reg|R_output[0]~feeder_combout  = \processador|BusWires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|A_reg|R_output[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|A_reg|R_output[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|A_reg|R_output[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N23
cycloneii_lcell_ff \processador|A_reg|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|A_reg|R_output[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [0]));

// Location: LCCOMB_X16_Y20_N12
cycloneii_lcell_comb \processador|alu|ShiftLeft0~8 (
// Equation(s):
// \processador|alu|ShiftLeft0~8_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [0]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [1]))

	.dataa(\processador|A_reg|R_output [1]),
	.datab(vcc),
	.datac(\processador|BusWires [0]),
	.datad(\processador|A_reg|R_output [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~8 .lut_mask = 16'hFA0A;
defparam \processador|alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cycloneii_lcell_comb \processador|A_reg|R_output[3]~feeder (
// Equation(s):
// \processador|A_reg|R_output[3]~feeder_combout  = \processador|BusWires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|A_reg|R_output[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|A_reg|R_output[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|A_reg|R_output[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N27
cycloneii_lcell_ff \processador|A_reg|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|A_reg|R_output[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [3]));

// Location: LCCOMB_X16_Y20_N16
cycloneii_lcell_comb \processador|A_reg|R_output[2]~feeder (
// Equation(s):
// \processador|A_reg|R_output[2]~feeder_combout  = \processador|BusWires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|A_reg|R_output[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|A_reg|R_output[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|A_reg|R_output[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N17
cycloneii_lcell_ff \processador|A_reg|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|A_reg|R_output[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [2]));

// Location: LCCOMB_X15_Y19_N24
cycloneii_lcell_comb \processador|alu|ShiftLeft0~15 (
// Equation(s):
// \processador|alu|ShiftLeft0~15_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [2]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [3]))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [3]),
	.datac(\processador|A_reg|R_output [2]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~15 .lut_mask = 16'hF0CC;
defparam \processador|alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneii_lcell_comb \processador|A_reg|R_output[4]~feeder (
// Equation(s):
// \processador|A_reg|R_output[4]~feeder_combout  = \processador|BusWires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [4]),
	.cin(gnd),
	.combout(\processador|A_reg|R_output[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|A_reg|R_output[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|A_reg|R_output[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N5
cycloneii_lcell_ff \processador|A_reg|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|A_reg|R_output[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [4]));

// Location: LCCOMB_X15_Y19_N8
cycloneii_lcell_comb \processador|alu|ShiftLeft0~19 (
// Equation(s):
// \processador|alu|ShiftLeft0~19_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [4]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [5]))

	.dataa(\processador|A_reg|R_output [5]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [4]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~19 .lut_mask = 16'hF0AA;
defparam \processador|alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneii_lcell_comb \processador|alu|ShiftLeft0~20 (
// Equation(s):
// \processador|alu|ShiftLeft0~20_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftLeft0~15_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~19_combout )))

	.dataa(\processador|BusWires [1]),
	.datab(vcc),
	.datac(\processador|alu|ShiftLeft0~15_combout ),
	.datad(\processador|alu|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~20 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneii_lcell_comb \processador|alu|ShiftLeft0~21 (
// Equation(s):
// \processador|alu|ShiftLeft0~21_combout  = (\processador|BusWires [2] & (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~8_combout ))) # (!\processador|BusWires [2] & (((\processador|alu|ShiftLeft0~20_combout ))))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|BusWires [2]),
	.datac(\processador|alu|ShiftLeft0~8_combout ),
	.datad(\processador|alu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~21 .lut_mask = 16'h7340;
defparam \processador|alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneii_lcell_comb \processador|alu|Mux13~1 (
// Equation(s):
// \processador|alu|Mux13~1_combout  = (\processador|alu|Mux3~3_combout  & ((\processador|alu|Mux13~0_combout  & ((\processador|alu|ShiftLeft0~21_combout ))) # (!\processador|alu|Mux13~0_combout  & (\processador|alu|ShiftLeft0~37_combout )))) # 
// (!\processador|alu|Mux3~3_combout  & (((\processador|alu|Mux13~0_combout ))))

	.dataa(\processador|alu|ShiftLeft0~37_combout ),
	.datab(\processador|alu|Mux3~3_combout ),
	.datac(\processador|alu|Mux13~0_combout ),
	.datad(\processador|alu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13~1 .lut_mask = 16'hF838;
defparam \processador|alu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneii_lcell_comb \processador|alu|Mux3~0 (
// Equation(s):
// \processador|alu|Mux3~0_combout  = (\processador|CU|ALUOp [2]) # ((\processador|CU|ALUOp [1] & \processador|CU|ALUOp [0]))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|CU|ALUOp [2]),
	.cin(gnd),
	.combout(\processador|alu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~0 .lut_mask = 16'hFFA0;
defparam \processador|alu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneii_lcell_comb \processador|alu|Add0~41 (
// Equation(s):
// \processador|alu|Add0~41_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|alu|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~41 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N5
cycloneii_lcell_ff \processador|R3|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [12]));

// Location: LCCOMB_X19_Y17_N4
cycloneii_lcell_comb \processador|Selector12~2 (
// Equation(s):
// \processador|Selector12~2_combout  = (\processador|R4|R_output [12] & ((\processador|Equal6~1_combout ) # ((\processador|R3|R_output [12] & \processador|Equal5~1_combout )))) # (!\processador|R4|R_output [12] & (((\processador|R3|R_output [12] & 
// \processador|Equal5~1_combout ))))

	.dataa(\processador|R4|R_output [12]),
	.datab(\processador|Equal6~1_combout ),
	.datac(\processador|R3|R_output [12]),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~2 .lut_mask = 16'hF888;
defparam \processador|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneii_lcell_comb \processador|R6|R_output[12]~feeder (
// Equation(s):
// \processador|R6|R_output[12]~feeder_combout  = \processador|BusWires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|R6|R_output[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R6|R_output[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|R6|R_output[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N23
cycloneii_lcell_ff \processador|R6|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R6|R_output[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [12]));

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \processador|Selector12~1 (
// Equation(s):
// \processador|Selector12~1_combout  = (\processador|R7|PC_output [12] & ((\processador|Equal9~0_combout ) # ((\processador|R6|R_output [12] & \processador|Equal8~0_combout )))) # (!\processador|R7|PC_output [12] & (\processador|R6|R_output [12] & 
// ((\processador|Equal8~0_combout ))))

	.dataa(\processador|R7|PC_output [12]),
	.datab(\processador|R6|R_output [12]),
	.datac(\processador|Equal9~0_combout ),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~1 .lut_mask = 16'hECA0;
defparam \processador|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneii_lcell_comb \processador|R5|R_output[12]~feeder (
// Equation(s):
// \processador|R5|R_output[12]~feeder_combout  = \processador|BusWires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|R5|R_output[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R5|R_output[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|R5|R_output[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N3
cycloneii_lcell_ff \processador|R5|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R5|R_output[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [12]));

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \processador|Selector12~0 (
// Equation(s):
// \processador|Selector12~0_combout  = (\processador|R1|R_output [12] & ((\processador|Equal3~1_combout ) # ((\processador|R5|R_output [12] & \processador|Equal7~2_combout )))) # (!\processador|R1|R_output [12] & (\processador|R5|R_output [12] & 
// (\processador|Equal7~2_combout )))

	.dataa(\processador|R1|R_output [12]),
	.datab(\processador|R5|R_output [12]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~0 .lut_mask = 16'hEAC0;
defparam \processador|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneii_lcell_comb \processador|Selector12~6 (
// Equation(s):
// \processador|Selector12~6_combout  = (\processador|Selector12~5_combout ) # ((\processador|Selector12~2_combout ) # ((\processador|Selector12~1_combout ) # (\processador|Selector12~0_combout )))

	.dataa(\processador|Selector12~5_combout ),
	.datab(\processador|Selector12~2_combout ),
	.datac(\processador|Selector12~1_combout ),
	.datad(\processador|Selector12~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector12~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneii_lcell_comb \processador|BusWires[12] (
// Equation(s):
// \processador|BusWires [12] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector12~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [12]))

	.dataa(\processador|BusWires [12]),
	.datab(\processador|WideNor0~clkctrl_outclk ),
	.datac(vcc),
	.datad(\processador|Selector12~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [12]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[12] .lut_mask = 16'hEE22;
defparam \processador|BusWires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneii_lcell_comb \processador|alu|Add0~38 (
// Equation(s):
// \processador|alu|Add0~38_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [12])

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [0]),
	.datac(vcc),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|alu|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~38 .lut_mask = 16'h33CC;
defparam \processador|alu|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \processador|Selector11~1 (
// Equation(s):
// \processador|Selector11~1_combout  = (\processador|R6|R_output [11] & ((\processador|Equal8~0_combout ) # ((\processador|R7|PC_output [11] & \processador|Equal9~0_combout )))) # (!\processador|R6|R_output [11] & (\processador|R7|PC_output [11] & 
// (\processador|Equal9~0_combout )))

	.dataa(\processador|R6|R_output [11]),
	.datab(\processador|R7|PC_output [11]),
	.datac(\processador|Equal9~0_combout ),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~1 .lut_mask = 16'hEAC0;
defparam \processador|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneii_lcell_comb \processador|R4|R_output[11]~feeder (
// Equation(s):
// \processador|R4|R_output[11]~feeder_combout  = \processador|BusWires [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [11]),
	.cin(gnd),
	.combout(\processador|R4|R_output[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N19
cycloneii_lcell_ff \processador|R4|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [11]));

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \processador|Selector11~2 (
// Equation(s):
// \processador|Selector11~2_combout  = (\processador|R3|R_output [11] & ((\processador|Equal5~1_combout ) # ((\processador|R4|R_output [11] & \processador|Equal6~1_combout )))) # (!\processador|R3|R_output [11] & (\processador|R4|R_output [11] & 
// (\processador|Equal6~1_combout )))

	.dataa(\processador|R3|R_output [11]),
	.datab(\processador|R4|R_output [11]),
	.datac(\processador|Equal6~1_combout ),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y16_N17
cycloneii_lcell_ff \processador|R5|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [11]));

// Location: LCCOMB_X19_Y14_N30
cycloneii_lcell_comb \processador|Selector11~0 (
// Equation(s):
// \processador|Selector11~0_combout  = (\processador|R1|R_output [11] & ((\processador|Equal3~1_combout ) # ((\processador|R5|R_output [11] & \processador|Equal7~2_combout )))) # (!\processador|R1|R_output [11] & (\processador|R5|R_output [11] & 
// (\processador|Equal7~2_combout )))

	.dataa(\processador|R1|R_output [11]),
	.datab(\processador|R5|R_output [11]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~0 .lut_mask = 16'hEAC0;
defparam \processador|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneii_lcell_comb \processador|Selector11~6 (
// Equation(s):
// \processador|Selector11~6_combout  = (\processador|Selector11~5_combout ) # ((\processador|Selector11~1_combout ) # ((\processador|Selector11~2_combout ) # (\processador|Selector11~0_combout )))

	.dataa(\processador|Selector11~5_combout ),
	.datab(\processador|Selector11~1_combout ),
	.datac(\processador|Selector11~2_combout ),
	.datad(\processador|Selector11~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector11~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector11~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneii_lcell_comb \processador|BusWires[11] (
// Equation(s):
// \processador|BusWires [11] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector11~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [11]))

	.dataa(\processador|BusWires [11]),
	.datab(\processador|WideNor0~clkctrl_outclk ),
	.datac(vcc),
	.datad(\processador|Selector11~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [11]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[11] .lut_mask = 16'hEE22;
defparam \processador|BusWires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneii_lcell_comb \processador|alu|Add0~35 (
// Equation(s):
// \processador|alu|Add0~35_combout  = \processador|BusWires [11] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(\processador|BusWires [11]),
	.datac(vcc),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~35 .lut_mask = 16'h33CC;
defparam \processador|alu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N19
cycloneii_lcell_ff \processador|R3|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [10]));

// Location: LCCOMB_X19_Y17_N18
cycloneii_lcell_comb \processador|Selector10~2 (
// Equation(s):
// \processador|Selector10~2_combout  = (\processador|R4|R_output [10] & ((\processador|Equal6~1_combout ) # ((\processador|R3|R_output [10] & \processador|Equal5~1_combout )))) # (!\processador|R4|R_output [10] & (((\processador|R3|R_output [10] & 
// \processador|Equal5~1_combout ))))

	.dataa(\processador|R4|R_output [10]),
	.datab(\processador|Equal6~1_combout ),
	.datac(\processador|R3|R_output [10]),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~2 .lut_mask = 16'hF888;
defparam \processador|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneii_lcell_comb \processador|alu|Add0~29 (
// Equation(s):
// \processador|alu|Add0~29_combout  = \processador|BusWires [9] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [9]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~29 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneii_lcell_comb \processador|alu|Add0~23 (
// Equation(s):
// \processador|alu|Add0~23_combout  = \processador|BusWires [7] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [7]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~23 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneii_lcell_comb \processador|alu|Add0~17 (
// Equation(s):
// \processador|alu|Add0~17_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|BusWires [5]),
	.cin(gnd),
	.combout(\processador|alu|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~17 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneii_lcell_comb \processador|alu|Add0~8 (
// Equation(s):
// \processador|alu|Add0~8_combout  = \processador|CU|ALUOp [0] $ (\processador|BusWires [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [0]),
	.datad(\processador|BusWires [4]),
	.cin(gnd),
	.combout(\processador|alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~8 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneii_lcell_comb \processador|alu|Add0~9 (
// Equation(s):
// \processador|alu|Add0~9_combout  = \processador|BusWires [3] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [3]),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~9 .lut_mask = 16'h0FF0;
defparam \processador|alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneii_lcell_comb \processador|A_reg|R_output[1]~feeder (
// Equation(s):
// \processador|A_reg|R_output[1]~feeder_combout  = \processador|BusWires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|A_reg|R_output[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|A_reg|R_output[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|A_reg|R_output[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N25
cycloneii_lcell_ff \processador|A_reg|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|A_reg|R_output[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [1]));

// Location: LCCOMB_X15_Y18_N16
cycloneii_lcell_comb \processador|alu|Add0~3 (
// Equation(s):
// \processador|alu|Add0~3_cout  = CARRY(\processador|CU|ALUOp [0])

	.dataa(\processador|CU|ALUOp [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\processador|alu|Add0~3_cout ));
// synopsys translate_off
defparam \processador|alu|Add0~3 .lut_mask = 16'h00AA;
defparam \processador|alu|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneii_lcell_comb \processador|alu|Add0~4 (
// Equation(s):
// \processador|alu|Add0~4_combout  = (\processador|alu|Add0~1_combout  & ((\processador|A_reg|R_output [0] & (\processador|alu|Add0~3_cout  & VCC)) # (!\processador|A_reg|R_output [0] & (!\processador|alu|Add0~3_cout )))) # (!\processador|alu|Add0~1_combout 
//  & ((\processador|A_reg|R_output [0] & (!\processador|alu|Add0~3_cout )) # (!\processador|A_reg|R_output [0] & ((\processador|alu|Add0~3_cout ) # (GND)))))
// \processador|alu|Add0~5  = CARRY((\processador|alu|Add0~1_combout  & (!\processador|A_reg|R_output [0] & !\processador|alu|Add0~3_cout )) # (!\processador|alu|Add0~1_combout  & ((!\processador|alu|Add0~3_cout ) # (!\processador|A_reg|R_output [0]))))

	.dataa(\processador|alu|Add0~1_combout ),
	.datab(\processador|A_reg|R_output [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~3_cout ),
	.combout(\processador|alu|Add0~4_combout ),
	.cout(\processador|alu|Add0~5 ));
// synopsys translate_off
defparam \processador|alu|Add0~4 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneii_lcell_comb \processador|alu|Add0~13 (
// Equation(s):
// \processador|alu|Add0~13_combout  = ((\processador|A_reg|R_output [3] $ (\processador|alu|Add0~9_combout  $ (!\processador|alu|Add0~12 )))) # (GND)
// \processador|alu|Add0~14  = CARRY((\processador|A_reg|R_output [3] & ((\processador|alu|Add0~9_combout ) # (!\processador|alu|Add0~12 ))) # (!\processador|A_reg|R_output [3] & (\processador|alu|Add0~9_combout  & !\processador|alu|Add0~12 )))

	.dataa(\processador|A_reg|R_output [3]),
	.datab(\processador|alu|Add0~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~12 ),
	.combout(\processador|alu|Add0~13_combout ),
	.cout(\processador|alu|Add0~14 ));
// synopsys translate_off
defparam \processador|alu|Add0~13 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneii_lcell_comb \processador|alu|Add0~15 (
// Equation(s):
// \processador|alu|Add0~15_combout  = (\processador|A_reg|R_output [4] & ((\processador|alu|Add0~8_combout  & (\processador|alu|Add0~14  & VCC)) # (!\processador|alu|Add0~8_combout  & (!\processador|alu|Add0~14 )))) # (!\processador|A_reg|R_output [4] & 
// ((\processador|alu|Add0~8_combout  & (!\processador|alu|Add0~14 )) # (!\processador|alu|Add0~8_combout  & ((\processador|alu|Add0~14 ) # (GND)))))
// \processador|alu|Add0~16  = CARRY((\processador|A_reg|R_output [4] & (!\processador|alu|Add0~8_combout  & !\processador|alu|Add0~14 )) # (!\processador|A_reg|R_output [4] & ((!\processador|alu|Add0~14 ) # (!\processador|alu|Add0~8_combout ))))

	.dataa(\processador|A_reg|R_output [4]),
	.datab(\processador|alu|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~14 ),
	.combout(\processador|alu|Add0~15_combout ),
	.cout(\processador|alu|Add0~16 ));
// synopsys translate_off
defparam \processador|alu|Add0~15 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneii_lcell_comb \processador|alu|Add0~18 (
// Equation(s):
// \processador|alu|Add0~18_combout  = ((\processador|A_reg|R_output [5] $ (\processador|alu|Add0~17_combout  $ (!\processador|alu|Add0~16 )))) # (GND)
// \processador|alu|Add0~19  = CARRY((\processador|A_reg|R_output [5] & ((\processador|alu|Add0~17_combout ) # (!\processador|alu|Add0~16 ))) # (!\processador|A_reg|R_output [5] & (\processador|alu|Add0~17_combout  & !\processador|alu|Add0~16 )))

	.dataa(\processador|A_reg|R_output [5]),
	.datab(\processador|alu|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~16 ),
	.combout(\processador|alu|Add0~18_combout ),
	.cout(\processador|alu|Add0~19 ));
// synopsys translate_off
defparam \processador|alu|Add0~18 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneii_lcell_comb \processador|alu|Add0~24 (
// Equation(s):
// \processador|alu|Add0~24_combout  = ((\processador|A_reg|R_output [7] $ (\processador|alu|Add0~23_combout  $ (!\processador|alu|Add0~22 )))) # (GND)
// \processador|alu|Add0~25  = CARRY((\processador|A_reg|R_output [7] & ((\processador|alu|Add0~23_combout ) # (!\processador|alu|Add0~22 ))) # (!\processador|A_reg|R_output [7] & (\processador|alu|Add0~23_combout  & !\processador|alu|Add0~22 )))

	.dataa(\processador|A_reg|R_output [7]),
	.datab(\processador|alu|Add0~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~22 ),
	.combout(\processador|alu|Add0~24_combout ),
	.cout(\processador|alu|Add0~25 ));
// synopsys translate_off
defparam \processador|alu|Add0~24 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneii_lcell_comb \processador|alu|Add0~27 (
// Equation(s):
// \processador|alu|Add0~27_combout  = (\processador|alu|Add0~26_combout  & ((\processador|A_reg|R_output [8] & (\processador|alu|Add0~25  & VCC)) # (!\processador|A_reg|R_output [8] & (!\processador|alu|Add0~25 )))) # (!\processador|alu|Add0~26_combout  & 
// ((\processador|A_reg|R_output [8] & (!\processador|alu|Add0~25 )) # (!\processador|A_reg|R_output [8] & ((\processador|alu|Add0~25 ) # (GND)))))
// \processador|alu|Add0~28  = CARRY((\processador|alu|Add0~26_combout  & (!\processador|A_reg|R_output [8] & !\processador|alu|Add0~25 )) # (!\processador|alu|Add0~26_combout  & ((!\processador|alu|Add0~25 ) # (!\processador|A_reg|R_output [8]))))

	.dataa(\processador|alu|Add0~26_combout ),
	.datab(\processador|A_reg|R_output [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~25 ),
	.combout(\processador|alu|Add0~27_combout ),
	.cout(\processador|alu|Add0~28 ));
// synopsys translate_off
defparam \processador|alu|Add0~27 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneii_lcell_comb \processador|alu|Add0~30 (
// Equation(s):
// \processador|alu|Add0~30_combout  = ((\processador|A_reg|R_output [9] $ (\processador|alu|Add0~29_combout  $ (!\processador|alu|Add0~28 )))) # (GND)
// \processador|alu|Add0~31  = CARRY((\processador|A_reg|R_output [9] & ((\processador|alu|Add0~29_combout ) # (!\processador|alu|Add0~28 ))) # (!\processador|A_reg|R_output [9] & (\processador|alu|Add0~29_combout  & !\processador|alu|Add0~28 )))

	.dataa(\processador|A_reg|R_output [9]),
	.datab(\processador|alu|Add0~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~28 ),
	.combout(\processador|alu|Add0~30_combout ),
	.cout(\processador|alu|Add0~31 ));
// synopsys translate_off
defparam \processador|alu|Add0~30 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneii_lcell_comb \processador|alu|Add0~33 (
// Equation(s):
// \processador|alu|Add0~33_combout  = (\processador|alu|Add0~32_combout  & ((\processador|A_reg|R_output [10] & (\processador|alu|Add0~31  & VCC)) # (!\processador|A_reg|R_output [10] & (!\processador|alu|Add0~31 )))) # (!\processador|alu|Add0~32_combout  & 
// ((\processador|A_reg|R_output [10] & (!\processador|alu|Add0~31 )) # (!\processador|A_reg|R_output [10] & ((\processador|alu|Add0~31 ) # (GND)))))
// \processador|alu|Add0~34  = CARRY((\processador|alu|Add0~32_combout  & (!\processador|A_reg|R_output [10] & !\processador|alu|Add0~31 )) # (!\processador|alu|Add0~32_combout  & ((!\processador|alu|Add0~31 ) # (!\processador|A_reg|R_output [10]))))

	.dataa(\processador|alu|Add0~32_combout ),
	.datab(\processador|A_reg|R_output [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~31 ),
	.combout(\processador|alu|Add0~33_combout ),
	.cout(\processador|alu|Add0~34 ));
// synopsys translate_off
defparam \processador|alu|Add0~33 .lut_mask = 16'h9617;
defparam \processador|alu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneii_lcell_comb \processador|alu|ShiftLeft0~22 (
// Equation(s):
// \processador|alu|ShiftLeft0~22_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [5])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [6])))

	.dataa(\processador|A_reg|R_output [5]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [6]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~22 .lut_mask = 16'hAAF0;
defparam \processador|alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneii_lcell_comb \processador|alu|ShiftLeft0~12 (
// Equation(s):
// \processador|alu|ShiftLeft0~12_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [3])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [4])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [3]),
	.datac(\processador|A_reg|R_output [4]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~12 .lut_mask = 16'hCCF0;
defparam \processador|alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cycloneii_lcell_comb \processador|alu|ShiftLeft0~23 (
// Equation(s):
// \processador|alu|ShiftLeft0~23_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~12_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~22_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftLeft0~22_combout ),
	.datad(\processador|alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~23 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneii_lcell_comb \processador|alu|Mux1~3 (
// Equation(s):
// \processador|alu|Mux1~3_combout  = (\processador|CU|ALUOp [0] & (!\processador|BusWires [3] & !\processador|alu|ShiftLeft0~7_combout ))

	.dataa(\processador|CU|ALUOp [0]),
	.datab(vcc),
	.datac(\processador|BusWires [3]),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~3 .lut_mask = 16'h000A;
defparam \processador|alu|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \processador|alu|ALU_output~4 (
// Equation(s):
// \processador|alu|ALU_output~4_combout  = (\processador|BusWires [10]) # (\processador|A_reg|R_output [10])

	.dataa(vcc),
	.datab(\processador|BusWires [10]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [10]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~4 .lut_mask = 16'hFFCC;
defparam \processador|alu|ALU_output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneii_lcell_comb \processador|alu|Mux8~0 (
// Equation(s):
// \processador|alu|Mux8~0_combout  = ((\processador|BusWires [3] & !\processador|alu|ShiftLeft0~7_combout )) # (!\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|BusWires [3]),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~0 .lut_mask = 16'h33F3;
defparam \processador|alu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneii_lcell_comb \processador|alu|ShiftLeft0~17 (
// Equation(s):
// \processador|alu|ShiftLeft0~17_combout  = (!\processador|BusWires [0] & ((\processador|BusWires [1] & ((\processador|A_reg|R_output [0]))) # (!\processador|BusWires [1] & (\processador|A_reg|R_output [2]))))

	.dataa(\processador|A_reg|R_output [2]),
	.datab(\processador|A_reg|R_output [0]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~17 .lut_mask = 16'h0C0A;
defparam \processador|alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneii_lcell_comb \processador|alu|Mux14~2 (
// Equation(s):
// \processador|alu|Mux14~2_combout  = (\processador|BusWires [0] & !\processador|BusWires [1])

	.dataa(\processador|BusWires [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~2 .lut_mask = 16'h00AA;
defparam \processador|alu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneii_lcell_comb \processador|alu|ShiftLeft0~18 (
// Equation(s):
// \processador|alu|ShiftLeft0~18_combout  = (!\processador|BusWires [2] & ((\processador|alu|ShiftLeft0~17_combout ) # ((\processador|A_reg|R_output [1] & \processador|alu|Mux14~2_combout ))))

	.dataa(\processador|A_reg|R_output [1]),
	.datab(\processador|alu|ShiftLeft0~17_combout ),
	.datac(\processador|BusWires [2]),
	.datad(\processador|alu|Mux14~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~18 .lut_mask = 16'h0E0C;
defparam \processador|alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneii_lcell_comb \processador|alu|Mux10~0 (
// Equation(s):
// \processador|alu|Mux10~0_combout  = (\processador|alu|Mux8~1_combout  & (((\processador|alu|Mux8~0_combout  & \processador|alu|ShiftLeft0~18_combout )))) # (!\processador|alu|Mux8~1_combout  & ((\processador|alu|ALU_output~4_combout ) # 
// ((!\processador|alu|Mux8~0_combout ))))

	.dataa(\processador|alu|Mux8~1_combout ),
	.datab(\processador|alu|ALU_output~4_combout ),
	.datac(\processador|alu|Mux8~0_combout ),
	.datad(\processador|alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux10~0 .lut_mask = 16'hE545;
defparam \processador|alu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneii_lcell_comb \processador|alu|Mux10~1 (
// Equation(s):
// \processador|alu|Mux10~1_combout  = (\processador|alu|Mux1~3_combout  & ((\processador|alu|Mux10~0_combout  & (\processador|alu|ShiftLeft0~36_combout )) # (!\processador|alu|Mux10~0_combout  & ((\processador|alu|ShiftLeft0~23_combout ))))) # 
// (!\processador|alu|Mux1~3_combout  & (((\processador|alu|Mux10~0_combout ))))

	.dataa(\processador|alu|ShiftLeft0~36_combout ),
	.datab(\processador|alu|ShiftLeft0~23_combout ),
	.datac(\processador|alu|Mux1~3_combout ),
	.datad(\processador|alu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux10~1 .lut_mask = 16'hAFC0;
defparam \processador|alu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneii_lcell_comb \processador|alu|Mux10~2 (
// Equation(s):
// \processador|alu|Mux10~2_combout  = (!\processador|CU|ALUOp [2] & ((\processador|CU|ALUOp [1] & ((\processador|alu|Mux10~1_combout ))) # (!\processador|CU|ALUOp [1] & (\processador|alu|Add0~33_combout ))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Add0~33_combout ),
	.datad(\processador|alu|Mux10~1_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux10~2 .lut_mask = 16'h5410;
defparam \processador|alu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneii_lcell_comb \processador|alu|Mux10~3 (
// Equation(s):
// \processador|alu|Mux10~3_combout  = (\processador|alu|Mux10~2_combout ) # ((\processador|alu|ShiftRight0~35_combout  & \processador|alu|Mux11~0_combout ))

	.dataa(\processador|alu|ShiftRight0~35_combout ),
	.datab(vcc),
	.datac(\processador|alu|Mux11~0_combout ),
	.datad(\processador|alu|Mux10~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux10~3 .lut_mask = 16'hFFA0;
defparam \processador|alu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneii_lcell_comb \processador|alu|ALU_output[10] (
// Equation(s):
// \processador|alu|ALU_output [10] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [10])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux10~3_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [10]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux10~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [10]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[10] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneii_lcell_comb \processador|CU|Gin~5 (
// Equation(s):
// \processador|CU|Gin~5_combout  = (!\processador|IR_reg|R_output [9] & (\processador|CU|Gin~4_combout  & ((!\processador|IR_reg|R_output [7]) # (!\processador|IR_reg|R_output [8]))))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [8]),
	.datac(\processador|CU|Gin~4_combout ),
	.datad(\processador|IR_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Gin~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Gin~5 .lut_mask = 16'h1050;
defparam \processador|CU|Gin~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N17
cycloneii_lcell_ff \processador|G_reg|R_output[10] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [10]));

// Location: LCFF_X17_Y20_N1
cycloneii_lcell_ff \processador|reg_dout|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [9]));

// Location: LCFF_X19_Y16_N31
cycloneii_lcell_ff \processador|reg_dout|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [10]));

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \processador|reg_dout|R_output[11]~feeder (
// Equation(s):
// \processador|reg_dout|R_output[11]~feeder_combout  = \processador|BusWires [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [11]),
	.cin(gnd),
	.combout(\processador|reg_dout|R_output[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_dout|R_output[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_dout|R_output[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y17_N21
cycloneii_lcell_ff \processador|reg_dout|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_dout|R_output[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [11]));

// Location: LCFF_X21_Y17_N27
cycloneii_lcell_ff \processador|reg_dout|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [12]));

// Location: LCCOMB_X19_Y16_N20
cycloneii_lcell_comb \processador|reg_dout|R_output[13]~feeder (
// Equation(s):
// \processador|reg_dout|R_output[13]~feeder_combout  = \processador|BusWires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|reg_dout|R_output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_dout|R_output[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_dout|R_output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N21
cycloneii_lcell_ff \processador|reg_dout|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_dout|R_output[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [13]));

// Location: LCFF_X19_Y15_N11
cycloneii_lcell_ff \processador|R3|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [14]));

// Location: LCCOMB_X18_Y15_N14
cycloneii_lcell_comb \processador|Selector14~2 (
// Equation(s):
// \processador|Selector14~2_combout  = (\processador|R4|R_output [14] & ((\processador|Equal6~1_combout ) # ((\processador|R3|R_output [14] & \processador|Equal5~1_combout )))) # (!\processador|R4|R_output [14] & (((\processador|R3|R_output [14] & 
// \processador|Equal5~1_combout ))))

	.dataa(\processador|R4|R_output [14]),
	.datab(\processador|Equal6~1_combout ),
	.datac(\processador|R3|R_output [14]),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~2 .lut_mask = 16'hF888;
defparam \processador|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N15
cycloneii_lcell_ff \processador|A_reg|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [14]));

// Location: LCCOMB_X16_Y20_N18
cycloneii_lcell_comb \processador|alu|ShiftLeft0~9 (
// Equation(s):
// \processador|alu|ShiftLeft0~9_combout  = (!\processador|BusWires [1] & !\processador|BusWires [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [1]),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~9 .lut_mask = 16'h000F;
defparam \processador|alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
cycloneii_lcell_comb \processador|alu|ShiftRight0~42 (
// Equation(s):
// \processador|alu|ShiftRight0~42_combout  = (\processador|alu|ShiftLeft0~9_combout  & ((\processador|BusWires [0] & (\processador|A_reg|R_output [15])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [14])))))

	.dataa(\processador|A_reg|R_output [15]),
	.datab(\processador|A_reg|R_output [14]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~42 .lut_mask = 16'hAC00;
defparam \processador|alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneii_lcell_comb \processador|alu|Mux14~3 (
// Equation(s):
// \processador|alu|Mux14~3_combout  = (\processador|CU|ALUOp [1] & ((\processador|BusWires [3]) # (!\processador|CU|ALUOp [0])))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(vcc),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~3 .lut_mask = 16'h88CC;
defparam \processador|alu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneii_lcell_comb \processador|alu|ShiftLeft0~25 (
// Equation(s):
// \processador|alu|ShiftLeft0~25_combout  = (\processador|BusWires [2] & ((\processador|alu|ShiftLeft0~24_combout ) # ((\processador|alu|ShiftLeft0~17_combout )))) # (!\processador|BusWires [2] & (((\processador|alu|ShiftLeft0~23_combout ))))

	.dataa(\processador|alu|ShiftLeft0~24_combout ),
	.datab(\processador|alu|ShiftLeft0~17_combout ),
	.datac(\processador|BusWires [2]),
	.datad(\processador|alu|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~25 .lut_mask = 16'hEFE0;
defparam \processador|alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneii_lcell_comb \processador|alu|Add0~44 (
// Equation(s):
// \processador|alu|Add0~44_combout  = \processador|BusWires [14] $ (\processador|CU|ALUOp [0])

	.dataa(vcc),
	.datab(\processador|BusWires [14]),
	.datac(\processador|CU|ALUOp [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Add0~44 .lut_mask = 16'h3C3C;
defparam \processador|alu|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneii_lcell_comb \processador|alu|Add0~42 (
// Equation(s):
// \processador|alu|Add0~42_combout  = ((\processador|A_reg|R_output [13] $ (\processador|alu|Add0~41_combout  $ (!\processador|alu|Add0~40 )))) # (GND)
// \processador|alu|Add0~43  = CARRY((\processador|A_reg|R_output [13] & ((\processador|alu|Add0~41_combout ) # (!\processador|alu|Add0~40 ))) # (!\processador|A_reg|R_output [13] & (\processador|alu|Add0~41_combout  & !\processador|alu|Add0~40 )))

	.dataa(\processador|A_reg|R_output [13]),
	.datab(\processador|alu|Add0~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~40 ),
	.combout(\processador|alu|Add0~42_combout ),
	.cout(\processador|alu|Add0~43 ));
// synopsys translate_off
defparam \processador|alu|Add0~42 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
cycloneii_lcell_comb \processador|alu|Mux14~4 (
// Equation(s):
// \processador|alu|Mux14~4_combout  = (\processador|BusWires [2]) # ((\processador|BusWires [0] & !\processador|BusWires [1]))

	.dataa(\processador|BusWires [0]),
	.datab(vcc),
	.datac(\processador|BusWires [2]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~4 .lut_mask = 16'hF0FA;
defparam \processador|alu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N2
cycloneii_lcell_comb \processador|alu|ShiftLeft0~35 (
// Equation(s):
// \processador|alu|ShiftLeft0~35_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [9]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [10]))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [10]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|A_reg|R_output [9]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~35 .lut_mask = 16'hFC0C;
defparam \processador|alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N10
cycloneii_lcell_comb \processador|alu|ShiftLeft0~30 (
// Equation(s):
// \processador|alu|ShiftLeft0~30_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [7]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [8]))

	.dataa(\processador|BusWires [0]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [8]),
	.datad(\processador|A_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~30 .lut_mask = 16'hFA50;
defparam \processador|alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
cycloneii_lcell_comb \processador|alu|ShiftLeft0~36 (
// Equation(s):
// \processador|alu|ShiftLeft0~36_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~30_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~35_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftLeft0~35_combout ),
	.datad(\processador|alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~36 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
cycloneii_lcell_comb \processador|alu|Mux14~5 (
// Equation(s):
// \processador|alu|Mux14~5_combout  = (\processador|alu|Mux14~4_combout  & (((!\processador|alu|ShiftLeft0~9_combout )))) # (!\processador|alu|Mux14~4_combout  & ((\processador|alu|ShiftLeft0~9_combout  & ((\processador|A_reg|R_output [14]))) # 
// (!\processador|alu|ShiftLeft0~9_combout  & (\processador|alu|ShiftLeft0~39_combout ))))

	.dataa(\processador|alu|ShiftLeft0~39_combout ),
	.datab(\processador|alu|Mux14~4_combout ),
	.datac(\processador|A_reg|R_output [14]),
	.datad(\processador|alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~5 .lut_mask = 16'h30EE;
defparam \processador|alu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cycloneii_lcell_comb \processador|alu|Mux14~6 (
// Equation(s):
// \processador|alu|Mux14~6_combout  = (\processador|alu|Mux14~4_combout  & ((\processador|alu|Mux14~5_combout  & ((\processador|alu|ShiftLeft0~36_combout ))) # (!\processador|alu|Mux14~5_combout  & (\processador|A_reg|R_output [13])))) # 
// (!\processador|alu|Mux14~4_combout  & (((\processador|alu|Mux14~5_combout ))))

	.dataa(\processador|A_reg|R_output [13]),
	.datab(\processador|alu|Mux14~4_combout ),
	.datac(\processador|alu|ShiftLeft0~36_combout ),
	.datad(\processador|alu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~6 .lut_mask = 16'hF388;
defparam \processador|alu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneii_lcell_comb \processador|alu|Mux14~7 (
// Equation(s):
// \processador|alu|Mux14~7_combout  = (\processador|alu|Mux1~6_combout  & ((\processador|alu|Mux14~3_combout ) # ((\processador|alu|Mux14~6_combout )))) # (!\processador|alu|Mux1~6_combout  & (!\processador|alu|Mux14~3_combout  & 
// (\processador|alu|Add0~45_combout )))

	.dataa(\processador|alu|Mux1~6_combout ),
	.datab(\processador|alu|Mux14~3_combout ),
	.datac(\processador|alu|Add0~45_combout ),
	.datad(\processador|alu|Mux14~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~7 .lut_mask = 16'hBA98;
defparam \processador|alu|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneii_lcell_comb \processador|alu|Mux14~8 (
// Equation(s):
// \processador|alu|Mux14~8_combout  = (\processador|alu|Mux14~3_combout  & ((\processador|alu|Mux14~7_combout  & ((\processador|alu|ShiftLeft0~25_combout ))) # (!\processador|alu|Mux14~7_combout  & (\processador|alu|ALU_output~8_combout )))) # 
// (!\processador|alu|Mux14~3_combout  & (((\processador|alu|Mux14~7_combout ))))

	.dataa(\processador|alu|ALU_output~8_combout ),
	.datab(\processador|alu|Mux14~3_combout ),
	.datac(\processador|alu|ShiftLeft0~25_combout ),
	.datad(\processador|alu|Mux14~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~8 .lut_mask = 16'hF388;
defparam \processador|alu|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneii_lcell_comb \processador|alu|Mux14~9 (
// Equation(s):
// \processador|alu|Mux14~9_combout  = (\processador|alu|Mux14~10_combout  & ((\processador|alu|Mux14~8_combout ) # ((\processador|alu|Mux11~0_combout  & \processador|alu|ShiftRight0~42_combout )))) # (!\processador|alu|Mux14~10_combout  & 
// (\processador|alu|Mux11~0_combout  & (\processador|alu|ShiftRight0~42_combout )))

	.dataa(\processador|alu|Mux14~10_combout ),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|ShiftRight0~42_combout ),
	.datad(\processador|alu|Mux14~8_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux14~9 .lut_mask = 16'hEAC0;
defparam \processador|alu|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneii_lcell_comb \processador|alu|ALU_output[14] (
// Equation(s):
// \processador|alu|ALU_output [14] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [14])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux14~9_combout )))

	.dataa(\processador|alu|ALU_output [14]),
	.datab(vcc),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux14~9_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [14]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[14] .lut_mask = 16'hAFA0;
defparam \processador|alu|ALU_output[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N19
cycloneii_lcell_ff \processador|G_reg|R_output[14] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [14]));

// Location: LCCOMB_X16_Y15_N6
cycloneii_lcell_comb \processador|Selector14~4 (
// Equation(s):
// \processador|Selector14~4_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [14] & ((\processador|CU|DINout~0_combout ) # ((\processador|G_reg|R_output [14] & \processador|CU|Gout~1_combout )))) # 
// (!\mem_data|altsyncram_component|auto_generated|q_a [14] & (((\processador|G_reg|R_output [14] & \processador|CU|Gout~1_combout ))))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [14]),
	.datab(\processador|CU|DINout~0_combout ),
	.datac(\processador|G_reg|R_output [14]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~4 .lut_mask = 16'hF888;
defparam \processador|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N3
cycloneii_lcell_ff \processador|R2|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [14]));

// Location: LCCOMB_X17_Y15_N26
cycloneii_lcell_comb \processador|Selector14~3 (
// Equation(s):
// \processador|Selector14~3_combout  = (\processador|Equal2~0_combout  & (\processador|R2|R_output [14] & (\processador|Equal4~3_combout  & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal2~0_combout ),
	.datab(\processador|R2|R_output [14]),
	.datac(\processador|Equal4~3_combout ),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~3 .lut_mask = 16'h8000;
defparam \processador|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneii_lcell_comb \processador|Selector14~5 (
// Equation(s):
// \processador|Selector14~5_combout  = (\processador|Selector14~4_combout ) # ((\processador|Selector14~3_combout ) # ((\processador|R0|R_output [14] & \processador|Equal2~3_combout )))

	.dataa(\processador|R0|R_output [14]),
	.datab(\processador|Equal2~3_combout ),
	.datac(\processador|Selector14~4_combout ),
	.datad(\processador|Selector14~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~5 .lut_mask = 16'hFFF8;
defparam \processador|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneii_lcell_comb \processador|R6|R_output[14]~feeder (
// Equation(s):
// \processador|R6|R_output[14]~feeder_combout  = \processador|BusWires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [14]),
	.cin(gnd),
	.combout(\processador|R6|R_output[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R6|R_output[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|R6|R_output[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N19
cycloneii_lcell_ff \processador|R6|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R6|R_output[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [14]));

// Location: LCCOMB_X19_Y15_N28
cycloneii_lcell_comb \processador|Selector14~1 (
// Equation(s):
// \processador|Selector14~1_combout  = (\processador|R7|PC_output [14] & ((\processador|Equal9~0_combout ) # ((\processador|R6|R_output [14] & \processador|Equal8~0_combout )))) # (!\processador|R7|PC_output [14] & (\processador|R6|R_output [14] & 
// ((\processador|Equal8~0_combout ))))

	.dataa(\processador|R7|PC_output [14]),
	.datab(\processador|R6|R_output [14]),
	.datac(\processador|Equal9~0_combout ),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~1 .lut_mask = 16'hECA0;
defparam \processador|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneii_lcell_comb \processador|Selector14~6 (
// Equation(s):
// \processador|Selector14~6_combout  = (\processador|Selector14~0_combout ) # ((\processador|Selector14~2_combout ) # ((\processador|Selector14~5_combout ) # (\processador|Selector14~1_combout )))

	.dataa(\processador|Selector14~0_combout ),
	.datab(\processador|Selector14~2_combout ),
	.datac(\processador|Selector14~5_combout ),
	.datad(\processador|Selector14~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector14~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector14~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneii_lcell_comb \processador|BusWires[14] (
// Equation(s):
// \processador|BusWires [14] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector14~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [14]))

	.dataa(vcc),
	.datab(\processador|BusWires [14]),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector14~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [14]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[14] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y17_N3
cycloneii_lcell_ff \processador|reg_dout|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [14]));

// Location: LCFF_X17_Y15_N17
cycloneii_lcell_ff \processador|reg_dout|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [15]));

// Location: LCCOMB_X20_Y17_N4
cycloneii_lcell_comb \processador|Selector10~4 (
// Equation(s):
// \processador|Selector10~4_combout  = (\processador|CU|DINout~0_combout  & ((\mem_data|altsyncram_component|auto_generated|q_a [10]) # ((\processador|G_reg|R_output [10] & \processador|CU|Gout~1_combout )))) # (!\processador|CU|DINout~0_combout  & 
// (\processador|G_reg|R_output [10] & ((\processador|CU|Gout~1_combout ))))

	.dataa(\processador|CU|DINout~0_combout ),
	.datab(\processador|G_reg|R_output [10]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [10]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~4 .lut_mask = 16'hECA0;
defparam \processador|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N27
cycloneii_lcell_ff \processador|R2|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [10]));

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \processador|Selector10~3 (
// Equation(s):
// \processador|Selector10~3_combout  = (\processador|Equal2~0_combout  & (\processador|R2|R_output [10] & (\processador|Equal4~2_combout  & \processador|Equal4~3_combout )))

	.dataa(\processador|Equal2~0_combout ),
	.datab(\processador|R2|R_output [10]),
	.datac(\processador|Equal4~2_combout ),
	.datad(\processador|Equal4~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~3 .lut_mask = 16'h8000;
defparam \processador|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneii_lcell_comb \processador|Selector10~5 (
// Equation(s):
// \processador|Selector10~5_combout  = (\processador|Selector10~4_combout ) # ((\processador|Selector10~3_combout ) # ((\processador|R0|R_output [10] & \processador|Equal2~3_combout )))

	.dataa(\processador|R0|R_output [10]),
	.datab(\processador|Selector10~4_combout ),
	.datac(\processador|Equal2~3_combout ),
	.datad(\processador|Selector10~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N23
cycloneii_lcell_ff \processador|R1|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [10]));

// Location: LCCOMB_X19_Y16_N0
cycloneii_lcell_comb \processador|Selector10~0 (
// Equation(s):
// \processador|Selector10~0_combout  = (\processador|R5|R_output [10] & ((\processador|Equal7~2_combout ) # ((\processador|R1|R_output [10] & \processador|Equal3~1_combout )))) # (!\processador|R5|R_output [10] & (\processador|R1|R_output [10] & 
// ((\processador|Equal3~1_combout ))))

	.dataa(\processador|R5|R_output [10]),
	.datab(\processador|R1|R_output [10]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~0 .lut_mask = 16'hECA0;
defparam \processador|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneii_lcell_comb \processador|Selector10~6 (
// Equation(s):
// \processador|Selector10~6_combout  = (\processador|Selector10~1_combout ) # ((\processador|Selector10~2_combout ) # ((\processador|Selector10~5_combout ) # (\processador|Selector10~0_combout )))

	.dataa(\processador|Selector10~1_combout ),
	.datab(\processador|Selector10~2_combout ),
	.datac(\processador|Selector10~5_combout ),
	.datad(\processador|Selector10~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector10~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector10~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneii_lcell_comb \processador|BusWires[10] (
// Equation(s):
// \processador|BusWires [10] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector10~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [10]))

	.dataa(vcc),
	.datab(\processador|BusWires [10]),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector10~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [10]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[10] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \processador|A_reg|R_output[10]~feeder (
// Equation(s):
// \processador|A_reg|R_output[10]~feeder_combout  = \processador|BusWires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [10]),
	.cin(gnd),
	.combout(\processador|A_reg|R_output[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|A_reg|R_output[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|A_reg|R_output[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N23
cycloneii_lcell_ff \processador|A_reg|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|A_reg|R_output[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [10]));

// Location: LCCOMB_X15_Y17_N8
cycloneii_lcell_comb \processador|alu|Add0~36 (
// Equation(s):
// \processador|alu|Add0~36_combout  = ((\processador|A_reg|R_output [11] $ (\processador|alu|Add0~35_combout  $ (!\processador|alu|Add0~34 )))) # (GND)
// \processador|alu|Add0~37  = CARRY((\processador|A_reg|R_output [11] & ((\processador|alu|Add0~35_combout ) # (!\processador|alu|Add0~34 ))) # (!\processador|A_reg|R_output [11] & (\processador|alu|Add0~35_combout  & !\processador|alu|Add0~34 )))

	.dataa(\processador|A_reg|R_output [11]),
	.datab(\processador|alu|Add0~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|Add0~34 ),
	.combout(\processador|alu|Add0~36_combout ),
	.cout(\processador|alu|Add0~37 ));
// synopsys translate_off
defparam \processador|alu|Add0~36 .lut_mask = 16'h698E;
defparam \processador|alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneii_lcell_comb \processador|alu|ShiftLeft0~5 (
// Equation(s):
// \processador|alu|ShiftLeft0~5_combout  = (\processador|BusWires [8]) # ((\processador|BusWires [9]) # ((\processador|BusWires [10]) # (\processador|BusWires [11])))

	.dataa(\processador|BusWires [8]),
	.datab(\processador|BusWires [9]),
	.datac(\processador|BusWires [10]),
	.datad(\processador|BusWires [11]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~5 .lut_mask = 16'hFFFE;
defparam \processador|alu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneii_lcell_comb \processador|alu|Mux4~5 (
// Equation(s):
// \processador|alu|Mux4~5_combout  = (!\processador|alu|ShiftLeft0~4_combout  & (\processador|CU|ALUOp [1] & (!\processador|alu|ShiftLeft0~6_combout  & !\processador|alu|ShiftLeft0~5_combout )))

	.dataa(\processador|alu|ShiftLeft0~4_combout ),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|ShiftLeft0~6_combout ),
	.datad(\processador|alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~5 .lut_mask = 16'h0004;
defparam \processador|alu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N5
cycloneii_lcell_ff \processador|A_reg|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [13]));

// Location: LCCOMB_X19_Y19_N4
cycloneii_lcell_comb \processador|alu|ShiftRight0~6 (
// Equation(s):
// \processador|alu|ShiftRight0~6_combout  = (!\processador|BusWires [0] & ((\processador|BusWires [1] & (\processador|A_reg|R_output [15])) # (!\processador|BusWires [1] & ((\processador|A_reg|R_output [13])))))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [15]),
	.datac(\processador|A_reg|R_output [13]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~6 .lut_mask = 16'h4450;
defparam \processador|alu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneii_lcell_comb \processador|alu|ShiftRight0~41 (
// Equation(s):
// \processador|alu|ShiftRight0~41_combout  = (\processador|alu|ShiftRight0~6_combout ) # ((\processador|BusWires [0] & (!\processador|BusWires [1] & \processador|A_reg|R_output [14])))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|A_reg|R_output [14]),
	.datad(\processador|alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~41 .lut_mask = 16'hFF20;
defparam \processador|alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneii_lcell_comb \processador|alu|Mux13~2 (
// Equation(s):
// \processador|alu|Mux13~2_combout  = (!\processador|BusWires [3] & (!\processador|BusWires [2] & (\processador|alu|Mux4~5_combout  & \processador|alu|ShiftRight0~41_combout )))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|BusWires [2]),
	.datac(\processador|alu|Mux4~5_combout ),
	.datad(\processador|alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13~2 .lut_mask = 16'h1000;
defparam \processador|alu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneii_lcell_comb \processador|alu|Mux13~3 (
// Equation(s):
// \processador|alu|Mux13~3_combout  = (\processador|alu|Mux4~2_combout  & (!\processador|alu|Mux3~0_combout )) # (!\processador|alu|Mux4~2_combout  & ((\processador|alu|Mux3~0_combout  & ((\processador|alu|Mux13~2_combout ))) # 
// (!\processador|alu|Mux3~0_combout  & (\processador|alu|Add0~42_combout ))))

	.dataa(\processador|alu|Mux4~2_combout ),
	.datab(\processador|alu|Mux3~0_combout ),
	.datac(\processador|alu|Add0~42_combout ),
	.datad(\processador|alu|Mux13~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13~3 .lut_mask = 16'h7632;
defparam \processador|alu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneii_lcell_comb \processador|alu|Mux13 (
// Equation(s):
// \processador|alu|Mux13~combout  = (\processador|alu|Mux12~8_combout  & ((\processador|alu|Mux13~3_combout  & (\processador|alu|ALU_output~7_combout )) # (!\processador|alu|Mux13~3_combout  & ((\processador|alu|Mux13~1_combout ))))) # 
// (!\processador|alu|Mux12~8_combout  & (((\processador|alu|Mux13~3_combout ))))

	.dataa(\processador|alu|ALU_output~7_combout ),
	.datab(\processador|alu|Mux12~8_combout ),
	.datac(\processador|alu|Mux13~1_combout ),
	.datad(\processador|alu|Mux13~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux13 .lut_mask = 16'hBBC0;
defparam \processador|alu|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneii_lcell_comb \processador|alu|ALU_output[13] (
// Equation(s):
// \processador|alu|ALU_output [13] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [13])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux13~combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [13]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux13~combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [13]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[13] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N31
cycloneii_lcell_ff \processador|G_reg|R_output[13] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [13]));

// Location: LCCOMB_X20_Y17_N10
cycloneii_lcell_comb \processador|Selector13~4 (
// Equation(s):
// \processador|Selector13~4_combout  = (\processador|CU|DINout~0_combout  & ((\mem_data|altsyncram_component|auto_generated|q_a [13]) # ((\processador|G_reg|R_output [13] & \processador|CU|Gout~1_combout )))) # (!\processador|CU|DINout~0_combout  & 
// (\processador|G_reg|R_output [13] & ((\processador|CU|Gout~1_combout ))))

	.dataa(\processador|CU|DINout~0_combout ),
	.datab(\processador|G_reg|R_output [13]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [13]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~4 .lut_mask = 16'hECA0;
defparam \processador|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneii_lcell_comb \processador|Selector13~3 (
// Equation(s):
// \processador|Selector13~3_combout  = (\processador|R2|R_output [13] & (\processador|Equal2~0_combout  & (\processador|Equal4~3_combout  & \processador|Equal4~2_combout )))

	.dataa(\processador|R2|R_output [13]),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|Equal4~3_combout ),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~3 .lut_mask = 16'h8000;
defparam \processador|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneii_lcell_comb \processador|Selector13~5 (
// Equation(s):
// \processador|Selector13~5_combout  = (\processador|Selector13~4_combout ) # ((\processador|Selector13~3_combout ) # ((\processador|Equal2~3_combout  & \processador|R0|R_output [13])))

	.dataa(\processador|Equal2~3_combout ),
	.datab(\processador|R0|R_output [13]),
	.datac(\processador|Selector13~4_combout ),
	.datad(\processador|Selector13~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~5 .lut_mask = 16'hFFF8;
defparam \processador|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneii_lcell_comb \processador|Selector13~6 (
// Equation(s):
// \processador|Selector13~6_combout  = (\processador|Selector13~1_combout ) # ((\processador|Selector13~0_combout ) # ((\processador|Selector13~2_combout ) # (\processador|Selector13~5_combout )))

	.dataa(\processador|Selector13~1_combout ),
	.datab(\processador|Selector13~0_combout ),
	.datac(\processador|Selector13~2_combout ),
	.datad(\processador|Selector13~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector13~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneii_lcell_comb \processador|BusWires[13] (
// Equation(s):
// \processador|BusWires [13] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector13~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [13]))

	.dataa(\processador|BusWires [13]),
	.datab(vcc),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector13~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [13]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[13] .lut_mask = 16'hFA0A;
defparam \processador|BusWires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneii_lcell_comb \processador|alu|ShiftLeft0~6 (
// Equation(s):
// \processador|alu|ShiftLeft0~6_combout  = (\processador|BusWires [14]) # ((\processador|BusWires [13]) # ((\processador|BusWires [12]) # (\processador|BusWires [15])))

	.dataa(\processador|BusWires [14]),
	.datab(\processador|BusWires [13]),
	.datac(\processador|BusWires [12]),
	.datad(\processador|BusWires [15]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~6 .lut_mask = 16'hFFFE;
defparam \processador|alu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneii_lcell_comb \processador|alu|ShiftLeft0~4 (
// Equation(s):
// \processador|alu|ShiftLeft0~4_combout  = (\processador|BusWires [6]) # ((\processador|BusWires [4]) # ((\processador|BusWires [5]) # (\processador|BusWires [7])))

	.dataa(\processador|BusWires [6]),
	.datab(\processador|BusWires [4]),
	.datac(\processador|BusWires [5]),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~4 .lut_mask = 16'hFFFE;
defparam \processador|alu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneii_lcell_comb \processador|alu|ShiftLeft0~7 (
// Equation(s):
// \processador|alu|ShiftLeft0~7_combout  = (\processador|alu|ShiftLeft0~6_combout ) # ((\processador|alu|ShiftLeft0~4_combout ) # (\processador|alu|ShiftLeft0~5_combout ))

	.dataa(vcc),
	.datab(\processador|alu|ShiftLeft0~6_combout ),
	.datac(\processador|alu|ShiftLeft0~4_combout ),
	.datad(\processador|alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~7 .lut_mask = 16'hFFFC;
defparam \processador|alu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneii_lcell_comb \processador|alu|Mux11~0 (
// Equation(s):
// \processador|alu|Mux11~0_combout  = (\processador|CU|ALUOp [2] & (!\processador|BusWires [3] & (\processador|CU|ALUOp [1] & !\processador|alu|ShiftLeft0~7_combout )))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|BusWires [3]),
	.datac(\processador|CU|ALUOp [1]),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~0 .lut_mask = 16'h0020;
defparam \processador|alu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneii_lcell_comb \processador|A_reg|R_output[12]~feeder (
// Equation(s):
// \processador|A_reg|R_output[12]~feeder_combout  = \processador|BusWires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|A_reg|R_output[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|A_reg|R_output[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|A_reg|R_output[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N29
cycloneii_lcell_ff \processador|A_reg|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|A_reg|R_output[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [12]));

// Location: LCCOMB_X19_Y19_N16
cycloneii_lcell_comb \processador|alu|ShiftRight0~25 (
// Equation(s):
// \processador|alu|ShiftRight0~25_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [13])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [12])))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [13]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [12]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~25 .lut_mask = 16'hDD88;
defparam \processador|alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneii_lcell_comb \processador|alu|ShiftRight0~24 (
// Equation(s):
// \processador|alu|ShiftRight0~24_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [15])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [14])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [15]),
	.datac(\processador|A_reg|R_output [14]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~24 .lut_mask = 16'hCCF0;
defparam \processador|alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneii_lcell_comb \processador|alu|ShiftRight0~36 (
// Equation(s):
// \processador|alu|ShiftRight0~36_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~24_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~25_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~25_combout ),
	.datad(\processador|alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~36 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneii_lcell_comb \processador|alu|ShiftRight0~19 (
// Equation(s):
// \processador|alu|ShiftRight0~19_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [9])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [8])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [9]),
	.datac(\processador|A_reg|R_output [8]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~19 .lut_mask = 16'hCCF0;
defparam \processador|alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N19
cycloneii_lcell_ff \processador|A_reg|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [11]));

// Location: LCCOMB_X19_Y19_N24
cycloneii_lcell_comb \processador|alu|ShiftRight0~18 (
// Equation(s):
// \processador|alu|ShiftRight0~18_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [11]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [10]))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [10]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [11]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~18 .lut_mask = 16'hEE44;
defparam \processador|alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneii_lcell_comb \processador|alu|ShiftRight0~20 (
// Equation(s):
// \processador|alu|ShiftRight0~20_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~18_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~19_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~19_combout ),
	.datad(\processador|alu|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~20 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneii_lcell_comb \processador|alu|ShiftRight0~37 (
// Equation(s):
// \processador|alu|ShiftRight0~37_combout  = (\processador|BusWires [2] & (\processador|alu|ShiftRight0~36_combout )) # (!\processador|BusWires [2] & ((\processador|alu|ShiftRight0~20_combout )))

	.dataa(\processador|BusWires [2]),
	.datab(vcc),
	.datac(\processador|alu|ShiftRight0~36_combout ),
	.datad(\processador|alu|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~37 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneii_lcell_comb \processador|alu|ShiftLeft0~11 (
// Equation(s):
// \processador|alu|ShiftLeft0~11_combout  = (\processador|BusWires [1] & ((\processador|BusWires [0] & ((\processador|A_reg|R_output [1]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [2]))))

	.dataa(\processador|A_reg|R_output [2]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|A_reg|R_output [1]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~11 .lut_mask = 16'hC088;
defparam \processador|alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
cycloneii_lcell_comb \processador|alu|ShiftLeft0~13 (
// Equation(s):
// \processador|alu|ShiftLeft0~13_combout  = (\processador|alu|ShiftLeft0~11_combout ) # ((!\processador|BusWires [1] & \processador|alu|ShiftLeft0~12_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftLeft0~12_combout ),
	.datad(\processador|alu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~13 .lut_mask = 16'hFF30;
defparam \processador|alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneii_lcell_comb \processador|alu|Mux8~1 (
// Equation(s):
// \processador|alu|Mux8~1_combout  = (\processador|CU|ALUOp [0] & ((\processador|BusWires [2]) # ((\processador|BusWires [3]) # (\processador|alu|ShiftLeft0~7_combout ))))

	.dataa(\processador|CU|ALUOp [0]),
	.datab(\processador|BusWires [2]),
	.datac(\processador|BusWires [3]),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~1 .lut_mask = 16'hAAA8;
defparam \processador|alu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneii_lcell_comb \processador|alu|ShiftLeft0~32 (
// Equation(s):
// \processador|alu|ShiftLeft0~32_combout  = (\processador|A_reg|R_output [0] & (!\processador|BusWires [1] & (!\processador|BusWires [0] & !\processador|BusWires [2])))

	.dataa(\processador|A_reg|R_output [0]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~32 .lut_mask = 16'h0002;
defparam \processador|alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneii_lcell_comb \processador|alu|Mux8~2 (
// Equation(s):
// \processador|alu|Mux8~2_combout  = (\processador|alu|Mux8~1_combout  & (((\processador|alu|ShiftLeft0~32_combout  & \processador|alu|Mux8~0_combout )))) # (!\processador|alu|Mux8~1_combout  & ((\processador|alu|ALU_output~2_combout ) # 
// ((!\processador|alu|Mux8~0_combout ))))

	.dataa(\processador|alu|ALU_output~2_combout ),
	.datab(\processador|alu|Mux8~1_combout ),
	.datac(\processador|alu|ShiftLeft0~32_combout ),
	.datad(\processador|alu|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~2 .lut_mask = 16'hE233;
defparam \processador|alu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneii_lcell_comb \processador|alu|ShiftLeft0~31 (
// Equation(s):
// \processador|alu|ShiftLeft0~31_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~22_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftLeft0~30_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftLeft0~30_combout ),
	.datad(\processador|alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~31 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneii_lcell_comb \processador|alu|Mux8~3 (
// Equation(s):
// \processador|alu|Mux8~3_combout  = (\processador|alu|Mux1~3_combout  & ((\processador|alu|Mux8~2_combout  & ((\processador|alu|ShiftLeft0~31_combout ))) # (!\processador|alu|Mux8~2_combout  & (\processador|alu|ShiftLeft0~13_combout )))) # 
// (!\processador|alu|Mux1~3_combout  & (((\processador|alu|Mux8~2_combout ))))

	.dataa(\processador|alu|Mux1~3_combout ),
	.datab(\processador|alu|ShiftLeft0~13_combout ),
	.datac(\processador|alu|Mux8~2_combout ),
	.datad(\processador|alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~3 .lut_mask = 16'hF858;
defparam \processador|alu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneii_lcell_comb \processador|alu|Mux8~4 (
// Equation(s):
// \processador|alu|Mux8~4_combout  = (!\processador|CU|ALUOp [2] & ((\processador|CU|ALUOp [1] & ((\processador|alu|Mux8~3_combout ))) # (!\processador|CU|ALUOp [1] & (\processador|alu|Add0~27_combout ))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Add0~27_combout ),
	.datad(\processador|alu|Mux8~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~4 .lut_mask = 16'h5410;
defparam \processador|alu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneii_lcell_comb \processador|alu|Mux8~5 (
// Equation(s):
// \processador|alu|Mux8~5_combout  = (\processador|alu|Mux8~4_combout ) # ((\processador|alu|Mux11~0_combout  & \processador|alu|ShiftRight0~37_combout ))

	.dataa(vcc),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|ShiftRight0~37_combout ),
	.datad(\processador|alu|Mux8~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux8~5 .lut_mask = 16'hFFC0;
defparam \processador|alu|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneii_lcell_comb \processador|alu|ALU_output[8] (
// Equation(s):
// \processador|alu|ALU_output [8] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [8])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux8~5_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [8]),
	.datac(\processador|alu|Mux8~5_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [8]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[8] .lut_mask = 16'hCCF0;
defparam \processador|alu|ALU_output[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y16_N27
cycloneii_lcell_ff \processador|G_reg|R_output[8] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [8]));

// Location: LCCOMB_X16_Y17_N18
cycloneii_lcell_comb \processador|Selector8~4 (
// Equation(s):
// \processador|Selector8~4_combout  = (\processador|CU|DINout~0_combout  & ((\mem_data|altsyncram_component|auto_generated|q_a [8]) # ((\processador|G_reg|R_output [8] & \processador|CU|Gout~1_combout )))) # (!\processador|CU|DINout~0_combout  & 
// (\processador|G_reg|R_output [8] & ((\processador|CU|Gout~1_combout ))))

	.dataa(\processador|CU|DINout~0_combout ),
	.datab(\processador|G_reg|R_output [8]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [8]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~4 .lut_mask = 16'hECA0;
defparam \processador|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N3
cycloneii_lcell_ff \processador|R0|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [8]));

// Location: LCFF_X18_Y18_N19
cycloneii_lcell_ff \processador|R2|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [8]));

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \processador|Selector8~3 (
// Equation(s):
// \processador|Selector8~3_combout  = (\processador|Equal4~3_combout  & (\processador|R2|R_output [8] & (\processador|Equal2~0_combout  & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|R2|R_output [8]),
	.datac(\processador|Equal2~0_combout ),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~3 .lut_mask = 16'h8000;
defparam \processador|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \processador|Selector8~5 (
// Equation(s):
// \processador|Selector8~5_combout  = (\processador|Selector8~4_combout ) # ((\processador|Selector8~3_combout ) # ((\processador|Equal2~3_combout  & \processador|R0|R_output [8])))

	.dataa(\processador|Equal2~3_combout ),
	.datab(\processador|Selector8~4_combout ),
	.datac(\processador|R0|R_output [8]),
	.datad(\processador|Selector8~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneii_lcell_comb \processador|R5|R_output[8]~feeder (
// Equation(s):
// \processador|R5|R_output[8]~feeder_combout  = \processador|BusWires [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [8]),
	.cin(gnd),
	.combout(\processador|R5|R_output[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R5|R_output[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|R5|R_output[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N27
cycloneii_lcell_ff \processador|R5|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R5|R_output[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [8]));

// Location: LCCOMB_X19_Y18_N0
cycloneii_lcell_comb \processador|Selector8~0 (
// Equation(s):
// \processador|Selector8~0_combout  = (\processador|R1|R_output [8] & ((\processador|Equal3~1_combout ) # ((\processador|R5|R_output [8] & \processador|Equal7~2_combout )))) # (!\processador|R1|R_output [8] & (\processador|R5|R_output [8] & 
// (\processador|Equal7~2_combout )))

	.dataa(\processador|R1|R_output [8]),
	.datab(\processador|R5|R_output [8]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~0 .lut_mask = 16'hEAC0;
defparam \processador|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneii_lcell_comb \processador|R6|R_output[8]~feeder (
// Equation(s):
// \processador|R6|R_output[8]~feeder_combout  = \processador|BusWires [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [8]),
	.cin(gnd),
	.combout(\processador|R6|R_output[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R6|R_output[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|R6|R_output[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N31
cycloneii_lcell_ff \processador|R6|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R6|R_output[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [8]));

// Location: LCCOMB_X18_Y19_N12
cycloneii_lcell_comb \processador|Selector8~1 (
// Equation(s):
// \processador|Selector8~1_combout  = (\processador|R7|PC_output [8] & ((\processador|Equal9~0_combout ) # ((\processador|R6|R_output [8] & \processador|Equal8~0_combout )))) # (!\processador|R7|PC_output [8] & (\processador|R6|R_output [8] & 
// (\processador|Equal8~0_combout )))

	.dataa(\processador|R7|PC_output [8]),
	.datab(\processador|R6|R_output [8]),
	.datac(\processador|Equal8~0_combout ),
	.datad(\processador|Equal9~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~1 .lut_mask = 16'hEAC0;
defparam \processador|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \processador|Selector8~6 (
// Equation(s):
// \processador|Selector8~6_combout  = (\processador|Selector8~2_combout ) # ((\processador|Selector8~5_combout ) # ((\processador|Selector8~0_combout ) # (\processador|Selector8~1_combout )))

	.dataa(\processador|Selector8~2_combout ),
	.datab(\processador|Selector8~5_combout ),
	.datac(\processador|Selector8~0_combout ),
	.datad(\processador|Selector8~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector8~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \processador|BusWires[8] (
// Equation(s):
// \processador|BusWires [8] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector8~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [8]))

	.dataa(\processador|BusWires [8]),
	.datab(vcc),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector8~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [8]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[8] .lut_mask = 16'hFA0A;
defparam \processador|BusWires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N3
cycloneii_lcell_ff \processador|reg_dout|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [8]));

// Location: LCCOMB_X17_Y15_N18
cycloneii_lcell_comb \processador|CU|Mux24~1 (
// Equation(s):
// \processador|CU|Mux24~1_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [1] & (!\mem_data|altsyncram_component|auto_generated|q_a [0] & (\processador|C|Counter [2] $ (\processador|CU|WideOr0~0_combout ))))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.datab(\processador|C|Counter [2]),
	.datac(\processador|CU|WideOr0~0_combout ),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\processador|CU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux24~1 .lut_mask = 16'h0014;
defparam \processador|CU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneii_lcell_comb \processador|CU|Mux24~2 (
// Equation(s):
// \processador|CU|Mux24~2_combout  = (\processador|X|Decoder0~0_combout  & ((\processador|CU|Mux24~0_combout ) # ((!\mem_data|altsyncram_component|auto_generated|q_a [2] & \processador|CU|Mux24~1_combout )))) # (!\processador|X|Decoder0~0_combout  & 
// (!\mem_data|altsyncram_component|auto_generated|q_a [2] & ((\processador|CU|Mux24~1_combout ))))

	.dataa(\processador|X|Decoder0~0_combout ),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datac(\processador|CU|Mux24~0_combout ),
	.datad(\processador|CU|Mux24~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux24~2 .lut_mask = 16'hB3A0;
defparam \processador|CU|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N2
cycloneii_lcell_comb \processador|CU|Mux24~3 (
// Equation(s):
// \processador|CU|Mux24~3_combout  = (\processador|CU|Mux24~2_combout  & ((\processador|CU|Gin~4_combout ) # ((\processador|CU|Mux0~25_combout  & \processador|CU|Mux19~1_combout ))))

	.dataa(\processador|CU|Mux0~25_combout ),
	.datab(\processador|CU|Mux19~1_combout ),
	.datac(\processador|CU|Mux24~2_combout ),
	.datad(\processador|CU|Gin~4_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux24~3 .lut_mask = 16'hF080;
defparam \processador|CU|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneii_lcell_comb \processador|Equal9~0 (
// Equation(s):
// \processador|Equal9~0_combout  = (\processador|Equal2~0_combout  & (\processador|CU|Mux17~4_combout  & (!\processador|CU|Mux24~3_combout  & \processador|Equal2~2_combout )))

	.dataa(\processador|Equal2~0_combout ),
	.datab(\processador|CU|Mux17~4_combout ),
	.datac(\processador|CU|Mux24~3_combout ),
	.datad(\processador|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal9~0 .lut_mask = 16'h0800;
defparam \processador|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneii_lcell_comb \processador|Selector15~1 (
// Equation(s):
// \processador|Selector15~1_combout  = (\processador|R6|R_output [15] & ((\processador|Equal8~0_combout ) # ((\processador|R7|PC_output [15] & \processador|Equal9~0_combout )))) # (!\processador|R6|R_output [15] & (\processador|R7|PC_output [15] & 
// ((\processador|Equal9~0_combout ))))

	.dataa(\processador|R6|R_output [15]),
	.datab(\processador|R7|PC_output [15]),
	.datac(\processador|Equal8~0_combout ),
	.datad(\processador|Equal9~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~1 .lut_mask = 16'hECA0;
defparam \processador|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneii_lcell_comb \processador|Selector15~4 (
// Equation(s):
// \processador|Selector15~4_combout  = (\processador|G_reg|R_output [15] & ((\processador|CU|Gout~1_combout ) # ((\processador|CU|DINout~0_combout  & \mem_data|altsyncram_component|auto_generated|q_a [15])))) # (!\processador|G_reg|R_output [15] & 
// (\processador|CU|DINout~0_combout  & (\mem_data|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\processador|G_reg|R_output [15]),
	.datab(\processador|CU|DINout~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [15]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneii_lcell_comb \processador|Selector15~3 (
// Equation(s):
// \processador|Selector15~3_combout  = (\processador|R2|R_output [15] & (\processador|Equal4~2_combout  & (\processador|Equal4~3_combout  & \processador|Equal2~0_combout )))

	.dataa(\processador|R2|R_output [15]),
	.datab(\processador|Equal4~2_combout ),
	.datac(\processador|Equal4~3_combout ),
	.datad(\processador|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~3 .lut_mask = 16'h8000;
defparam \processador|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneii_lcell_comb \processador|Selector15~5 (
// Equation(s):
// \processador|Selector15~5_combout  = (\processador|Selector15~4_combout ) # ((\processador|Selector15~3_combout ) # ((\processador|R0|R_output [15] & \processador|Equal2~3_combout )))

	.dataa(\processador|R0|R_output [15]),
	.datab(\processador|Selector15~4_combout ),
	.datac(\processador|Equal2~3_combout ),
	.datad(\processador|Selector15~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneii_lcell_comb \processador|R3|R_output[15]~feeder (
// Equation(s):
// \processador|R3|R_output[15]~feeder_combout  = \processador|BusWires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [15]),
	.cin(gnd),
	.combout(\processador|R3|R_output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N5
cycloneii_lcell_ff \processador|R3|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R3|R_output[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [15]));

// Location: LCCOMB_X19_Y15_N22
cycloneii_lcell_comb \processador|Selector15~2 (
// Equation(s):
// \processador|Selector15~2_combout  = (\processador|R4|R_output [15] & ((\processador|Equal6~1_combout ) # ((\processador|R3|R_output [15] & \processador|Equal5~1_combout )))) # (!\processador|R4|R_output [15] & (\processador|R3|R_output [15] & 
// ((\processador|Equal5~1_combout ))))

	.dataa(\processador|R4|R_output [15]),
	.datab(\processador|R3|R_output [15]),
	.datac(\processador|Equal6~1_combout ),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~2 .lut_mask = 16'hECA0;
defparam \processador|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneii_lcell_comb \processador|Selector15~6 (
// Equation(s):
// \processador|Selector15~6_combout  = (\processador|Selector15~0_combout ) # ((\processador|Selector15~1_combout ) # ((\processador|Selector15~5_combout ) # (\processador|Selector15~2_combout )))

	.dataa(\processador|Selector15~0_combout ),
	.datab(\processador|Selector15~1_combout ),
	.datac(\processador|Selector15~5_combout ),
	.datad(\processador|Selector15~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector15~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneii_lcell_comb \processador|BusWires[15] (
// Equation(s):
// \processador|BusWires [15] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector15~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [15]))

	.dataa(vcc),
	.datab(\processador|BusWires [15]),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector15~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [15]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[15] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N3
cycloneii_lcell_ff \processador|A_reg|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Ain~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|A_reg|R_output [15]));

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \processador|alu|ShiftRight0~28 (
// Equation(s):
// \processador|alu|ShiftRight0~28_combout  = (!\processador|BusWires [0] & (!\processador|BusWires [1] & (\processador|A_reg|R_output [15] & \processador|BusWires [2])))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|A_reg|R_output [15]),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~28 .lut_mask = 16'h1000;
defparam \processador|alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \processador|alu|ShiftRight0~7 (
// Equation(s):
// \processador|alu|ShiftRight0~7_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [12]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [11]))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [11]),
	.datac(\processador|A_reg|R_output [12]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~7 .lut_mask = 16'hF0CC;
defparam \processador|alu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \processador|alu|ShiftRight0~29 (
// Equation(s):
// \processador|alu|ShiftRight0~29_combout  = (\processador|BusWires [1] & ((\processador|BusWires [0] & ((\processador|A_reg|R_output [14]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [13]))))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [13]),
	.datac(\processador|A_reg|R_output [14]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~29 .lut_mask = 16'hE400;
defparam \processador|alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneii_lcell_comb \processador|alu|ShiftRight0~30 (
// Equation(s):
// \processador|alu|ShiftRight0~30_combout  = (\processador|alu|ShiftRight0~29_combout ) # ((!\processador|BusWires [1] & \processador|alu|ShiftRight0~7_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~7_combout ),
	.datad(\processador|alu|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~30 .lut_mask = 16'hFF30;
defparam \processador|alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \processador|alu|ShiftRight0~31 (
// Equation(s):
// \processador|alu|ShiftRight0~31_combout  = (\processador|alu|ShiftRight0~28_combout ) # ((!\processador|BusWires [2] & \processador|alu|ShiftRight0~30_combout ))

	.dataa(vcc),
	.datab(\processador|alu|ShiftRight0~28_combout ),
	.datac(\processador|BusWires [2]),
	.datad(\processador|alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~31 .lut_mask = 16'hCFCC;
defparam \processador|alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
cycloneii_lcell_comb \processador|alu|ShiftLeft0~37 (
// Equation(s):
// \processador|alu|ShiftLeft0~37_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [10])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [11])))

	.dataa(\processador|BusWires [0]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [10]),
	.datad(\processador|A_reg|R_output [11]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~37 .lut_mask = 16'hF5A0;
defparam \processador|alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cycloneii_lcell_comb \processador|alu|ShiftLeft0~38 (
// Equation(s):
// \processador|alu|ShiftLeft0~38_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftLeft0~33_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~37_combout )))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftLeft0~33_combout ),
	.datad(\processador|alu|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~38 .lut_mask = 16'hF3C0;
defparam \processador|alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneii_lcell_comb \processador|alu|ShiftLeft0~16 (
// Equation(s):
// \processador|alu|ShiftLeft0~16_combout  = (!\processador|BusWires [2] & ((\processador|BusWires [1] & (\processador|alu|ShiftLeft0~8_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftLeft0~15_combout )))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftLeft0~8_combout ),
	.datad(\processador|alu|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~16 .lut_mask = 16'h5140;
defparam \processador|alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneii_lcell_comb \processador|alu|Mux11~1 (
// Equation(s):
// \processador|alu|Mux11~1_combout  = (\processador|alu|Mux8~1_combout  & (((\processador|alu|ShiftLeft0~16_combout  & \processador|alu|Mux8~0_combout )))) # (!\processador|alu|Mux8~1_combout  & ((\processador|alu|ALU_output~5_combout ) # 
// ((!\processador|alu|Mux8~0_combout ))))

	.dataa(\processador|alu|ALU_output~5_combout ),
	.datab(\processador|alu|ShiftLeft0~16_combout ),
	.datac(\processador|alu|Mux8~1_combout ),
	.datad(\processador|alu|Mux8~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~1 .lut_mask = 16'hCA0F;
defparam \processador|alu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneii_lcell_comb \processador|alu|Mux11~2 (
// Equation(s):
// \processador|alu|Mux11~2_combout  = (\processador|alu|Mux1~3_combout  & ((\processador|alu|Mux11~1_combout  & ((\processador|alu|ShiftLeft0~38_combout ))) # (!\processador|alu|Mux11~1_combout  & (\processador|alu|ShiftLeft0~28_combout )))) # 
// (!\processador|alu|Mux1~3_combout  & (((\processador|alu|Mux11~1_combout ))))

	.dataa(\processador|alu|ShiftLeft0~28_combout ),
	.datab(\processador|alu|ShiftLeft0~38_combout ),
	.datac(\processador|alu|Mux1~3_combout ),
	.datad(\processador|alu|Mux11~1_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~2 .lut_mask = 16'hCFA0;
defparam \processador|alu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneii_lcell_comb \processador|alu|Mux11~3 (
// Equation(s):
// \processador|alu|Mux11~3_combout  = (!\processador|CU|ALUOp [2] & ((\processador|CU|ALUOp [1] & ((\processador|alu|Mux11~2_combout ))) # (!\processador|CU|ALUOp [1] & (\processador|alu|Add0~36_combout ))))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Add0~36_combout ),
	.datad(\processador|alu|Mux11~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~3 .lut_mask = 16'h3210;
defparam \processador|alu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneii_lcell_comb \processador|alu|Mux11~4 (
// Equation(s):
// \processador|alu|Mux11~4_combout  = (\processador|alu|Mux11~3_combout ) # ((\processador|alu|ShiftRight0~31_combout  & \processador|alu|Mux11~0_combout ))

	.dataa(vcc),
	.datab(\processador|alu|ShiftRight0~31_combout ),
	.datac(\processador|alu|Mux11~0_combout ),
	.datad(\processador|alu|Mux11~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux11~4 .lut_mask = 16'hFFC0;
defparam \processador|alu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneii_lcell_comb \processador|alu|ALU_output[11] (
// Equation(s):
// \processador|alu|ALU_output [11] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [11])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux11~4_combout )))

	.dataa(\processador|alu|ALU_output [11]),
	.datab(vcc),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux11~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [11]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[11] .lut_mask = 16'hAFA0;
defparam \processador|alu|ALU_output[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N21
cycloneii_lcell_ff \processador|G_reg|R_output[11] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [11]));

// Location: LCCOMB_X16_Y18_N26
cycloneii_lcell_comb \processador|alu|ShiftRight0~9 (
// Equation(s):
// \processador|alu|ShiftRight0~9_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~7_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~8_combout ))

	.dataa(\processador|alu|ShiftRight0~8_combout ),
	.datab(\processador|BusWires [1]),
	.datac(vcc),
	.datad(\processador|alu|ShiftRight0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~9 .lut_mask = 16'hEE22;
defparam \processador|alu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneii_lcell_comb \processador|alu|ShiftRight0~40 (
// Equation(s):
// \processador|alu|ShiftRight0~40_combout  = (\processador|BusWires [2] & ((\processador|alu|ShiftRight0~41_combout ))) # (!\processador|BusWires [2] & (\processador|alu|ShiftRight0~9_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [2]),
	.datac(\processador|alu|ShiftRight0~9_combout ),
	.datad(\processador|alu|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~40 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneii_lcell_comb \processador|alu|ALU_output~3 (
// Equation(s):
// \processador|alu|ALU_output~3_combout  = (\processador|BusWires [9]) # (\processador|A_reg|R_output [9])

	.dataa(\processador|BusWires [9]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~3 .lut_mask = 16'hFAFA;
defparam \processador|alu|ALU_output~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneii_lcell_comb \processador|alu|ShiftLeft0~41 (
// Equation(s):
// \processador|alu|ShiftLeft0~41_combout  = (\processador|alu|ShiftLeft0~9_combout  & ((\processador|BusWires [0] & ((\processador|A_reg|R_output [0]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [1]))))

	.dataa(\processador|A_reg|R_output [1]),
	.datab(\processador|A_reg|R_output [0]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~41 .lut_mask = 16'hCA00;
defparam \processador|alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneii_lcell_comb \processador|alu|Mux9~0 (
// Equation(s):
// \processador|alu|Mux9~0_combout  = (\processador|alu|Mux8~0_combout  & ((\processador|alu|Mux8~1_combout  & ((\processador|alu|ShiftLeft0~41_combout ))) # (!\processador|alu|Mux8~1_combout  & (\processador|alu|ALU_output~3_combout )))) # 
// (!\processador|alu|Mux8~0_combout  & (((!\processador|alu|Mux8~1_combout ))))

	.dataa(\processador|alu|Mux8~0_combout ),
	.datab(\processador|alu|ALU_output~3_combout ),
	.datac(\processador|alu|ShiftLeft0~41_combout ),
	.datad(\processador|alu|Mux8~1_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux9~0 .lut_mask = 16'hA0DD;
defparam \processador|alu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneii_lcell_comb \processador|alu|Mux9~1 (
// Equation(s):
// \processador|alu|Mux9~1_combout  = (\processador|alu|Mux1~3_combout  & ((\processador|alu|Mux9~0_combout  & ((\processador|alu|ShiftLeft0~34_combout ))) # (!\processador|alu|Mux9~0_combout  & (\processador|alu|ShiftLeft0~20_combout )))) # 
// (!\processador|alu|Mux1~3_combout  & (((\processador|alu|Mux9~0_combout ))))

	.dataa(\processador|alu|ShiftLeft0~20_combout ),
	.datab(\processador|alu|Mux1~3_combout ),
	.datac(\processador|alu|ShiftLeft0~34_combout ),
	.datad(\processador|alu|Mux9~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux9~1 .lut_mask = 16'hF388;
defparam \processador|alu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneii_lcell_comb \processador|alu|Mux9~2 (
// Equation(s):
// \processador|alu|Mux9~2_combout  = (!\processador|CU|ALUOp [2] & ((\processador|CU|ALUOp [1] & ((\processador|alu|Mux9~1_combout ))) # (!\processador|CU|ALUOp [1] & (\processador|alu|Add0~30_combout ))))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Add0~30_combout ),
	.datad(\processador|alu|Mux9~1_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux9~2 .lut_mask = 16'h3210;
defparam \processador|alu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneii_lcell_comb \processador|alu|Mux9~3 (
// Equation(s):
// \processador|alu|Mux9~3_combout  = (\processador|alu|Mux9~2_combout ) # ((\processador|alu|ShiftRight0~40_combout  & \processador|alu|Mux11~0_combout ))

	.dataa(vcc),
	.datab(\processador|alu|ShiftRight0~40_combout ),
	.datac(\processador|alu|Mux11~0_combout ),
	.datad(\processador|alu|Mux9~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux9~3 .lut_mask = 16'hFFC0;
defparam \processador|alu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneii_lcell_comb \processador|alu|ALU_output[9] (
// Equation(s):
// \processador|alu|ALU_output [9] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [9])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux9~3_combout )))

	.dataa(\processador|alu|ALU_output [9]),
	.datab(vcc),
	.datac(\processador|alu|Mux9~3_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [9]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[9] .lut_mask = 16'hAAF0;
defparam \processador|alu|ALU_output[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y16_N25
cycloneii_lcell_ff \processador|G_reg|R_output[9] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [9]));

// Location: LCCOMB_X17_Y16_N8
cycloneii_lcell_comb \processador|CU|Equal0~2 (
// Equation(s):
// \processador|CU|Equal0~2_combout  = (!\processador|G_reg|R_output [10] & (!\processador|G_reg|R_output [11] & (!\processador|G_reg|R_output [9] & !\processador|G_reg|R_output [8])))

	.dataa(\processador|G_reg|R_output [10]),
	.datab(\processador|G_reg|R_output [11]),
	.datac(\processador|G_reg|R_output [9]),
	.datad(\processador|G_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~2 .lut_mask = 16'h0001;
defparam \processador|CU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneii_lcell_comb \processador|alu|Mux4~2 (
// Equation(s):
// \processador|alu|Mux4~2_combout  = (!\processador|CU|ALUOp [2] & \processador|CU|ALUOp [1])

	.dataa(\processador|CU|ALUOp [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|CU|ALUOp [1]),
	.cin(gnd),
	.combout(\processador|alu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~2 .lut_mask = 16'h5500;
defparam \processador|alu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneii_lcell_comb \processador|alu|Mux3~1 (
// Equation(s):
// \processador|alu|Mux3~1_combout  = (\processador|alu|Mux4~2_combout  & (((!\processador|BusWires [3] & !\processador|alu|ShiftLeft0~7_combout )) # (!\processador|alu|Mux3~0_combout )))

	.dataa(\processador|BusWires [3]),
	.datab(\processador|alu|Mux4~2_combout ),
	.datac(\processador|alu|Mux3~0_combout ),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~1 .lut_mask = 16'h0C4C;
defparam \processador|alu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneii_lcell_comb \processador|alu|ShiftRight0~34 (
// Equation(s):
// \processador|alu|ShiftRight0~34_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~25_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~18_combout ))

	.dataa(vcc),
	.datab(\processador|alu|ShiftRight0~18_combout ),
	.datac(\processador|BusWires [1]),
	.datad(\processador|alu|ShiftRight0~25_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~34 .lut_mask = 16'hFC0C;
defparam \processador|alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneii_lcell_comb \processador|alu|ShiftRight0~35 (
// Equation(s):
// \processador|alu|ShiftRight0~35_combout  = (\processador|BusWires [2] & (\processador|alu|ShiftRight0~24_combout  & (!\processador|BusWires [1]))) # (!\processador|BusWires [2] & (((\processador|alu|ShiftRight0~34_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|alu|ShiftRight0~24_combout ),
	.datac(\processador|BusWires [1]),
	.datad(\processador|alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~35 .lut_mask = 16'h5D08;
defparam \processador|alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneii_lcell_comb \processador|alu|ShiftRight0~21 (
// Equation(s):
// \processador|alu|ShiftRight0~21_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [7])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [6])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [7]),
	.datac(\processador|A_reg|R_output [6]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~21 .lut_mask = 16'hCCF0;
defparam \processador|alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneii_lcell_comb \processador|alu|ShiftRight0~32 (
// Equation(s):
// \processador|alu|ShiftRight0~32_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftRight0~19_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftRight0~21_combout )))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~19_combout ),
	.datad(\processador|alu|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~32 .lut_mask = 16'hF3C0;
defparam \processador|alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneii_lcell_comb \processador|alu|ShiftRight0~33 (
// Equation(s):
// \processador|alu|ShiftRight0~33_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [3]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [2]))

	.dataa(\processador|A_reg|R_output [2]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [3]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~33 .lut_mask = 16'hF0AA;
defparam \processador|alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneii_lcell_comb \processador|alu|Mux2~0 (
// Equation(s):
// \processador|alu|Mux2~0_combout  = (\processador|alu|Mux3~2_combout  & ((\processador|alu|Mux3~3_combout ) # ((\processador|alu|ShiftRight0~32_combout )))) # (!\processador|alu|Mux3~2_combout  & (!\processador|alu|Mux3~3_combout  & 
// ((\processador|alu|ShiftRight0~33_combout ))))

	.dataa(\processador|alu|Mux3~2_combout ),
	.datab(\processador|alu|Mux3~3_combout ),
	.datac(\processador|alu|ShiftRight0~32_combout ),
	.datad(\processador|alu|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2~0 .lut_mask = 16'hB9A8;
defparam \processador|alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneii_lcell_comb \processador|alu|Mux2~1 (
// Equation(s):
// \processador|alu|Mux2~1_combout  = (\processador|alu|Mux3~3_combout  & ((\processador|alu|Mux2~0_combout  & ((\processador|alu|ShiftRight0~35_combout ))) # (!\processador|alu|Mux2~0_combout  & (\processador|alu|ShiftRight0~22_combout )))) # 
// (!\processador|alu|Mux3~3_combout  & (((\processador|alu|Mux2~0_combout ))))

	.dataa(\processador|alu|ShiftRight0~22_combout ),
	.datab(\processador|alu|Mux3~3_combout ),
	.datac(\processador|alu|ShiftRight0~35_combout ),
	.datad(\processador|alu|Mux2~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2~1 .lut_mask = 16'hF388;
defparam \processador|alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneii_lcell_comb \processador|alu|Mux2~2 (
// Equation(s):
// \processador|alu|Mux2~2_combout  = (\processador|alu|Mux4~5_combout  & \processador|alu|Mux2~1_combout )

	.dataa(vcc),
	.datab(\processador|alu|Mux4~5_combout ),
	.datac(vcc),
	.datad(\processador|alu|Mux2~1_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2~2 .lut_mask = 16'hCC00;
defparam \processador|alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneii_lcell_comb \processador|alu|Mux2~3 (
// Equation(s):
// \processador|alu|Mux2~3_combout  = (\processador|alu|Mux4~2_combout  & (((!\processador|alu|Mux3~0_combout )))) # (!\processador|alu|Mux4~2_combout  & ((\processador|alu|Mux3~0_combout  & ((\processador|alu|Mux2~2_combout ))) # 
// (!\processador|alu|Mux3~0_combout  & (\processador|alu|Add0~11_combout ))))

	.dataa(\processador|alu|Add0~11_combout ),
	.datab(\processador|alu|Mux4~2_combout ),
	.datac(\processador|alu|Mux3~0_combout ),
	.datad(\processador|alu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2~3 .lut_mask = 16'h3E0E;
defparam \processador|alu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneii_lcell_comb \processador|alu|Mux2 (
// Equation(s):
// \processador|alu|Mux2~combout  = (\processador|alu|Mux3~1_combout  & ((\processador|alu|Mux2~3_combout  & (\processador|alu|ALU_output~1_combout )) # (!\processador|alu|Mux2~3_combout  & ((\processador|alu|ShiftLeft0~18_combout ))))) # 
// (!\processador|alu|Mux3~1_combout  & (((\processador|alu|Mux2~3_combout ))))

	.dataa(\processador|alu|ALU_output~1_combout ),
	.datab(\processador|alu|Mux3~1_combout ),
	.datac(\processador|alu|ShiftLeft0~18_combout ),
	.datad(\processador|alu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux2 .lut_mask = 16'hBBC0;
defparam \processador|alu|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneii_lcell_comb \processador|alu|ALU_output[2] (
// Equation(s):
// \processador|alu|ALU_output [2] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [2])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux2~combout )))

	.dataa(\processador|alu|ALU_output [2]),
	.datab(vcc),
	.datac(\processador|alu|Mux2~combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [2]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[2] .lut_mask = 16'hAAF0;
defparam \processador|alu|ALU_output[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N1
cycloneii_lcell_ff \processador|G_reg|R_output[2] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [2]));

// Location: LCCOMB_X17_Y19_N26
cycloneii_lcell_comb \processador|alu|ALU_output~0 (
// Equation(s):
// \processador|alu|ALU_output~0_combout  = (\processador|BusWires [3]) # (\processador|A_reg|R_output [3])

	.dataa(\processador|BusWires [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [3]),
	.cin(gnd),
	.combout(\processador|alu|ALU_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output~0 .lut_mask = 16'hFFAA;
defparam \processador|alu|ALU_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneii_lcell_comb \processador|alu|ShiftRight0~14 (
// Equation(s):
// \processador|alu|ShiftRight0~14_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [8])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [7])))

	.dataa(\processador|A_reg|R_output [8]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [7]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~14 .lut_mask = 16'hAAF0;
defparam \processador|alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneii_lcell_comb \processador|alu|ShiftRight0~8 (
// Equation(s):
// \processador|alu|ShiftRight0~8_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [10]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [9]))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [9]),
	.datac(vcc),
	.datad(\processador|A_reg|R_output [10]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~8 .lut_mask = 16'hEE44;
defparam \processador|alu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneii_lcell_comb \processador|alu|ShiftRight0~27 (
// Equation(s):
// \processador|alu|ShiftRight0~27_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~8_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~14_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~14_combout ),
	.datad(\processador|alu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~27 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneii_lcell_comb \processador|alu|ShiftRight0~12 (
// Equation(s):
// \processador|alu|ShiftRight0~12_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [4])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [3])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [4]),
	.datac(\processador|BusWires [0]),
	.datad(\processador|A_reg|R_output [3]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~12 .lut_mask = 16'hCFC0;
defparam \processador|alu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneii_lcell_comb \processador|alu|ShiftRight0~15 (
// Equation(s):
// \processador|alu|ShiftRight0~15_combout  = (\processador|BusWires [0] & ((\processador|A_reg|R_output [6]))) # (!\processador|BusWires [0] & (\processador|A_reg|R_output [5]))

	.dataa(\processador|A_reg|R_output [5]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [6]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~15 .lut_mask = 16'hF0AA;
defparam \processador|alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cycloneii_lcell_comb \processador|alu|Mux3~4 (
// Equation(s):
// \processador|alu|Mux3~4_combout  = (\processador|alu|Mux3~3_combout  & (((\processador|alu|ShiftRight0~15_combout ) # (\processador|alu|Mux3~2_combout )))) # (!\processador|alu|Mux3~3_combout  & (\processador|alu|ShiftRight0~12_combout  & 
// ((!\processador|alu|Mux3~2_combout ))))

	.dataa(\processador|alu|Mux3~3_combout ),
	.datab(\processador|alu|ShiftRight0~12_combout ),
	.datac(\processador|alu|ShiftRight0~15_combout ),
	.datad(\processador|alu|Mux3~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~4 .lut_mask = 16'hAAE4;
defparam \processador|alu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneii_lcell_comb \processador|alu|Mux3~5 (
// Equation(s):
// \processador|alu|Mux3~5_combout  = (\processador|alu|Mux3~2_combout  & ((\processador|alu|Mux3~4_combout  & (\processador|alu|ShiftRight0~31_combout )) # (!\processador|alu|Mux3~4_combout  & ((\processador|alu|ShiftRight0~27_combout ))))) # 
// (!\processador|alu|Mux3~2_combout  & (((\processador|alu|Mux3~4_combout ))))

	.dataa(\processador|alu|Mux3~2_combout ),
	.datab(\processador|alu|ShiftRight0~31_combout ),
	.datac(\processador|alu|ShiftRight0~27_combout ),
	.datad(\processador|alu|Mux3~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~5 .lut_mask = 16'hDDA0;
defparam \processador|alu|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneii_lcell_comb \processador|alu|Mux3~6 (
// Equation(s):
// \processador|alu|Mux3~6_combout  = (\processador|alu|Mux4~5_combout  & \processador|alu|Mux3~5_combout )

	.dataa(\processador|alu|Mux4~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|alu|Mux3~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~6 .lut_mask = 16'hAA00;
defparam \processador|alu|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneii_lcell_comb \processador|alu|Mux3~7 (
// Equation(s):
// \processador|alu|Mux3~7_combout  = (\processador|alu|Mux3~0_combout  & (!\processador|alu|Mux4~2_combout  & ((\processador|alu|Mux3~6_combout )))) # (!\processador|alu|Mux3~0_combout  & ((\processador|alu|Mux4~2_combout ) # 
// ((\processador|alu|Add0~13_combout ))))

	.dataa(\processador|alu|Mux3~0_combout ),
	.datab(\processador|alu|Mux4~2_combout ),
	.datac(\processador|alu|Add0~13_combout ),
	.datad(\processador|alu|Mux3~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3~7 .lut_mask = 16'h7654;
defparam \processador|alu|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneii_lcell_comb \processador|alu|Mux3 (
// Equation(s):
// \processador|alu|Mux3~combout  = (\processador|alu|Mux3~1_combout  & ((\processador|alu|Mux3~7_combout  & ((\processador|alu|ALU_output~0_combout ))) # (!\processador|alu|Mux3~7_combout  & (\processador|alu|ShiftLeft0~16_combout )))) # 
// (!\processador|alu|Mux3~1_combout  & (((\processador|alu|Mux3~7_combout ))))

	.dataa(\processador|alu|ShiftLeft0~16_combout ),
	.datab(\processador|alu|Mux3~1_combout ),
	.datac(\processador|alu|ALU_output~0_combout ),
	.datad(\processador|alu|Mux3~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux3 .lut_mask = 16'hF388;
defparam \processador|alu|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneii_lcell_comb \processador|alu|ALU_output[3] (
// Equation(s):
// \processador|alu|ALU_output [3] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [3])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux3~combout )))

	.dataa(\processador|alu|ALU_output [3]),
	.datab(vcc),
	.datac(\processador|alu|Mux3~combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [3]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[3] .lut_mask = 16'hAAF0;
defparam \processador|alu|ALU_output[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N9
cycloneii_lcell_ff \processador|G_reg|R_output[3] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [3]));

// Location: LCCOMB_X15_Y19_N6
cycloneii_lcell_comb \processador|alu|Mux4~3 (
// Equation(s):
// \processador|alu|Mux4~3_combout  = (!\processador|CU|ALUOp [0] & ((\processador|BusWires [4]) # (\processador|A_reg|R_output [4])))

	.dataa(\processador|BusWires [4]),
	.datab(\processador|A_reg|R_output [4]),
	.datac(vcc),
	.datad(\processador|CU|ALUOp [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~3 .lut_mask = 16'h00EE;
defparam \processador|alu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
cycloneii_lcell_comb \processador|alu|ShiftLeft0~10 (
// Equation(s):
// \processador|alu|ShiftLeft0~10_combout  = (!\processador|BusWires [0] & (\processador|A_reg|R_output [0] & (\processador|BusWires [2] & !\processador|BusWires [1])))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [0]),
	.datac(\processador|BusWires [2]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~10 .lut_mask = 16'h0040;
defparam \processador|alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N20
cycloneii_lcell_comb \processador|alu|ShiftLeft0~14 (
// Equation(s):
// \processador|alu|ShiftLeft0~14_combout  = (\processador|alu|ShiftLeft0~10_combout ) # ((!\processador|BusWires [2] & \processador|alu|ShiftLeft0~13_combout ))

	.dataa(\processador|BusWires [2]),
	.datab(vcc),
	.datac(\processador|alu|ShiftLeft0~10_combout ),
	.datad(\processador|alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftLeft0~14 .lut_mask = 16'hF5F0;
defparam \processador|alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneii_lcell_comb \processador|alu|Mux4~4 (
// Equation(s):
// \processador|alu|Mux4~4_combout  = (\processador|alu|Mux4~2_combout  & ((\processador|alu|Mux4~3_combout ) # ((\processador|alu|Mux1~3_combout  & \processador|alu|ShiftLeft0~14_combout ))))

	.dataa(\processador|alu|Mux4~2_combout ),
	.datab(\processador|alu|Mux4~3_combout ),
	.datac(\processador|alu|Mux1~3_combout ),
	.datad(\processador|alu|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~4 .lut_mask = 16'hA888;
defparam \processador|alu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneii_lcell_comb \processador|alu|ShiftRight0~22 (
// Equation(s):
// \processador|alu|ShiftRight0~22_combout  = (\processador|BusWires [0] & (\processador|A_reg|R_output [5])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [4])))

	.dataa(\processador|A_reg|R_output [5]),
	.datab(vcc),
	.datac(\processador|A_reg|R_output [4]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~22 .lut_mask = 16'hAAF0;
defparam \processador|alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneii_lcell_comb \processador|alu|ShiftRight0~23 (
// Equation(s):
// \processador|alu|ShiftRight0~23_combout  = (\processador|BusWires [1] & ((\processador|alu|ShiftRight0~21_combout ))) # (!\processador|BusWires [1] & (\processador|alu|ShiftRight0~22_combout ))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~22_combout ),
	.datad(\processador|alu|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~23 .lut_mask = 16'hFC30;
defparam \processador|alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneii_lcell_comb \processador|alu|Mux4~6 (
// Equation(s):
// \processador|alu|Mux4~6_combout  = ((\processador|BusWires [3] & \processador|alu|Mux4~5_combout )) # (!\processador|CU|ALUOp [2])

	.dataa(\processador|BusWires [3]),
	.datab(vcc),
	.datac(\processador|CU|ALUOp [2]),
	.datad(\processador|alu|Mux4~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~6 .lut_mask = 16'hAF0F;
defparam \processador|alu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneii_lcell_comb \processador|alu|Mux4~7 (
// Equation(s):
// \processador|alu|Mux4~7_combout  = (\processador|CU|ALUOp [2] & ((\processador|BusWires [2]) # ((\processador|BusWires [3]) # (!\processador|alu|Mux4~5_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|BusWires [3]),
	.datad(\processador|alu|Mux4~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~7 .lut_mask = 16'hC8CC;
defparam \processador|alu|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneii_lcell_comb \processador|alu|Mux4~8 (
// Equation(s):
// \processador|alu|Mux4~8_combout  = (\processador|alu|Mux4~6_combout  & ((\processador|alu|Mux4~7_combout  & (\processador|alu|ShiftRight0~26_combout )) # (!\processador|alu|Mux4~7_combout  & ((\processador|alu|Add0~15_combout ))))) # 
// (!\processador|alu|Mux4~6_combout  & (((!\processador|alu|Mux4~7_combout ))))

	.dataa(\processador|alu|ShiftRight0~26_combout ),
	.datab(\processador|alu|Mux4~6_combout ),
	.datac(\processador|alu|Mux4~7_combout ),
	.datad(\processador|alu|Add0~15_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~8 .lut_mask = 16'h8F83;
defparam \processador|alu|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneii_lcell_comb \processador|alu|Mux4~9 (
// Equation(s):
// \processador|alu|Mux4~9_combout  = (\processador|alu|Mux11~0_combout  & ((\processador|alu|Mux4~8_combout  & ((\processador|alu|ShiftRight0~23_combout ))) # (!\processador|alu|Mux4~8_combout  & (\processador|alu|ShiftRight0~20_combout )))) # 
// (!\processador|alu|Mux11~0_combout  & (((\processador|alu|Mux4~8_combout ))))

	.dataa(\processador|alu|ShiftRight0~20_combout ),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|ShiftRight0~23_combout ),
	.datad(\processador|alu|Mux4~8_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~9 .lut_mask = 16'hF388;
defparam \processador|alu|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneii_lcell_comb \processador|alu|Mux4~10 (
// Equation(s):
// \processador|alu|Mux4~10_combout  = (\processador|alu|Mux4~4_combout ) # ((\processador|alu|Mux4~9_combout  & ((\processador|CU|ALUOp [2]) # (!\processador|CU|ALUOp [1]))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Mux4~4_combout ),
	.datad(\processador|alu|Mux4~9_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux4~10 .lut_mask = 16'hFBF0;
defparam \processador|alu|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneii_lcell_comb \processador|alu|ALU_output[4] (
// Equation(s):
// \processador|alu|ALU_output [4] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [4])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux4~10_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [4]),
	.datac(\processador|alu|Mux4~10_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [4]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[4] .lut_mask = 16'hCCF0;
defparam \processador|alu|ALU_output[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N11
cycloneii_lcell_ff \processador|G_reg|R_output[4] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [4]));

// Location: LCCOMB_X16_Y19_N6
cycloneii_lcell_comb \processador|CU|Equal0~0 (
// Equation(s):
// \processador|CU|Equal0~0_combout  = (\processador|G_reg|R_output [1] & (!\processador|G_reg|R_output [2] & (!\processador|G_reg|R_output [3] & !\processador|G_reg|R_output [4])))

	.dataa(\processador|G_reg|R_output [1]),
	.datab(\processador|G_reg|R_output [2]),
	.datac(\processador|G_reg|R_output [3]),
	.datad(\processador|G_reg|R_output [4]),
	.cin(gnd),
	.combout(\processador|CU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~0 .lut_mask = 16'h0002;
defparam \processador|CU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneii_lcell_comb \processador|alu|ALU_output[6] (
// Equation(s):
// \processador|alu|ALU_output [6] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|ALU_output [6]))) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|Mux6~6_combout ))

	.dataa(\processador|alu|Mux6~6_combout ),
	.datab(\processador|alu|ALU_output [6]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [6]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[6] .lut_mask = 16'hCACA;
defparam \processador|alu|ALU_output[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N3
cycloneii_lcell_ff \processador|G_reg|R_output[6] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [6]));

// Location: LCCOMB_X16_Y16_N4
cycloneii_lcell_comb \processador|alu|Mux0~7 (
// Equation(s):
// \processador|alu|Mux0~7_combout  = (!\processador|CU|ALUOp [0] & (\processador|CU|ALUOp [1] & ((\processador|A_reg|R_output [0]) # (\processador|BusWires [0]))))

	.dataa(\processador|CU|ALUOp [0]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|A_reg|R_output [0]),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~7 .lut_mask = 16'h4440;
defparam \processador|alu|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneii_lcell_comb \processador|alu|Mux0~6 (
// Equation(s):
// \processador|alu|Mux0~6_combout  = (!\processador|CU|ALUOp [1] & \processador|alu|Add0~4_combout )

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [1]),
	.datac(vcc),
	.datad(\processador|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~6 .lut_mask = 16'h3300;
defparam \processador|alu|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneii_lcell_comb \processador|alu|Mux0~1 (
// Equation(s):
// \processador|alu|Mux0~1_combout  = (\processador|BusWires [0] & (\processador|CU|ALUOp [2] & (\processador|A_reg|R_output [1]))) # (!\processador|BusWires [0] & (((\processador|A_reg|R_output [0]))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [1]),
	.datad(\processador|A_reg|R_output [0]),
	.cin(gnd),
	.combout(\processador|alu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~1 .lut_mask = 16'hB380;
defparam \processador|alu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneii_lcell_comb \processador|alu|Mux0~2 (
// Equation(s):
// \processador|alu|Mux0~2_combout  = (\processador|BusWires [1] & (\processador|CU|ALUOp [2] & (\processador|alu|ShiftRight0~33_combout ))) # (!\processador|BusWires [1] & (((\processador|alu|Mux0~1_combout ))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~33_combout ),
	.datad(\processador|alu|Mux0~1_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~2 .lut_mask = 16'hB380;
defparam \processador|alu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneii_lcell_comb \processador|alu|Mux0~3 (
// Equation(s):
// \processador|alu|Mux0~3_combout  = (\processador|BusWires [2] & (\processador|CU|ALUOp [2] & ((\processador|alu|ShiftRight0~23_combout )))) # (!\processador|BusWires [2] & (((\processador|alu|Mux0~2_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Mux0~2_combout ),
	.datad(\processador|alu|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~3 .lut_mask = 16'hD850;
defparam \processador|alu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneii_lcell_comb \processador|alu|Mux0~4 (
// Equation(s):
// \processador|alu|Mux0~4_combout  = (\processador|BusWires [3] & (\processador|CU|ALUOp [2] & (\processador|alu|ShiftRight0~37_combout ))) # (!\processador|BusWires [3] & (((\processador|alu|Mux0~3_combout ))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|BusWires [3]),
	.datac(\processador|alu|ShiftRight0~37_combout ),
	.datad(\processador|alu|Mux0~3_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~4 .lut_mask = 16'hB380;
defparam \processador|alu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneii_lcell_comb \processador|alu|LessThan0~1 (
// Equation(s):
// \processador|alu|LessThan0~1_cout  = CARRY((\processador|BusWires [0] & !\processador|A_reg|R_output [0]))

	.dataa(\processador|BusWires [0]),
	.datab(\processador|A_reg|R_output [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\processador|alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~1 .lut_mask = 16'h0022;
defparam \processador|alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneii_lcell_comb \processador|alu|LessThan0~3 (
// Equation(s):
// \processador|alu|LessThan0~3_cout  = CARRY((\processador|BusWires [1] & (\processador|A_reg|R_output [1] & !\processador|alu|LessThan0~1_cout )) # (!\processador|BusWires [1] & ((\processador|A_reg|R_output [1]) # (!\processador|alu|LessThan0~1_cout ))))

	.dataa(\processador|BusWires [1]),
	.datab(\processador|A_reg|R_output [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~1_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~3 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneii_lcell_comb \processador|alu|LessThan0~5 (
// Equation(s):
// \processador|alu|LessThan0~5_cout  = CARRY((\processador|BusWires [2] & ((!\processador|alu|LessThan0~3_cout ) # (!\processador|A_reg|R_output [2]))) # (!\processador|BusWires [2] & (!\processador|A_reg|R_output [2] & !\processador|alu|LessThan0~3_cout 
// )))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|A_reg|R_output [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~3_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~5 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneii_lcell_comb \processador|alu|LessThan0~7 (
// Equation(s):
// \processador|alu|LessThan0~7_cout  = CARRY((\processador|A_reg|R_output [3] & ((!\processador|alu|LessThan0~5_cout ) # (!\processador|BusWires [3]))) # (!\processador|A_reg|R_output [3] & (!\processador|BusWires [3] & !\processador|alu|LessThan0~5_cout 
// )))

	.dataa(\processador|A_reg|R_output [3]),
	.datab(\processador|BusWires [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~5_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~7 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneii_lcell_comb \processador|alu|LessThan0~9 (
// Equation(s):
// \processador|alu|LessThan0~9_cout  = CARRY((\processador|A_reg|R_output [4] & (\processador|BusWires [4] & !\processador|alu|LessThan0~7_cout )) # (!\processador|A_reg|R_output [4] & ((\processador|BusWires [4]) # (!\processador|alu|LessThan0~7_cout ))))

	.dataa(\processador|A_reg|R_output [4]),
	.datab(\processador|BusWires [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~7_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~9 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneii_lcell_comb \processador|alu|LessThan0~11 (
// Equation(s):
// \processador|alu|LessThan0~11_cout  = CARRY((\processador|A_reg|R_output [5] & ((!\processador|alu|LessThan0~9_cout ) # (!\processador|BusWires [5]))) # (!\processador|A_reg|R_output [5] & (!\processador|BusWires [5] & !\processador|alu|LessThan0~9_cout 
// )))

	.dataa(\processador|A_reg|R_output [5]),
	.datab(\processador|BusWires [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~9_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~11 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneii_lcell_comb \processador|alu|LessThan0~13 (
// Equation(s):
// \processador|alu|LessThan0~13_cout  = CARRY((\processador|BusWires [6] & ((!\processador|alu|LessThan0~11_cout ) # (!\processador|A_reg|R_output [6]))) # (!\processador|BusWires [6] & (!\processador|A_reg|R_output [6] & !\processador|alu|LessThan0~11_cout 
// )))

	.dataa(\processador|BusWires [6]),
	.datab(\processador|A_reg|R_output [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~11_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~13 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneii_lcell_comb \processador|alu|LessThan0~15 (
// Equation(s):
// \processador|alu|LessThan0~15_cout  = CARRY((\processador|A_reg|R_output [7] & ((!\processador|alu|LessThan0~13_cout ) # (!\processador|BusWires [7]))) # (!\processador|A_reg|R_output [7] & (!\processador|BusWires [7] & !\processador|alu|LessThan0~13_cout 
// )))

	.dataa(\processador|A_reg|R_output [7]),
	.datab(\processador|BusWires [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~13_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~15 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneii_lcell_comb \processador|alu|LessThan0~17 (
// Equation(s):
// \processador|alu|LessThan0~17_cout  = CARRY((\processador|A_reg|R_output [8] & (\processador|BusWires [8] & !\processador|alu|LessThan0~15_cout )) # (!\processador|A_reg|R_output [8] & ((\processador|BusWires [8]) # (!\processador|alu|LessThan0~15_cout 
// ))))

	.dataa(\processador|A_reg|R_output [8]),
	.datab(\processador|BusWires [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~15_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~17 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneii_lcell_comb \processador|alu|LessThan0~19 (
// Equation(s):
// \processador|alu|LessThan0~19_cout  = CARRY((\processador|BusWires [9] & (\processador|A_reg|R_output [9] & !\processador|alu|LessThan0~17_cout )) # (!\processador|BusWires [9] & ((\processador|A_reg|R_output [9]) # (!\processador|alu|LessThan0~17_cout 
// ))))

	.dataa(\processador|BusWires [9]),
	.datab(\processador|A_reg|R_output [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~17_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~19 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneii_lcell_comb \processador|alu|LessThan0~21 (
// Equation(s):
// \processador|alu|LessThan0~21_cout  = CARRY((\processador|BusWires [10] & ((!\processador|alu|LessThan0~19_cout ) # (!\processador|A_reg|R_output [10]))) # (!\processador|BusWires [10] & (!\processador|A_reg|R_output [10] & 
// !\processador|alu|LessThan0~19_cout )))

	.dataa(\processador|BusWires [10]),
	.datab(\processador|A_reg|R_output [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~19_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~21 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneii_lcell_comb \processador|alu|LessThan0~23 (
// Equation(s):
// \processador|alu|LessThan0~23_cout  = CARRY((\processador|A_reg|R_output [11] & ((!\processador|alu|LessThan0~21_cout ) # (!\processador|BusWires [11]))) # (!\processador|A_reg|R_output [11] & (!\processador|BusWires [11] & 
// !\processador|alu|LessThan0~21_cout )))

	.dataa(\processador|A_reg|R_output [11]),
	.datab(\processador|BusWires [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~21_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~23 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneii_lcell_comb \processador|alu|LessThan0~25 (
// Equation(s):
// \processador|alu|LessThan0~25_cout  = CARRY((\processador|BusWires [12] & ((!\processador|alu|LessThan0~23_cout ) # (!\processador|A_reg|R_output [12]))) # (!\processador|BusWires [12] & (!\processador|A_reg|R_output [12] & 
// !\processador|alu|LessThan0~23_cout )))

	.dataa(\processador|BusWires [12]),
	.datab(\processador|A_reg|R_output [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~23_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~25 .lut_mask = 16'h002B;
defparam \processador|alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneii_lcell_comb \processador|alu|LessThan0~27 (
// Equation(s):
// \processador|alu|LessThan0~27_cout  = CARRY((\processador|BusWires [13] & (\processador|A_reg|R_output [13] & !\processador|alu|LessThan0~25_cout )) # (!\processador|BusWires [13] & ((\processador|A_reg|R_output [13]) # 
// (!\processador|alu|LessThan0~25_cout ))))

	.dataa(\processador|BusWires [13]),
	.datab(\processador|A_reg|R_output [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~25_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~27 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneii_lcell_comb \processador|alu|LessThan0~29 (
// Equation(s):
// \processador|alu|LessThan0~29_cout  = CARRY((\processador|A_reg|R_output [14] & (\processador|BusWires [14] & !\processador|alu|LessThan0~27_cout )) # (!\processador|A_reg|R_output [14] & ((\processador|BusWires [14]) # 
// (!\processador|alu|LessThan0~27_cout ))))

	.dataa(\processador|A_reg|R_output [14]),
	.datab(\processador|BusWires [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|alu|LessThan0~27_cout ),
	.combout(),
	.cout(\processador|alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \processador|alu|LessThan0~29 .lut_mask = 16'h004D;
defparam \processador|alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneii_lcell_comb \processador|alu|LessThan0~30 (
// Equation(s):
// \processador|alu|LessThan0~30_combout  = (\processador|A_reg|R_output [15] & (\processador|alu|LessThan0~29_cout  & \processador|BusWires [15])) # (!\processador|A_reg|R_output [15] & ((\processador|alu|LessThan0~29_cout ) # (\processador|BusWires [15])))

	.dataa(vcc),
	.datab(\processador|A_reg|R_output [15]),
	.datac(vcc),
	.datad(\processador|BusWires [15]),
	.cin(\processador|alu|LessThan0~29_cout ),
	.combout(\processador|alu|LessThan0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|LessThan0~30 .lut_mask = 16'hF330;
defparam \processador|alu|LessThan0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneii_lcell_comb \processador|alu|Mux0~0 (
// Equation(s):
// \processador|alu|Mux0~0_combout  = (!\processador|CU|ALUOp [1] & (\processador|CU|ALUOp [2] & \processador|alu|LessThan0~30_combout ))

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|CU|ALUOp [2]),
	.datad(\processador|alu|LessThan0~30_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~0 .lut_mask = 16'h3000;
defparam \processador|alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneii_lcell_comb \processador|alu|Mux0~5 (
// Equation(s):
// \processador|alu|Mux0~5_combout  = (\processador|CU|ALUOp [0] & ((\processador|alu|Mux0~0_combout ) # ((\processador|alu|Mux4~5_combout  & \processador|alu|Mux0~4_combout ))))

	.dataa(\processador|alu|Mux4~5_combout ),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|alu|Mux0~4_combout ),
	.datad(\processador|alu|Mux0~0_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~5 .lut_mask = 16'hCC80;
defparam \processador|alu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneii_lcell_comb \processador|alu|Mux0~8 (
// Equation(s):
// \processador|alu|Mux0~8_combout  = (\processador|alu|Mux0~5_combout ) # ((!\processador|CU|ALUOp [2] & ((\processador|alu|Mux0~7_combout ) # (\processador|alu|Mux0~6_combout ))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|alu|Mux0~7_combout ),
	.datac(\processador|alu|Mux0~6_combout ),
	.datad(\processador|alu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux0~8 .lut_mask = 16'hFF54;
defparam \processador|alu|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneii_lcell_comb \processador|alu|ALU_output[0] (
// Equation(s):
// \processador|alu|ALU_output [0] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [0])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux0~8_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [0]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux0~8_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [0]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[0] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneii_lcell_comb \processador|G_reg|R_output[0]~1 (
// Equation(s):
// \processador|G_reg|R_output[0]~1_combout  = !\processador|alu|ALU_output [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|alu|ALU_output [0]),
	.cin(gnd),
	.combout(\processador|G_reg|R_output[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|G_reg|R_output[0]~1 .lut_mask = 16'h00FF;
defparam \processador|G_reg|R_output[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y16_N25
cycloneii_lcell_ff \processador|G_reg|R_output[0] (
	.clk(\PClock~combout ),
	.datain(\processador|G_reg|R_output[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [0]));

// Location: LCCOMB_X16_Y17_N28
cycloneii_lcell_comb \processador|alu|Mux7~2 (
// Equation(s):
// \processador|alu|Mux7~2_combout  = (!\processador|CU|ALUOp [0] & ((\processador|A_reg|R_output [7]) # (\processador|BusWires [7])))

	.dataa(vcc),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|A_reg|R_output [7]),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|alu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~2 .lut_mask = 16'h3330;
defparam \processador|alu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneii_lcell_comb \processador|alu|Mux7~3 (
// Equation(s):
// \processador|alu|Mux7~3_combout  = (\processador|alu|Mux4~2_combout  & ((\processador|alu|Mux7~2_combout ) # ((\processador|alu|ShiftLeft0~29_combout  & \processador|alu|Mux1~3_combout ))))

	.dataa(\processador|alu|ShiftLeft0~29_combout ),
	.datab(\processador|alu|Mux7~2_combout ),
	.datac(\processador|alu|Mux1~3_combout ),
	.datad(\processador|alu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~3 .lut_mask = 16'hEC00;
defparam \processador|alu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneii_lcell_comb \processador|alu|Mux7~4 (
// Equation(s):
// \processador|alu|Mux7~4_combout  = (\processador|alu|Mux4~7_combout  & (\processador|alu|ShiftRight0~39_combout  & ((\processador|alu|Mux4~6_combout )))) # (!\processador|alu|Mux4~7_combout  & (((\processador|alu|Add0~24_combout ) # 
// (!\processador|alu|Mux4~6_combout ))))

	.dataa(\processador|alu|ShiftRight0~39_combout ),
	.datab(\processador|alu|Mux4~7_combout ),
	.datac(\processador|alu|Add0~24_combout ),
	.datad(\processador|alu|Mux4~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~4 .lut_mask = 16'hB833;
defparam \processador|alu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneii_lcell_comb \processador|alu|Mux7~5 (
// Equation(s):
// \processador|alu|Mux7~5_combout  = (\processador|alu|Mux11~0_combout  & ((\processador|alu|Mux7~4_combout  & ((\processador|alu|ShiftRight0~27_combout ))) # (!\processador|alu|Mux7~4_combout  & (\processador|alu|ShiftRight0~30_combout )))) # 
// (!\processador|alu|Mux11~0_combout  & (((\processador|alu|Mux7~4_combout ))))

	.dataa(\processador|alu|ShiftRight0~30_combout ),
	.datab(\processador|alu|Mux11~0_combout ),
	.datac(\processador|alu|ShiftRight0~27_combout ),
	.datad(\processador|alu|Mux7~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~5 .lut_mask = 16'hF388;
defparam \processador|alu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneii_lcell_comb \processador|alu|Mux7~6 (
// Equation(s):
// \processador|alu|Mux7~6_combout  = (\processador|alu|Mux7~3_combout ) # ((\processador|alu|Mux7~5_combout  & ((\processador|CU|ALUOp [2]) # (!\processador|CU|ALUOp [1]))))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [1]),
	.datac(\processador|alu|Mux7~3_combout ),
	.datad(\processador|alu|Mux7~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux7~6 .lut_mask = 16'hFBF0;
defparam \processador|alu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneii_lcell_comb \processador|alu|ALU_output[7] (
// Equation(s):
// \processador|alu|ALU_output [7] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [7])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux7~6_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [7]),
	.datac(\processador|alu|Mux7~6_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [7]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[7] .lut_mask = 16'hCCF0;
defparam \processador|alu|ALU_output[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y13_N3
cycloneii_lcell_ff \processador|G_reg|R_output[7] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [7]));

// Location: LCCOMB_X17_Y16_N18
cycloneii_lcell_comb \processador|CU|Equal0~1 (
// Equation(s):
// \processador|CU|Equal0~1_combout  = (!\processador|G_reg|R_output [5] & (!\processador|G_reg|R_output [6] & (\processador|G_reg|R_output [0] & !\processador|G_reg|R_output [7])))

	.dataa(\processador|G_reg|R_output [5]),
	.datab(\processador|G_reg|R_output [6]),
	.datac(\processador|G_reg|R_output [0]),
	.datad(\processador|G_reg|R_output [7]),
	.cin(gnd),
	.combout(\processador|CU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~1 .lut_mask = 16'h0010;
defparam \processador|CU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneii_lcell_comb \processador|CU|Equal0~4 (
// Equation(s):
// \processador|CU|Equal0~4_combout  = (\processador|CU|Equal0~3_combout  & (\processador|CU|Equal0~2_combout  & (\processador|CU|Equal0~0_combout  & \processador|CU|Equal0~1_combout )))

	.dataa(\processador|CU|Equal0~3_combout ),
	.datab(\processador|CU|Equal0~2_combout ),
	.datac(\processador|CU|Equal0~0_combout ),
	.datad(\processador|CU|Equal0~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Equal0~4 .lut_mask = 16'h8000;
defparam \processador|CU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneii_lcell_comb \processador|CU|Mux19~1 (
// Equation(s):
// \processador|CU|Mux19~1_combout  = (\processador|CU|Mux19~0_combout ) # ((\processador|CU|always0~16_combout ) # ((!\processador|CU|Equal3~3_combout  & !\processador|CU|Equal0~4_combout )))

	.dataa(\processador|CU|Mux19~0_combout ),
	.datab(\processador|CU|Equal3~3_combout ),
	.datac(\processador|CU|always0~16_combout ),
	.datad(\processador|CU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux19~1 .lut_mask = 16'hFAFB;
defparam \processador|CU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneii_lcell_comb \processador|X|Decoder0~1 (
// Equation(s):
// \processador|X|Decoder0~1_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [4] & (\mem_data|altsyncram_component|auto_generated|q_a [3] & \mem_data|altsyncram_component|auto_generated|q_a [5]))

	.dataa(vcc),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~1 .lut_mask = 16'hC000;
defparam \processador|X|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneii_lcell_comb \processador|CU|Mux17~0 (
// Equation(s):
// \processador|CU|Mux17~0_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [1] & (\mem_data|altsyncram_component|auto_generated|q_a [2] & \mem_data|altsyncram_component|auto_generated|q_a [0]))

	.dataa(vcc),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\processador|CU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux17~0 .lut_mask = 16'hC000;
defparam \processador|CU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneii_lcell_comb \processador|CU|Mux17~1 (
// Equation(s):
// \processador|CU|Mux17~1_combout  = (\processador|CU|WideOr0~0_combout  & (\processador|CU|Equal3~0_combout  & (\processador|X|Decoder0~1_combout ))) # (!\processador|CU|WideOr0~0_combout  & ((\processador|CU|Mux17~0_combout ) # 
// ((\processador|CU|Equal3~0_combout  & \processador|X|Decoder0~1_combout ))))

	.dataa(\processador|CU|WideOr0~0_combout ),
	.datab(\processador|CU|Equal3~0_combout ),
	.datac(\processador|X|Decoder0~1_combout ),
	.datad(\processador|CU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux17~1 .lut_mask = 16'hD5C0;
defparam \processador|CU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneii_lcell_comb \processador|CU|Mux17~2 (
// Equation(s):
// \processador|CU|Mux17~2_combout  = (!\processador|C|Counter [0] & (!\processador|C|Counter [1] & ((\processador|CU|Mux17~1_combout ) # (!\processador|C|Counter [2]))))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|CU|Mux17~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux17~2 .lut_mask = 16'h1101;
defparam \processador|CU|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneii_lcell_comb \processador|CU|Mux17~4 (
// Equation(s):
// \processador|CU|Mux17~4_combout  = (\processador|CU|Mux17~2_combout ) # ((\processador|CU|Mux17~3_combout  & (\processador|CU|Mux0~25_combout  & \processador|CU|Mux19~1_combout )))

	.dataa(\processador|CU|Mux17~3_combout ),
	.datab(\processador|CU|Mux0~25_combout ),
	.datac(\processador|CU|Mux19~1_combout ),
	.datad(\processador|CU|Mux17~2_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux17~4 .lut_mask = 16'hFF80;
defparam \processador|CU|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneii_lcell_comb \processador|Equal2~3 (
// Equation(s):
// \processador|Equal2~3_combout  = (\processador|CU|Mux24~3_combout  & (!\processador|CU|Mux17~4_combout  & (\processador|Equal2~0_combout  & \processador|Equal2~2_combout )))

	.dataa(\processador|CU|Mux24~3_combout ),
	.datab(\processador|CU|Mux17~4_combout ),
	.datac(\processador|Equal2~0_combout ),
	.datad(\processador|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~3 .lut_mask = 16'h2000;
defparam \processador|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N15
cycloneii_lcell_ff \processador|R0|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [5]));

// Location: LCCOMB_X15_Y18_N4
cycloneii_lcell_comb \processador|alu|Mux5~3 (
// Equation(s):
// \processador|alu|Mux5~3_combout  = (\processador|alu|Mux4~2_combout  & ((\processador|alu|Mux5~2_combout ) # ((\processador|alu|Mux1~3_combout  & \processador|alu|ShiftLeft0~21_combout ))))

	.dataa(\processador|alu|Mux5~2_combout ),
	.datab(\processador|alu|Mux4~2_combout ),
	.datac(\processador|alu|Mux1~3_combout ),
	.datad(\processador|alu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~3 .lut_mask = 16'hC888;
defparam \processador|alu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneii_lcell_comb \processador|alu|ShiftRight0~16 (
// Equation(s):
// \processador|alu|ShiftRight0~16_combout  = (\processador|BusWires [1] & (\processador|alu|ShiftRight0~14_combout )) # (!\processador|BusWires [1] & ((\processador|alu|ShiftRight0~15_combout )))

	.dataa(\processador|alu|ShiftRight0~14_combout ),
	.datab(\processador|BusWires [1]),
	.datac(vcc),
	.datad(\processador|alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~16 .lut_mask = 16'hBB88;
defparam \processador|alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneii_lcell_comb \processador|alu|ShiftRight0~38 (
// Equation(s):
// \processador|alu|ShiftRight0~38_combout  = (!\processador|BusWires [2] & ((\processador|alu|ShiftRight0~6_combout ) # ((\processador|A_reg|R_output [14] & \processador|alu|Mux14~2_combout ))))

	.dataa(\processador|A_reg|R_output [14]),
	.datab(\processador|BusWires [2]),
	.datac(\processador|alu|Mux14~2_combout ),
	.datad(\processador|alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~38 .lut_mask = 16'h3320;
defparam \processador|alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneii_lcell_comb \processador|alu|Mux5~4 (
// Equation(s):
// \processador|alu|Mux5~4_combout  = (\processador|alu|Mux4~7_combout  & (\processador|alu|Mux4~6_combout  & (\processador|alu|ShiftRight0~38_combout ))) # (!\processador|alu|Mux4~7_combout  & (((\processador|alu|Add0~18_combout )) # 
// (!\processador|alu|Mux4~6_combout )))

	.dataa(\processador|alu|Mux4~7_combout ),
	.datab(\processador|alu|Mux4~6_combout ),
	.datac(\processador|alu|ShiftRight0~38_combout ),
	.datad(\processador|alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~4 .lut_mask = 16'hD591;
defparam \processador|alu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneii_lcell_comb \processador|alu|Mux5~5 (
// Equation(s):
// \processador|alu|Mux5~5_combout  = (\processador|alu|Mux11~0_combout  & ((\processador|alu|Mux5~4_combout  & ((\processador|alu|ShiftRight0~16_combout ))) # (!\processador|alu|Mux5~4_combout  & (\processador|alu|ShiftRight0~9_combout )))) # 
// (!\processador|alu|Mux11~0_combout  & (((\processador|alu|Mux5~4_combout ))))

	.dataa(\processador|alu|ShiftRight0~9_combout ),
	.datab(\processador|alu|ShiftRight0~16_combout ),
	.datac(\processador|alu|Mux11~0_combout ),
	.datad(\processador|alu|Mux5~4_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~5 .lut_mask = 16'hCFA0;
defparam \processador|alu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneii_lcell_comb \processador|alu|Mux5~6 (
// Equation(s):
// \processador|alu|Mux5~6_combout  = (\processador|alu|Mux5~3_combout ) # ((\processador|alu|Mux5~5_combout  & ((\processador|CU|ALUOp [2]) # (!\processador|CU|ALUOp [1]))))

	.dataa(\processador|CU|ALUOp [1]),
	.datab(\processador|CU|ALUOp [2]),
	.datac(\processador|alu|Mux5~3_combout ),
	.datad(\processador|alu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux5~6 .lut_mask = 16'hFDF0;
defparam \processador|alu|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneii_lcell_comb \processador|alu|ALU_output[5] (
// Equation(s):
// \processador|alu|ALU_output [5] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [5])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux5~6_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [5]),
	.datac(\processador|alu|Mux16~0clkctrl_outclk ),
	.datad(\processador|alu|Mux5~6_combout ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [5]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[5] .lut_mask = 16'hCFC0;
defparam \processador|alu|ALU_output[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N31
cycloneii_lcell_ff \processador|G_reg|R_output[5] (
	.clk(\PClock~combout ),
	.datain(\processador|alu|ALU_output [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [5]));

// Location: LCCOMB_X17_Y19_N24
cycloneii_lcell_comb \processador|Selector5~4 (
// Equation(s):
// \processador|Selector5~4_combout  = (\processador|CU|DINout~0_combout  & ((\mem_data|altsyncram_component|auto_generated|q_a [5]) # ((\processador|G_reg|R_output [5] & \processador|CU|Gout~1_combout )))) # (!\processador|CU|DINout~0_combout  & 
// (((\processador|G_reg|R_output [5] & \processador|CU|Gout~1_combout ))))

	.dataa(\processador|CU|DINout~0_combout ),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datac(\processador|G_reg|R_output [5]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~4 .lut_mask = 16'hF888;
defparam \processador|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneii_lcell_comb \processador|Selector5~5 (
// Equation(s):
// \processador|Selector5~5_combout  = (\processador|Selector5~3_combout ) # ((\processador|Selector5~4_combout ) # ((\processador|Equal2~3_combout  & \processador|R0|R_output [5])))

	.dataa(\processador|Selector5~3_combout ),
	.datab(\processador|Equal2~3_combout ),
	.datac(\processador|R0|R_output [5]),
	.datad(\processador|Selector5~4_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~5 .lut_mask = 16'hFFEA;
defparam \processador|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneii_lcell_comb \processador|R6|R_output[5]~feeder (
// Equation(s):
// \processador|R6|R_output[5]~feeder_combout  = \processador|BusWires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [5]),
	.cin(gnd),
	.combout(\processador|R6|R_output[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R6|R_output[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|R6|R_output[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N27
cycloneii_lcell_ff \processador|R6|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R6|R_output[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [5]));

// Location: LCCOMB_X18_Y19_N20
cycloneii_lcell_comb \processador|Selector5~1 (
// Equation(s):
// \processador|Selector5~1_combout  = (\processador|R7|PC_output [5] & ((\processador|Equal9~0_combout ) # ((\processador|R6|R_output [5] & \processador|Equal8~0_combout )))) # (!\processador|R7|PC_output [5] & (\processador|R6|R_output [5] & 
// (\processador|Equal8~0_combout )))

	.dataa(\processador|R7|PC_output [5]),
	.datab(\processador|R6|R_output [5]),
	.datac(\processador|Equal8~0_combout ),
	.datad(\processador|Equal9~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~1 .lut_mask = 16'hEAC0;
defparam \processador|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneii_lcell_comb \processador|R1|R_output[5]~feeder (
// Equation(s):
// \processador|R1|R_output[5]~feeder_combout  = \processador|BusWires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [5]),
	.cin(gnd),
	.combout(\processador|R1|R_output[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N29
cycloneii_lcell_ff \processador|R1|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [5]));

// Location: LCCOMB_X19_Y14_N4
cycloneii_lcell_comb \processador|Selector5~0 (
// Equation(s):
// \processador|Selector5~0_combout  = (\processador|R5|R_output [5] & ((\processador|Equal7~2_combout ) # ((\processador|R1|R_output [5] & \processador|Equal3~1_combout )))) # (!\processador|R5|R_output [5] & (\processador|R1|R_output [5] & 
// ((\processador|Equal3~1_combout ))))

	.dataa(\processador|R5|R_output [5]),
	.datab(\processador|R1|R_output [5]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~0 .lut_mask = 16'hECA0;
defparam \processador|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneii_lcell_comb \processador|Selector5~6 (
// Equation(s):
// \processador|Selector5~6_combout  = (\processador|Selector5~2_combout ) # ((\processador|Selector5~5_combout ) # ((\processador|Selector5~1_combout ) # (\processador|Selector5~0_combout )))

	.dataa(\processador|Selector5~2_combout ),
	.datab(\processador|Selector5~5_combout ),
	.datac(\processador|Selector5~1_combout ),
	.datad(\processador|Selector5~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector5~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneii_lcell_comb \processador|BusWires[5] (
// Equation(s):
// \processador|BusWires [5] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector5~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [5]))

	.dataa(vcc),
	.datab(\processador|BusWires [5]),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector5~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [5]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[5] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y18_N5
cycloneii_lcell_ff \processador|reg_dout|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [5]));

// Location: LCCOMB_X14_Y15_N16
cycloneii_lcell_comb \processador|X|Decoder0~2 (
// Equation(s):
// \processador|X|Decoder0~2_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [4] & (\mem_data|altsyncram_component|auto_generated|q_a [5] & !\mem_data|altsyncram_component|auto_generated|q_a [3]))

	.dataa(vcc),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processador|X|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|X|Decoder0~2 .lut_mask = 16'h00C0;
defparam \processador|X|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneii_lcell_comb \processador|CU|Mux9~0 (
// Equation(s):
// \processador|CU|Mux9~0_combout  = (\processador|CU|Mux15~1_combout  & (\processador|X|Decoder0~2_combout  & \processador|CU|Mux14~0_combout ))

	.dataa(\processador|CU|Mux15~1_combout ),
	.datab(\processador|X|Decoder0~2_combout ),
	.datac(vcc),
	.datad(\processador|CU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux9~0 .lut_mask = 16'h8800;
defparam \processador|CU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N5
cycloneii_lcell_ff \processador|R6|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [6]));

// Location: LCCOMB_X19_Y18_N4
cycloneii_lcell_comb \processador|Selector6~1 (
// Equation(s):
// \processador|Selector6~1_combout  = (\processador|Equal9~0_combout  & ((\processador|R7|PC_output [6]) # ((\processador|R6|R_output [6] & \processador|Equal8~0_combout )))) # (!\processador|Equal9~0_combout  & (((\processador|R6|R_output [6] & 
// \processador|Equal8~0_combout ))))

	.dataa(\processador|Equal9~0_combout ),
	.datab(\processador|R7|PC_output [6]),
	.datac(\processador|R6|R_output [6]),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~1 .lut_mask = 16'hF888;
defparam \processador|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \processador|R4|R_output[6]~feeder (
// Equation(s):
// \processador|R4|R_output[6]~feeder_combout  = \processador|BusWires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|R4|R_output[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N9
cycloneii_lcell_ff \processador|R4|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [6]));

// Location: LCCOMB_X19_Y17_N22
cycloneii_lcell_comb \processador|Selector6~2 (
// Equation(s):
// \processador|Selector6~2_combout  = (\processador|R3|R_output [6] & ((\processador|Equal5~1_combout ) # ((\processador|R4|R_output [6] & \processador|Equal6~1_combout )))) # (!\processador|R3|R_output [6] & (\processador|R4|R_output [6] & 
// ((\processador|Equal6~1_combout ))))

	.dataa(\processador|R3|R_output [6]),
	.datab(\processador|R4|R_output [6]),
	.datac(\processador|Equal5~1_combout ),
	.datad(\processador|Equal6~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~2 .lut_mask = 16'hECA0;
defparam \processador|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N29
cycloneii_lcell_ff \processador|R2|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [6]));

// Location: LCCOMB_X18_Y20_N28
cycloneii_lcell_comb \processador|Selector6~3 (
// Equation(s):
// \processador|Selector6~3_combout  = (\processador|Equal4~3_combout  & (\processador|Equal2~0_combout  & (\processador|R2|R_output [6] & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|R2|R_output [6]),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~3 .lut_mask = 16'h8000;
defparam \processador|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N9
cycloneii_lcell_ff \processador|R0|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [6]));

// Location: LCCOMB_X18_Y20_N8
cycloneii_lcell_comb \processador|Selector6~5 (
// Equation(s):
// \processador|Selector6~5_combout  = (\processador|Selector6~4_combout ) # ((\processador|Selector6~3_combout ) # ((\processador|R0|R_output [6] & \processador|Equal2~3_combout )))

	.dataa(\processador|Selector6~4_combout ),
	.datab(\processador|Selector6~3_combout ),
	.datac(\processador|R0|R_output [6]),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~5 .lut_mask = 16'hFEEE;
defparam \processador|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \processador|Selector6~6 (
// Equation(s):
// \processador|Selector6~6_combout  = (\processador|Selector6~0_combout ) # ((\processador|Selector6~1_combout ) # ((\processador|Selector6~2_combout ) # (\processador|Selector6~5_combout )))

	.dataa(\processador|Selector6~0_combout ),
	.datab(\processador|Selector6~1_combout ),
	.datac(\processador|Selector6~2_combout ),
	.datad(\processador|Selector6~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector6~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneii_lcell_comb \processador|BusWires[6] (
// Equation(s):
// \processador|BusWires [6] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector6~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [6]))

	.dataa(vcc),
	.datab(\processador|BusWires [6]),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector6~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [6]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[6] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y18_N15
cycloneii_lcell_ff \processador|reg_dout|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [6]));

// Location: LCCOMB_X17_Y13_N14
cycloneii_lcell_comb \processador|CU|Decoder0~0 (
// Equation(s):
// \processador|CU|Decoder0~0_combout  = (\processador|C|Counter [1] & (!\processador|C|Counter [0] & !\processador|C|Counter [2]))

	.dataa(vcc),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|C|Counter [0]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Decoder0~0 .lut_mask = 16'h000C;
defparam \processador|CU|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N11
cycloneii_lcell_ff \processador|IR_reg|R_output[9] (
	.clk(\PClock~combout ),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [9]));

// Location: LCCOMB_X17_Y14_N10
cycloneii_lcell_comb \processador|CU|RNin~0 (
// Equation(s):
// \processador|CU|RNin~0_combout  = (\processador|IR_reg|R_output [6] & (\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [9] & \processador|IR_reg|R_output [8]))) # (!\processador|IR_reg|R_output [6] & (!\processador|IR_reg|R_output [7] & 
// (\processador|IR_reg|R_output [9] & !\processador|IR_reg|R_output [8])))

	.dataa(\processador|IR_reg|R_output [6]),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(\processador|IR_reg|R_output [9]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|RNin~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|RNin~0 .lut_mask = 16'h0810;
defparam \processador|CU|RNin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneii_lcell_comb \processador|CU|Mux15~0 (
// Equation(s):
// \processador|CU|Mux15~0_combout  = (\processador|C|Counter [1] & (((\processador|CU|RNin~0_combout )))) # (!\processador|C|Counter [1] & (((!\processador|CU|always0~14_combout )) # (!\processador|CU|always0~15_combout )))

	.dataa(\processador|C|Counter [1]),
	.datab(\processador|CU|always0~15_combout ),
	.datac(\processador|CU|always0~14_combout ),
	.datad(\processador|CU|RNin~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux15~0 .lut_mask = 16'hBF15;
defparam \processador|CU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneii_lcell_comb \processador|CU|Mux15~1 (
// Equation(s):
// \processador|CU|Mux15~1_combout  = (\processador|C|Counter [2] & (\processador|CU|Mux15~0_combout  & (\processador|C|Counter [0] $ (\processador|C|Counter [1])))) # (!\processador|C|Counter [2] & (\processador|C|Counter [0] & (\processador|C|Counter 
// [1])))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|C|Counter [2]),
	.datac(\processador|C|Counter [1]),
	.datad(\processador|CU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux15~1 .lut_mask = 16'h6820;
defparam \processador|CU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneii_lcell_comb \processador|R7|PC_output[1]~3 (
// Equation(s):
// \processador|R7|PC_output[1]~3_combout  = (!\ResetIn~combout  & (((!\processador|CU|Mux14~0_combout ) # (!\processador|X|Decoder0~1_combout )) # (!\processador|CU|Mux15~1_combout )))

	.dataa(\ResetIn~combout ),
	.datab(\processador|CU|Mux15~1_combout ),
	.datac(\processador|X|Decoder0~1_combout ),
	.datad(\processador|CU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output[1]~3 .lut_mask = 16'h1555;
defparam \processador|R7|PC_output[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ResetIn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ResetIn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResetIn));
// synopsys translate_off
defparam \ResetIn~I .input_async_reset = "none";
defparam \ResetIn~I .input_power_up = "low";
defparam \ResetIn~I .input_register_mode = "none";
defparam \ResetIn~I .input_sync_reset = "none";
defparam \ResetIn~I .oe_async_reset = "none";
defparam \ResetIn~I .oe_power_up = "low";
defparam \ResetIn~I .oe_register_mode = "none";
defparam \ResetIn~I .oe_sync_reset = "none";
defparam \ResetIn~I .operation_mode = "input";
defparam \ResetIn~I .output_async_reset = "none";
defparam \ResetIn~I .output_power_up = "low";
defparam \ResetIn~I .output_register_mode = "none";
defparam \ResetIn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneii_lcell_comb \processador|R7|PC_output~0 (
// Equation(s):
// \processador|R7|PC_output~0_combout  = (\processador|CU|Mux7~4_combout  & (\processador|R7|Add0~0_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|R7|PC_output [0])))

	.dataa(\processador|R7|Add0~0_combout ),
	.datab(\processador|R7|PC_output [0]),
	.datac(vcc),
	.datad(\processador|CU|Mux7~4_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~0 .lut_mask = 16'hAACC;
defparam \processador|R7|PC_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneii_lcell_comb \processador|R7|PC_output~1 (
// Equation(s):
// \processador|R7|PC_output~1_combout  = (\processador|X|Decoder0~1_combout  & ((\processador|CU|Mux14~1_combout  & ((\processador|BusWires [0]))) # (!\processador|CU|Mux14~1_combout  & (\processador|R7|PC_output~0_combout )))) # 
// (!\processador|X|Decoder0~1_combout  & (((\processador|R7|PC_output~0_combout ))))

	.dataa(\processador|X|Decoder0~1_combout ),
	.datab(\processador|CU|Mux14~1_combout ),
	.datac(\processador|R7|PC_output~0_combout ),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|R7|PC_output~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~1 .lut_mask = 16'hF870;
defparam \processador|R7|PC_output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneii_lcell_comb \processador|R7|PC_output~2 (
// Equation(s):
// \processador|R7|PC_output~2_combout  = (!\ResetIn~combout  & \processador|R7|PC_output~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ResetIn~combout ),
	.datad(\processador|R7|PC_output~1_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~2 .lut_mask = 16'h0F00;
defparam \processador|R7|PC_output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N5
cycloneii_lcell_ff \processador|R7|PC_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [0]));

// Location: LCCOMB_X14_Y14_N2
cycloneii_lcell_comb \processador|R7|Add0~2 (
// Equation(s):
// \processador|R7|Add0~2_combout  = (\processador|R7|PC_output [1] & ((\processador|R7|Add0~1 ) # (GND))) # (!\processador|R7|PC_output [1] & (!\processador|R7|Add0~1 ))
// \processador|R7|Add0~3  = CARRY((\processador|R7|PC_output [1]) # (!\processador|R7|Add0~1 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~1 ),
	.combout(\processador|R7|Add0~2_combout ),
	.cout(\processador|R7|Add0~3 ));
// synopsys translate_off
defparam \processador|R7|Add0~2 .lut_mask = 16'hC3CF;
defparam \processador|R7|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneii_lcell_comb \processador|R7|PC_output~4 (
// Equation(s):
// \processador|R7|PC_output~4_combout  = (!\ResetIn~combout  & ((!\processador|R7|Add0~2_combout ) # (!\processador|R7|PC_output[1]~3_combout )))

	.dataa(vcc),
	.datab(\processador|R7|PC_output[1]~3_combout ),
	.datac(\ResetIn~combout ),
	.datad(\processador|R7|Add0~2_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~4 .lut_mask = 16'h030F;
defparam \processador|R7|PC_output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N7
cycloneii_lcell_ff \processador|R7|PC_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [1]));

// Location: LCCOMB_X14_Y14_N4
cycloneii_lcell_comb \processador|R7|Add0~4 (
// Equation(s):
// \processador|R7|Add0~4_combout  = (\processador|R7|PC_output [2] & (\processador|R7|Add0~3  $ (GND))) # (!\processador|R7|PC_output [2] & (!\processador|R7|Add0~3  & VCC))
// \processador|R7|Add0~5  = CARRY((\processador|R7|PC_output [2] & !\processador|R7|Add0~3 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~3 ),
	.combout(\processador|R7|Add0~4_combout ),
	.cout(\processador|R7|Add0~5 ));
// synopsys translate_off
defparam \processador|R7|Add0~4 .lut_mask = 16'hC30C;
defparam \processador|R7|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
cycloneii_lcell_comb \processador|R7|PC_output~6 (
// Equation(s):
// \processador|R7|PC_output~6_combout  = (\processador|R7|PC_output[1]~3_combout  & \processador|R7|Add0~4_combout )

	.dataa(vcc),
	.datab(\processador|R7|PC_output[1]~3_combout ),
	.datac(\processador|R7|Add0~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|R7|PC_output~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~6 .lut_mask = 16'hC0C0;
defparam \processador|R7|PC_output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N9
cycloneii_lcell_ff \processador|R7|PC_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [2]));

// Location: LCCOMB_X14_Y14_N6
cycloneii_lcell_comb \processador|R7|Add0~6 (
// Equation(s):
// \processador|R7|Add0~6_combout  = (\processador|R7|PC_output [3] & ((\processador|R7|Add0~5 ) # (GND))) # (!\processador|R7|PC_output [3] & (!\processador|R7|Add0~5 ))
// \processador|R7|Add0~7  = CARRY((\processador|R7|PC_output [3]) # (!\processador|R7|Add0~5 ))

	.dataa(vcc),
	.datab(\processador|R7|PC_output [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|R7|Add0~5 ),
	.combout(\processador|R7|Add0~6_combout ),
	.cout(\processador|R7|Add0~7 ));
// synopsys translate_off
defparam \processador|R7|Add0~6 .lut_mask = 16'hC3CF;
defparam \processador|R7|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneii_lcell_comb \processador|R7|PC_output~7 (
// Equation(s):
// \processador|R7|PC_output~7_combout  = (!\ResetIn~combout  & ((!\processador|R7|PC_output[1]~3_combout ) # (!\processador|R7|Add0~6_combout )))

	.dataa(\ResetIn~combout ),
	.datab(vcc),
	.datac(\processador|R7|Add0~6_combout ),
	.datad(\processador|R7|PC_output[1]~3_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~7 .lut_mask = 16'h0555;
defparam \processador|R7|PC_output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N25
cycloneii_lcell_ff \processador|R7|PC_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [3]));

// Location: LCCOMB_X16_Y14_N2
cycloneii_lcell_comb \processador|R7|PC_output~8 (
// Equation(s):
// \processador|R7|PC_output~8_combout  = (\processador|R7|Add0~8_combout  & \processador|R7|PC_output[1]~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|R7|Add0~8_combout ),
	.datad(\processador|R7|PC_output[1]~3_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~8 .lut_mask = 16'hF000;
defparam \processador|R7|PC_output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N3
cycloneii_lcell_ff \processador|R7|PC_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [4]));

// Location: LCFF_X19_Y18_N23
cycloneii_lcell_ff \processador|R6|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [4]));

// Location: LCCOMB_X19_Y18_N22
cycloneii_lcell_comb \processador|Selector4~1 (
// Equation(s):
// \processador|Selector4~1_combout  = (\processador|Equal9~0_combout  & ((\processador|R7|PC_output [4]) # ((\processador|R6|R_output [4] & \processador|Equal8~0_combout )))) # (!\processador|Equal9~0_combout  & (((\processador|R6|R_output [4] & 
// \processador|Equal8~0_combout ))))

	.dataa(\processador|Equal9~0_combout ),
	.datab(\processador|R7|PC_output [4]),
	.datac(\processador|R6|R_output [4]),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~1 .lut_mask = 16'hF888;
defparam \processador|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneii_lcell_comb \processador|Selector4~4 (
// Equation(s):
// \processador|Selector4~4_combout  = (\processador|G_reg|R_output [4] & ((\processador|CU|Gout~1_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [4] & \processador|CU|DINout~0_combout )))) # (!\processador|G_reg|R_output [4] & 
// (\mem_data|altsyncram_component|auto_generated|q_a [4] & (\processador|CU|DINout~0_combout )))

	.dataa(\processador|G_reg|R_output [4]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datac(\processador|CU|DINout~0_combout ),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~4 .lut_mask = 16'hEAC0;
defparam \processador|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N27
cycloneii_lcell_ff \processador|R0|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [4]));

// Location: LCFF_X18_Y20_N31
cycloneii_lcell_ff \processador|R2|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [4]));

// Location: LCCOMB_X18_Y20_N30
cycloneii_lcell_comb \processador|Selector4~3 (
// Equation(s):
// \processador|Selector4~3_combout  = (\processador|Equal4~3_combout  & (\processador|Equal2~0_combout  & (\processador|R2|R_output [4] & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|R2|R_output [4]),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~3 .lut_mask = 16'h8000;
defparam \processador|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneii_lcell_comb \processador|Selector4~5 (
// Equation(s):
// \processador|Selector4~5_combout  = (\processador|Selector4~4_combout ) # ((\processador|Selector4~3_combout ) # ((\processador|Equal2~3_combout  & \processador|R0|R_output [4])))

	.dataa(\processador|Equal2~3_combout ),
	.datab(\processador|Selector4~4_combout ),
	.datac(\processador|R0|R_output [4]),
	.datad(\processador|Selector4~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N23
cycloneii_lcell_ff \processador|R5|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [4]));

// Location: LCCOMB_X19_Y14_N26
cycloneii_lcell_comb \processador|Selector4~0 (
// Equation(s):
// \processador|Selector4~0_combout  = (\processador|R1|R_output [4] & ((\processador|Equal3~1_combout ) # ((\processador|R5|R_output [4] & \processador|Equal7~2_combout )))) # (!\processador|R1|R_output [4] & (\processador|R5|R_output [4] & 
// (\processador|Equal7~2_combout )))

	.dataa(\processador|R1|R_output [4]),
	.datab(\processador|R5|R_output [4]),
	.datac(\processador|Equal7~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~0 .lut_mask = 16'hEAC0;
defparam \processador|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneii_lcell_comb \processador|Selector4~6 (
// Equation(s):
// \processador|Selector4~6_combout  = (\processador|Selector4~2_combout ) # ((\processador|Selector4~1_combout ) # ((\processador|Selector4~5_combout ) # (\processador|Selector4~0_combout )))

	.dataa(\processador|Selector4~2_combout ),
	.datab(\processador|Selector4~1_combout ),
	.datac(\processador|Selector4~5_combout ),
	.datad(\processador|Selector4~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector4~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneii_lcell_comb \processador|BusWires[4] (
// Equation(s):
// \processador|BusWires [4] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector4~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [4]))

	.dataa(\processador|BusWires [4]),
	.datab(vcc),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector4~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [4]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[4] .lut_mask = 16'hFA0A;
defparam \processador|BusWires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \processador|reg_addr|R_output~6 (
// Equation(s):
// \processador|reg_addr|R_output~6_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~8_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [4])))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(vcc),
	.datac(\processador|reg_addr|Add0~8_combout ),
	.datad(\processador|BusWires [4]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~6 .lut_mask = 16'hF5A0;
defparam \processador|reg_addr|R_output~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneii_lcell_comb \processador|reg_addr|R_output[2]~1 (
// Equation(s):
// \processador|reg_addr|R_output[2]~1_combout  = (\processador|C|Counter [2]) # (\processador|C|Counter [0] $ (\processador|C|Counter [1]))

	.dataa(vcc),
	.datab(\processador|C|Counter [0]),
	.datac(\processador|C|Counter [1]),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output[2]~1 .lut_mask = 16'hFF3C;
defparam \processador|reg_addr|R_output[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \processador|reg_addr|R_output[2]~2 (
// Equation(s):
// \processador|reg_addr|R_output[2]~2_combout  = (\processador|CU|Mux7~4_combout ) # ((!\processador|reg_addr|R_output[2]~1_combout  & ((!\processador|CU|Mux0~26_combout ) # (!\processador|C|Counter [1]))))

	.dataa(\processador|C|Counter [1]),
	.datab(\processador|reg_addr|R_output[2]~1_combout ),
	.datac(\processador|CU|Mux0~26_combout ),
	.datad(\processador|CU|Mux7~4_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output[2]~2 .lut_mask = 16'hFF13;
defparam \processador|reg_addr|R_output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N13
cycloneii_lcell_ff \processador|reg_addr|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [4]));

// Location: LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \processador|CU|Mux12~0 (
// Equation(s):
// \processador|CU|Mux12~0_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [5] & (\mem_data|altsyncram_component|auto_generated|q_a [3] & (\mem_data|altsyncram_component|auto_generated|q_a [4] & \processador|CU|Mux14~1_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datad(\processador|CU|Mux14~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux12~0 .lut_mask = 16'h4000;
defparam \processador|CU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N31
cycloneii_lcell_ff \processador|R3|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R3|R_output[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [3]));

// Location: LCFF_X18_Y19_N9
cycloneii_lcell_ff \processador|R4|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [3]));

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \processador|Selector3~2 (
// Equation(s):
// \processador|Selector3~2_combout  = (\processador|Equal6~1_combout  & ((\processador|R4|R_output [3]) # ((\processador|R3|R_output [3] & \processador|Equal5~1_combout )))) # (!\processador|Equal6~1_combout  & (\processador|R3|R_output [3] & 
// ((\processador|Equal5~1_combout ))))

	.dataa(\processador|Equal6~1_combout ),
	.datab(\processador|R3|R_output [3]),
	.datac(\processador|R4|R_output [3]),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~2 .lut_mask = 16'hECA0;
defparam \processador|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneii_lcell_comb \processador|R0|R_output[3]~1 (
// Equation(s):
// \processador|R0|R_output[3]~1_combout  = !\processador|BusWires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|R0|R_output[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[3]~1 .lut_mask = 16'h00FF;
defparam \processador|R0|R_output[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N19
cycloneii_lcell_ff \processador|R0|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R0|R_output[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [3]));

// Location: LCCOMB_X16_Y15_N24
cycloneii_lcell_comb \processador|Selector3~4 (
// Equation(s):
// \processador|Selector3~4_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [3] & ((\processador|CU|DINout~0_combout ) # ((\processador|G_reg|R_output [3] & \processador|CU|Gout~1_combout )))) # 
// (!\mem_data|altsyncram_component|auto_generated|q_a [3] & (((\processador|G_reg|R_output [3] & \processador|CU|Gout~1_combout ))))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datab(\processador|CU|DINout~0_combout ),
	.datac(\processador|G_reg|R_output [3]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~4 .lut_mask = 16'hF888;
defparam \processador|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N11
cycloneii_lcell_ff \processador|R2|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [3]));

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \processador|Selector3~3 (
// Equation(s):
// \processador|Selector3~3_combout  = (\processador|Equal4~3_combout  & (\processador|Equal2~0_combout  & (\processador|R2|R_output [3] & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|R2|R_output [3]),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~3 .lut_mask = 16'h8000;
defparam \processador|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneii_lcell_comb \processador|Selector3~5 (
// Equation(s):
// \processador|Selector3~5_combout  = (\processador|Selector3~4_combout ) # ((\processador|Selector3~3_combout ) # ((\processador|Equal2~3_combout  & !\processador|R0|R_output [3])))

	.dataa(\processador|Equal2~3_combout ),
	.datab(\processador|R0|R_output [3]),
	.datac(\processador|Selector3~4_combout ),
	.datad(\processador|Selector3~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~5 .lut_mask = 16'hFFF2;
defparam \processador|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y15_N21
cycloneii_lcell_ff \processador|R1|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [3]));

// Location: LCFF_X18_Y16_N23
cycloneii_lcell_ff \processador|R5|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [3]));

// Location: LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \processador|Selector3~0 (
// Equation(s):
// \processador|Selector3~0_combout  = (\processador|Equal3~1_combout  & ((\processador|R1|R_output [3]) # ((\processador|R5|R_output [3] & \processador|Equal7~2_combout )))) # (!\processador|Equal3~1_combout  & (((\processador|R5|R_output [3] & 
// \processador|Equal7~2_combout ))))

	.dataa(\processador|Equal3~1_combout ),
	.datab(\processador|R1|R_output [3]),
	.datac(\processador|R5|R_output [3]),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~0 .lut_mask = 16'hF888;
defparam \processador|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneii_lcell_comb \processador|Selector3~6 (
// Equation(s):
// \processador|Selector3~6_combout  = (\processador|Selector3~1_combout ) # ((\processador|Selector3~2_combout ) # ((\processador|Selector3~5_combout ) # (\processador|Selector3~0_combout )))

	.dataa(\processador|Selector3~1_combout ),
	.datab(\processador|Selector3~2_combout ),
	.datac(\processador|Selector3~5_combout ),
	.datad(\processador|Selector3~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector3~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneii_lcell_comb \processador|BusWires[3] (
// Equation(s):
// \processador|BusWires [3] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector3~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [3]))

	.dataa(\processador|BusWires [3]),
	.datab(vcc),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector3~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [3]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[3] .lut_mask = 16'hFA0A;
defparam \processador|BusWires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \processador|reg_addr|R_output~5 (
// Equation(s):
// \processador|reg_addr|R_output~5_combout  = (\processador|CU|Mux7~4_combout  & (!\processador|reg_addr|Add0~6_combout )) # (!\processador|CU|Mux7~4_combout  & ((!\processador|BusWires [3])))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(vcc),
	.datac(\processador|reg_addr|Add0~6_combout ),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~5 .lut_mask = 16'h0A5F;
defparam \processador|reg_addr|R_output~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N19
cycloneii_lcell_ff \processador|reg_addr|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [3]));

// Location: LCCOMB_X12_Y14_N30
cycloneii_lcell_comb \processador|reg_addr|R_output[3]~_wirecell (
// Equation(s):
// \processador|reg_addr|R_output[3]~_wirecell_combout  = !\processador|reg_addr|R_output [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|reg_addr|R_output [3]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output[3]~_wirecell .lut_mask = 16'h00FF;
defparam \processador|reg_addr|R_output[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneii_lcell_comb \processador|Selector2~4 (
// Equation(s):
// \processador|Selector2~4_combout  = (\processador|CU|DINout~0_combout  & ((\mem_data|altsyncram_component|auto_generated|q_a [2]) # ((\processador|G_reg|R_output [2] & \processador|CU|Gout~1_combout )))) # (!\processador|CU|DINout~0_combout  & 
// (((\processador|G_reg|R_output [2] & \processador|CU|Gout~1_combout ))))

	.dataa(\processador|CU|DINout~0_combout ),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datac(\processador|G_reg|R_output [2]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~4 .lut_mask = 16'hF888;
defparam \processador|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N5
cycloneii_lcell_ff \processador|R0|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [2]));

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \processador|Selector2~5 (
// Equation(s):
// \processador|Selector2~5_combout  = (\processador|Selector2~3_combout ) # ((\processador|Selector2~4_combout ) # ((\processador|R0|R_output [2] & \processador|Equal2~3_combout )))

	.dataa(\processador|Selector2~3_combout ),
	.datab(\processador|Selector2~4_combout ),
	.datac(\processador|R0|R_output [2]),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~5 .lut_mask = 16'hFEEE;
defparam \processador|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneii_lcell_comb \processador|R3|R_output[2]~feeder (
// Equation(s):
// \processador|R3|R_output[2]~feeder_combout  = \processador|BusWires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|R3|R_output[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N25
cycloneii_lcell_ff \processador|R3|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R3|R_output[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [2]));

// Location: LCCOMB_X19_Y17_N14
cycloneii_lcell_comb \processador|Selector2~2 (
// Equation(s):
// \processador|Selector2~2_combout  = (\processador|R4|R_output [2] & ((\processador|Equal6~1_combout ) # ((\processador|R3|R_output [2] & \processador|Equal5~1_combout )))) # (!\processador|R4|R_output [2] & (\processador|R3|R_output [2] & 
// (\processador|Equal5~1_combout )))

	.dataa(\processador|R4|R_output [2]),
	.datab(\processador|R3|R_output [2]),
	.datac(\processador|Equal5~1_combout ),
	.datad(\processador|Equal6~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N17
cycloneii_lcell_ff \processador|R5|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [2]));

// Location: LCCOMB_X19_Y19_N20
cycloneii_lcell_comb \processador|Selector2~0 (
// Equation(s):
// \processador|Selector2~0_combout  = (\processador|R1|R_output [2] & ((\processador|Equal3~1_combout ) # ((\processador|R5|R_output [2] & \processador|Equal7~2_combout )))) # (!\processador|R1|R_output [2] & (\processador|R5|R_output [2] & 
// ((\processador|Equal7~2_combout ))))

	.dataa(\processador|R1|R_output [2]),
	.datab(\processador|R5|R_output [2]),
	.datac(\processador|Equal3~1_combout ),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~0 .lut_mask = 16'hECA0;
defparam \processador|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneii_lcell_comb \processador|Selector2~6 (
// Equation(s):
// \processador|Selector2~6_combout  = (\processador|Selector2~1_combout ) # ((\processador|Selector2~5_combout ) # ((\processador|Selector2~2_combout ) # (\processador|Selector2~0_combout )))

	.dataa(\processador|Selector2~1_combout ),
	.datab(\processador|Selector2~5_combout ),
	.datac(\processador|Selector2~2_combout ),
	.datad(\processador|Selector2~0_combout ),
	.cin(gnd),
	.combout(\processador|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector2~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneii_lcell_comb \processador|BusWires[2] (
// Equation(s):
// \processador|BusWires [2] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector2~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [2]))

	.dataa(vcc),
	.datab(\processador|BusWires [2]),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector2~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [2]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[2] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \processador|reg_addr|R_output~4 (
// Equation(s):
// \processador|reg_addr|R_output~4_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~4_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [2])))

	.dataa(vcc),
	.datab(\processador|reg_addr|Add0~4_combout ),
	.datac(\processador|BusWires [2]),
	.datad(\processador|CU|Mux7~4_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~4 .lut_mask = 16'hCCF0;
defparam \processador|reg_addr|R_output~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N5
cycloneii_lcell_ff \processador|reg_addr|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [2]));

// Location: LCCOMB_X18_Y16_N2
cycloneii_lcell_comb \processador|CU|Mux10~0 (
// Equation(s):
// \processador|CU|Mux10~0_combout  = (\mem_data|altsyncram_component|auto_generated|q_a [5] & (\mem_data|altsyncram_component|auto_generated|q_a [3] & (!\mem_data|altsyncram_component|auto_generated|q_a [4] & \processador|CU|Mux14~1_combout )))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.datab(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.datad(\processador|CU|Mux14~1_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux10~0 .lut_mask = 16'h0800;
defparam \processador|CU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N27
cycloneii_lcell_ff \processador|R5|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [1]));

// Location: LCCOMB_X18_Y16_N28
cycloneii_lcell_comb \processador|Selector0~0 (
// Equation(s):
// \processador|Selector0~0_combout  = (\processador|R1|R_output [1] & (\processador|R5|R_output [1] & ((\processador|Equal7~2_combout )))) # (!\processador|R1|R_output [1] & ((\processador|Equal3~1_combout ) # ((\processador|R5|R_output [1] & 
// \processador|Equal7~2_combout ))))

	.dataa(\processador|R1|R_output [1]),
	.datab(\processador|R5|R_output [1]),
	.datac(\processador|Equal3~1_combout ),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~0 .lut_mask = 16'hDC50;
defparam \processador|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N31
cycloneii_lcell_ff \processador|R6|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [1]));

// Location: LCCOMB_X18_Y16_N30
cycloneii_lcell_comb \processador|Selector0~1 (
// Equation(s):
// \processador|Selector0~1_combout  = (\processador|Equal8~0_combout  & ((\processador|R6|R_output [1]) # ((\processador|Equal9~0_combout  & !\processador|R7|PC_output [1])))) # (!\processador|Equal8~0_combout  & (\processador|Equal9~0_combout  & 
// ((!\processador|R7|PC_output [1]))))

	.dataa(\processador|Equal8~0_combout ),
	.datab(\processador|Equal9~0_combout ),
	.datac(\processador|R6|R_output [1]),
	.datad(\processador|R7|PC_output [1]),
	.cin(gnd),
	.combout(\processador|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~1 .lut_mask = 16'hA0EC;
defparam \processador|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneii_lcell_comb \processador|alu|Mux1~8 (
// Equation(s):
// \processador|alu|Mux1~8_combout  = (\processador|CU|ALUOp [2] & (\processador|CU|ALUOp [0] & (\processador|CU|ALUOp [1] & !\processador|alu|ShiftLeft0~7_combout )))

	.dataa(\processador|CU|ALUOp [2]),
	.datab(\processador|CU|ALUOp [0]),
	.datac(\processador|CU|ALUOp [1]),
	.datad(\processador|alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~8 .lut_mask = 16'h0080;
defparam \processador|alu|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneii_lcell_comb \processador|alu|ShiftRight0~10 (
// Equation(s):
// \processador|alu|ShiftRight0~10_combout  = (\processador|BusWires [3] & ((\processador|BusWires [2] & (\processador|alu|ShiftRight0~41_combout )) # (!\processador|BusWires [2] & ((\processador|alu|ShiftRight0~9_combout )))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [3]),
	.datac(\processador|alu|ShiftRight0~41_combout ),
	.datad(\processador|alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~10 .lut_mask = 16'hC480;
defparam \processador|alu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneii_lcell_comb \processador|alu|ShiftRight0~11 (
// Equation(s):
// \processador|alu|ShiftRight0~11_combout  = (!\processador|BusWires [1] & ((\processador|BusWires [0] & (\processador|A_reg|R_output [2])) # (!\processador|BusWires [0] & ((\processador|A_reg|R_output [1])))))

	.dataa(\processador|A_reg|R_output [2]),
	.datab(\processador|BusWires [0]),
	.datac(\processador|A_reg|R_output [1]),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~11 .lut_mask = 16'h00B8;
defparam \processador|alu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneii_lcell_comb \processador|alu|ShiftRight0~13 (
// Equation(s):
// \processador|alu|ShiftRight0~13_combout  = (!\processador|BusWires [2] & ((\processador|alu|ShiftRight0~11_combout ) # ((\processador|BusWires [1] & \processador|alu|ShiftRight0~12_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [1]),
	.datac(\processador|alu|ShiftRight0~12_combout ),
	.datad(\processador|alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~13 .lut_mask = 16'h5540;
defparam \processador|alu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneii_lcell_comb \processador|alu|ShiftRight0~17 (
// Equation(s):
// \processador|alu|ShiftRight0~17_combout  = (!\processador|BusWires [3] & ((\processador|alu|ShiftRight0~13_combout ) # ((\processador|BusWires [2] & \processador|alu|ShiftRight0~16_combout ))))

	.dataa(\processador|BusWires [2]),
	.datab(\processador|BusWires [3]),
	.datac(\processador|alu|ShiftRight0~13_combout ),
	.datad(\processador|alu|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\processador|alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|ShiftRight0~17 .lut_mask = 16'h3230;
defparam \processador|alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneii_lcell_comb \processador|alu|Mux1~7 (
// Equation(s):
// \processador|alu|Mux1~7_combout  = (\processador|alu|Mux1~5_combout ) # ((\processador|alu|Mux1~8_combout  & ((\processador|alu|ShiftRight0~10_combout ) # (\processador|alu|ShiftRight0~17_combout ))))

	.dataa(\processador|alu|Mux1~5_combout ),
	.datab(\processador|alu|Mux1~8_combout ),
	.datac(\processador|alu|ShiftRight0~10_combout ),
	.datad(\processador|alu|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\processador|alu|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|alu|Mux1~7 .lut_mask = 16'hEEEA;
defparam \processador|alu|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneii_lcell_comb \processador|alu|ALU_output[1] (
// Equation(s):
// \processador|alu|ALU_output [1] = (GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & (\processador|alu|ALU_output [1])) # (!GLOBAL(\processador|alu|Mux16~0clkctrl_outclk ) & ((\processador|alu|Mux1~7_combout )))

	.dataa(vcc),
	.datab(\processador|alu|ALU_output [1]),
	.datac(\processador|alu|Mux1~7_combout ),
	.datad(\processador|alu|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|alu|ALU_output [1]),
	.cout());
// synopsys translate_off
defparam \processador|alu|ALU_output[1] .lut_mask = 16'hCCF0;
defparam \processador|alu|ALU_output[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneii_lcell_comb \processador|G_reg|R_output[1]~0 (
// Equation(s):
// \processador|G_reg|R_output[1]~0_combout  = !\processador|alu|ALU_output [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|alu|ALU_output [1]),
	.cin(gnd),
	.combout(\processador|G_reg|R_output[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|G_reg|R_output[1]~0 .lut_mask = 16'h00FF;
defparam \processador|G_reg|R_output[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N21
cycloneii_lcell_ff \processador|G_reg|R_output[1] (
	.clk(\PClock~combout ),
	.datain(\processador|G_reg|R_output[1]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Gin~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|G_reg|R_output [1]));

// Location: LCCOMB_X16_Y17_N10
cycloneii_lcell_comb \processador|Selector0~4 (
// Equation(s):
// \processador|Selector0~4_combout  = (\processador|CU|DINout~0_combout  & ((\mem_data|altsyncram_component|auto_generated|q_a [1]) # ((!\processador|G_reg|R_output [1] & \processador|CU|Gout~1_combout )))) # (!\processador|CU|DINout~0_combout  & 
// (!\processador|G_reg|R_output [1] & ((\processador|CU|Gout~1_combout ))))

	.dataa(\processador|CU|DINout~0_combout ),
	.datab(\processador|G_reg|R_output [1]),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~4 .lut_mask = 16'hB3A0;
defparam \processador|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N17
cycloneii_lcell_ff \processador|R0|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [1]));

// Location: LCFF_X18_Y20_N1
cycloneii_lcell_ff \processador|R2|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [1]));

// Location: LCCOMB_X18_Y20_N0
cycloneii_lcell_comb \processador|Selector0~3 (
// Equation(s):
// \processador|Selector0~3_combout  = (\processador|Equal4~3_combout  & (\processador|Equal2~0_combout  & (\processador|R2|R_output [1] & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|R2|R_output [1]),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~3 .lut_mask = 16'h8000;
defparam \processador|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneii_lcell_comb \processador|Selector0~5 (
// Equation(s):
// \processador|Selector0~5_combout  = (\processador|Selector0~4_combout ) # ((\processador|Selector0~3_combout ) # ((\processador|Equal2~3_combout  & \processador|R0|R_output [1])))

	.dataa(\processador|Equal2~3_combout ),
	.datab(\processador|Selector0~4_combout ),
	.datac(\processador|R0|R_output [1]),
	.datad(\processador|Selector0~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~5 .lut_mask = 16'hFFEC;
defparam \processador|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneii_lcell_comb \processador|Selector0~6 (
// Equation(s):
// \processador|Selector0~6_combout  = (\processador|Selector0~2_combout ) # ((\processador|Selector0~0_combout ) # ((\processador|Selector0~1_combout ) # (\processador|Selector0~5_combout )))

	.dataa(\processador|Selector0~2_combout ),
	.datab(\processador|Selector0~0_combout ),
	.datac(\processador|Selector0~1_combout ),
	.datad(\processador|Selector0~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector0~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneii_lcell_comb \processador|BusWires[1] (
// Equation(s):
// \processador|BusWires [1] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector0~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [1]))

	.dataa(vcc),
	.datab(\processador|BusWires [1]),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector0~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [1]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[1] .lut_mask = 16'hFC0C;
defparam \processador|BusWires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \processador|reg_addr|R_output~3 (
// Equation(s):
// \processador|reg_addr|R_output~3_combout  = (\processador|CU|Mux7~4_combout  & (!\processador|reg_addr|Add0~2_combout )) # (!\processador|CU|Mux7~4_combout  & ((!\processador|BusWires [1])))

	.dataa(\processador|reg_addr|Add0~2_combout ),
	.datab(vcc),
	.datac(\processador|BusWires [1]),
	.datad(\processador|CU|Mux7~4_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~3 .lut_mask = 16'h550F;
defparam \processador|reg_addr|R_output~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N15
cycloneii_lcell_ff \processador|reg_addr|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [1]));

// Location: LCCOMB_X12_Y14_N0
cycloneii_lcell_comb \processador|reg_addr|R_output[1]~_wirecell (
// Equation(s):
// \processador|reg_addr|R_output[1]~_wirecell_combout  = !\processador|reg_addr|R_output [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|reg_addr|R_output [1]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output[1]~_wirecell .lut_mask = 16'h00FF;
defparam \processador|reg_addr|R_output[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N9
cycloneii_lcell_ff \processador|IR_reg|R_output[6] (
	.clk(\PClock~combout ),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [6]));

// Location: LCCOMB_X17_Y14_N8
cycloneii_lcell_comb \processador|CU|Done~0 (
// Equation(s):
// \processador|CU|Done~0_combout  = (\processador|IR_reg|R_output [7] & (!\processador|IR_reg|R_output [6] & (\processador|IR_reg|R_output [9] $ (\processador|IR_reg|R_output [8]))))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Done~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Done~0 .lut_mask = 16'h0408;
defparam \processador|CU|Done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \processador|CU|Mux7~3 (
// Equation(s):
// \processador|CU|Mux7~3_combout  = (\processador|C|Counter [1] & (((\processador|CU|Mux7~2_combout )))) # (!\processador|C|Counter [1] & (!\processador|CU|always0~16_combout  & (\processador|CU|Done~0_combout )))

	.dataa(\processador|CU|always0~16_combout ),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|Done~0_combout ),
	.datad(\processador|CU|Mux7~2_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux7~3 .lut_mask = 16'hDC10;
defparam \processador|CU|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \processador|CU|Mux7~5 (
// Equation(s):
// \processador|CU|Mux7~5_combout  = (\processador|C|Counter [1] & (((\processador|CU|Equal3~3_combout )))) # (!\processador|C|Counter [1] & (\processador|C|Counter [2] & ((\processador|CU|always0~16_combout ))))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|Equal3~3_combout ),
	.datad(\processador|CU|always0~16_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux7~5 .lut_mask = 16'hE2C0;
defparam \processador|CU|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \processador|CU|Mux7~4 (
// Equation(s):
// \processador|CU|Mux7~4_combout  = (\processador|C|Counter [0] & (((\processador|CU|Mux7~5_combout )))) # (!\processador|C|Counter [0] & (\processador|C|Counter [2] & (\processador|CU|Mux7~3_combout )))

	.dataa(\processador|C|Counter [2]),
	.datab(\processador|C|Counter [0]),
	.datac(\processador|CU|Mux7~3_combout ),
	.datad(\processador|CU|Mux7~5_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux7~4 .lut_mask = 16'hEC20;
defparam \processador|CU|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N1
cycloneii_lcell_ff \processador|reg_addr|pc_value[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [0]));

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \processador|reg_addr|R_output~0 (
// Equation(s):
// \processador|reg_addr|R_output~0_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~0_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [0])))

	.dataa(vcc),
	.datab(\processador|reg_addr|Add0~0_combout ),
	.datac(\processador|BusWires [0]),
	.datad(\processador|CU|Mux7~4_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~0 .lut_mask = 16'hCCF0;
defparam \processador|reg_addr|R_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N1
cycloneii_lcell_ff \processador|reg_addr|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [0]));

// Location: LCFF_X17_Y14_N13
cycloneii_lcell_ff \processador|IR_reg|R_output[8] (
	.clk(\PClock~combout ),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [8]));

// Location: LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \processador|CU|always0~16 (
// Equation(s):
// \processador|CU|always0~16_combout  = (!\processador|IR_reg|R_output [9] & ((!\processador|IR_reg|R_output [8]) # (!\processador|IR_reg|R_output [7])))

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(vcc),
	.datac(\processador|IR_reg|R_output [7]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|always0~16 .lut_mask = 16'h0555;
defparam \processador|CU|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneii_lcell_comb \processador|CU|Mux6~1 (
// Equation(s):
// \processador|CU|Mux6~1_combout  = (!\processador|C|Counter [1] & ((\processador|C|Counter [0] & (\processador|CU|always0~16_combout )) # (!\processador|C|Counter [0] & (!\processador|CU|always0~16_combout  & \processador|CU|Done~0_combout ))))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|CU|always0~16_combout ),
	.datac(\processador|C|Counter [1]),
	.datad(\processador|CU|Done~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux6~1 .lut_mask = 16'h0908;
defparam \processador|CU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \processador|CU|Mux6~2 (
// Equation(s):
// \processador|CU|Mux6~2_combout  = (\processador|C|Counter [2] & ((\processador|CU|Mux6~1_combout ) # (\processador|CU|Mux6~0_combout )))

	.dataa(\processador|C|Counter [2]),
	.datab(vcc),
	.datac(\processador|CU|Mux6~1_combout ),
	.datad(\processador|CU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux6~2 .lut_mask = 16'hAAA0;
defparam \processador|CU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneii_lcell_comb \processador|C|Counter~1 (
// Equation(s):
// \processador|C|Counter~1_combout  = (!\processador|CU|Mux6~2_combout  & (\processador|C|Counter [0] $ (\processador|C|Counter [1])))

	.dataa(\processador|C|Counter [0]),
	.datab(vcc),
	.datac(\processador|C|Counter [1]),
	.datad(\processador|CU|Mux6~2_combout ),
	.cin(gnd),
	.combout(\processador|C|Counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|C|Counter~1 .lut_mask = 16'h005A;
defparam \processador|C|Counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y14_N7
cycloneii_lcell_ff \processador|C|Counter[1] (
	.clk(\PClock~combout ),
	.datain(\processador|C|Counter~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|C|Counter [1]));

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \processador|CU|W_D~2 (
// Equation(s):
// \processador|CU|W_D~2_combout  = (!\processador|C|Counter [0] & (!\processador|C|Counter [1] & (\processador|CU|Equal3~0_combout  & \processador|C|Counter [2])))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|C|Counter [1]),
	.datac(\processador|CU|Equal3~0_combout ),
	.datad(\processador|C|Counter [2]),
	.cin(gnd),
	.combout(\processador|CU|W_D~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|W_D~2 .lut_mask = 16'h1000;
defparam \processador|CU|W_D~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N3
cycloneii_lcell_ff \processador|reg_dout|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|W_D~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_dout|R_output [0]));

// Location: LCFF_X17_Y14_N21
cycloneii_lcell_ff \processador|IR_reg|R_output[7] (
	.clk(\PClock~combout ),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [7]));

// Location: LCCOMB_X17_Y14_N24
cycloneii_lcell_comb \processador|CU|Mux0~5 (
// Equation(s):
// \processador|CU|Mux0~5_combout  = ((!\processador|IR_reg|R_output [8] & ((!\processador|IR_reg|R_output [6]) # (!\processador|IR_reg|R_output [7])))) # (!\processador|IR_reg|R_output [9])

	.dataa(\processador|IR_reg|R_output [9]),
	.datab(\processador|IR_reg|R_output [7]),
	.datac(\processador|IR_reg|R_output [6]),
	.datad(\processador|IR_reg|R_output [8]),
	.cin(gnd),
	.combout(\processador|CU|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux0~5 .lut_mask = 16'h557F;
defparam \processador|CU|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneii_lcell_comb \processador|CU|Mux0~25 (
// Equation(s):
// \processador|CU|Mux0~25_combout  = (\processador|C|Counter [0] & (\processador|CU|Mux0~5_combout  & (!\processador|C|Counter [2] & \processador|C|Counter [1])))

	.dataa(\processador|C|Counter [0]),
	.datab(\processador|CU|Mux0~5_combout ),
	.datac(\processador|C|Counter [2]),
	.datad(\processador|C|Counter [1]),
	.cin(gnd),
	.combout(\processador|CU|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux0~25 .lut_mask = 16'h0800;
defparam \processador|CU|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneii_lcell_comb \processador|CU|Mux21~0 (
// Equation(s):
// \processador|CU|Mux21~0_combout  = (!\mem_data|altsyncram_component|auto_generated|q_a [2] & (\mem_data|altsyncram_component|auto_generated|q_a [0] & (\processador|C|Counter [2] $ (\processador|CU|WideOr0~0_combout ))))

	.dataa(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.datab(\processador|C|Counter [2]),
	.datac(\processador|CU|WideOr0~0_combout ),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\processador|CU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~0 .lut_mask = 16'h1400;
defparam \processador|CU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneii_lcell_comb \processador|CU|Mux21~2 (
// Equation(s):
// \processador|CU|Mux21~2_combout  = (\processador|CU|Mux21~1_combout  & ((\processador|CU|Mux24~0_combout ) # ((\mem_data|altsyncram_component|auto_generated|q_a [1] & \processador|CU|Mux21~0_combout )))) # (!\processador|CU|Mux21~1_combout  & 
// (((\mem_data|altsyncram_component|auto_generated|q_a [1] & \processador|CU|Mux21~0_combout ))))

	.dataa(\processador|CU|Mux21~1_combout ),
	.datab(\processador|CU|Mux24~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.datad(\processador|CU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~2 .lut_mask = 16'hF888;
defparam \processador|CU|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneii_lcell_comb \processador|CU|Mux21~3 (
// Equation(s):
// \processador|CU|Mux21~3_combout  = (\processador|CU|Mux21~2_combout  & ((\processador|CU|Gin~4_combout ) # ((\processador|CU|Mux0~25_combout  & \processador|CU|Mux19~1_combout ))))

	.dataa(\processador|CU|Gin~4_combout ),
	.datab(\processador|CU|Mux0~25_combout ),
	.datac(\processador|CU|Mux19~1_combout ),
	.datad(\processador|CU|Mux21~2_combout ),
	.cin(gnd),
	.combout(\processador|CU|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|CU|Mux21~3 .lut_mask = 16'hEA00;
defparam \processador|CU|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneii_lcell_comb \processador|Equal8~0 (
// Equation(s):
// \processador|Equal8~0_combout  = (\processador|CU|Mux18~1_combout  & (!\processador|CU|Mux21~3_combout  & (\processador|Equal5~0_combout  & \processador|Equal2~2_combout )))

	.dataa(\processador|CU|Mux18~1_combout ),
	.datab(\processador|CU|Mux21~3_combout ),
	.datac(\processador|Equal5~0_combout ),
	.datad(\processador|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal8~0 .lut_mask = 16'h2000;
defparam \processador|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneii_lcell_comb \processador|WideNor0~1 (
// Equation(s):
// \processador|WideNor0~1_combout  = (\processador|Equal6~1_combout ) # ((\processador|Equal8~0_combout ) # ((\processador|Equal9~0_combout ) # (\processador|Equal2~3_combout )))

	.dataa(\processador|Equal6~1_combout ),
	.datab(\processador|Equal8~0_combout ),
	.datac(\processador|Equal9~0_combout ),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideNor0~1 .lut_mask = 16'hFFFE;
defparam \processador|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneii_lcell_comb \processador|Equal4~4 (
// Equation(s):
// \processador|Equal4~4_combout  = (\processador|Equal4~3_combout  & (!\processador|CU|Mux17~4_combout  & (!\processador|CU|Mux24~3_combout  & \processador|Equal2~0_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|CU|Mux17~4_combout ),
	.datac(\processador|CU|Mux24~3_combout ),
	.datad(\processador|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal4~4 .lut_mask = 16'h0200;
defparam \processador|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneii_lcell_comb \processador|WideNor0~2 (
// Equation(s):
// \processador|WideNor0~2_combout  = ((\processador|Equal5~1_combout ) # (\processador|Equal4~4_combout )) # (!\processador|WideNor0~0_combout )

	.dataa(\processador|WideNor0~0_combout ),
	.datab(\processador|Equal5~1_combout ),
	.datac(vcc),
	.datad(\processador|Equal4~4_combout ),
	.cin(gnd),
	.combout(\processador|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideNor0~2 .lut_mask = 16'hFFDD;
defparam \processador|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \processador|WideNor0 (
// Equation(s):
// \processador|WideNor0~combout  = (\processador|Equal7~2_combout ) # ((\processador|WideNor0~1_combout ) # ((\processador|WideNor0~2_combout ) # (\processador|Equal3~1_combout )))

	.dataa(\processador|Equal7~2_combout ),
	.datab(\processador|WideNor0~1_combout ),
	.datac(\processador|WideNor0~2_combout ),
	.datad(\processador|Equal3~1_combout ),
	.cin(gnd),
	.combout(\processador|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideNor0 .lut_mask = 16'hFFFE;
defparam \processador|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \processador|WideNor0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processador|WideNor0~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processador|WideNor0~clkctrl_outclk ));
// synopsys translate_off
defparam \processador|WideNor0~clkctrl .clock_type = "global clock";
defparam \processador|WideNor0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X18_Y16_N9
cycloneii_lcell_ff \processador|R5|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [0]));

// Location: LCCOMB_X18_Y16_N0
cycloneii_lcell_comb \processador|Selector1~0 (
// Equation(s):
// \processador|Selector1~0_combout  = (\processador|R1|R_output [0] & (\processador|R5|R_output [0] & ((\processador|Equal7~2_combout )))) # (!\processador|R1|R_output [0] & ((\processador|Equal3~1_combout ) # ((\processador|R5|R_output [0] & 
// \processador|Equal7~2_combout ))))

	.dataa(\processador|R1|R_output [0]),
	.datab(\processador|R5|R_output [0]),
	.datac(\processador|Equal3~1_combout ),
	.datad(\processador|Equal7~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~0 .lut_mask = 16'hDC50;
defparam \processador|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N25
cycloneii_lcell_ff \processador|R4|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [0]));

// Location: LCCOMB_X19_Y16_N14
cycloneii_lcell_comb \processador|Selector1~2 (
// Equation(s):
// \processador|Selector1~2_combout  = (\processador|R3|R_output [0] & ((\processador|Equal5~1_combout ) # ((\processador|R4|R_output [0] & \processador|Equal6~1_combout )))) # (!\processador|R3|R_output [0] & (\processador|R4|R_output [0] & 
// (\processador|Equal6~1_combout )))

	.dataa(\processador|R3|R_output [0]),
	.datab(\processador|R4|R_output [0]),
	.datac(\processador|Equal6~1_combout ),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~2 .lut_mask = 16'hEAC0;
defparam \processador|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneii_lcell_comb \processador|Selector1~4 (
// Equation(s):
// \processador|Selector1~4_combout  = (\processador|G_reg|R_output [0] & (\processador|CU|DINout~0_combout  & (\mem_data|altsyncram_component|auto_generated|q_a [0]))) # (!\processador|G_reg|R_output [0] & ((\processador|CU|Gout~1_combout ) # 
// ((\processador|CU|DINout~0_combout  & \mem_data|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\processador|G_reg|R_output [0]),
	.datab(\processador|CU|DINout~0_combout ),
	.datac(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.datad(\processador|CU|Gout~1_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~4 .lut_mask = 16'hD5C0;
defparam \processador|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneii_lcell_comb \processador|R2|R_output[0]~0 (
// Equation(s):
// \processador|R2|R_output[0]~0_combout  = !\processador|BusWires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|R2|R_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R2|R_output[0]~0 .lut_mask = 16'h00FF;
defparam \processador|R2|R_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N21
cycloneii_lcell_ff \processador|R2|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R2|R_output[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [0]));

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \processador|Selector1~3 (
// Equation(s):
// \processador|Selector1~3_combout  = (\processador|Equal4~3_combout  & (!\processador|R2|R_output [0] & (\processador|Equal2~0_combout  & \processador|Equal4~2_combout )))

	.dataa(\processador|Equal4~3_combout ),
	.datab(\processador|R2|R_output [0]),
	.datac(\processador|Equal2~0_combout ),
	.datad(\processador|Equal4~2_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~3 .lut_mask = 16'h2000;
defparam \processador|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \processador|Selector1~5 (
// Equation(s):
// \processador|Selector1~5_combout  = (\processador|Selector1~4_combout ) # ((\processador|Selector1~3_combout ) # ((!\processador|R0|R_output [0] & \processador|Equal2~3_combout )))

	.dataa(\processador|R0|R_output [0]),
	.datab(\processador|Selector1~4_combout ),
	.datac(\processador|Selector1~3_combout ),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~5 .lut_mask = 16'hFDFC;
defparam \processador|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneii_lcell_comb \processador|Selector1~6 (
// Equation(s):
// \processador|Selector1~6_combout  = (\processador|Selector1~1_combout ) # ((\processador|Selector1~0_combout ) # ((\processador|Selector1~2_combout ) # (\processador|Selector1~5_combout )))

	.dataa(\processador|Selector1~1_combout ),
	.datab(\processador|Selector1~0_combout ),
	.datac(\processador|Selector1~2_combout ),
	.datad(\processador|Selector1~5_combout ),
	.cin(gnd),
	.combout(\processador|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Selector1~6 .lut_mask = 16'hFFFE;
defparam \processador|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneii_lcell_comb \processador|BusWires[0] (
// Equation(s):
// \processador|BusWires [0] = (GLOBAL(\processador|WideNor0~clkctrl_outclk ) & ((\processador|Selector1~6_combout ))) # (!GLOBAL(\processador|WideNor0~clkctrl_outclk ) & (\processador|BusWires [0]))

	.dataa(\processador|BusWires [0]),
	.datab(vcc),
	.datac(\processador|WideNor0~clkctrl_outclk ),
	.datad(\processador|Selector1~6_combout ),
	.cin(gnd),
	.combout(\processador|BusWires [0]),
	.cout());
// synopsys translate_off
defparam \processador|BusWires[0] .lut_mask = 16'hFA0A;
defparam \processador|BusWires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneii_lcell_comb \processador|R0|R_output[0]~0 (
// Equation(s):
// \processador|R0|R_output[0]~0_combout  = !\processador|BusWires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [0]),
	.cin(gnd),
	.combout(\processador|R0|R_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[0]~0 .lut_mask = 16'h00FF;
defparam \processador|R0|R_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N17
cycloneii_lcell_ff \processador|R0|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R0|R_output[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [0]));

// Location: LCFF_X18_Y17_N13
cycloneii_lcell_ff \processador|R0|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [10]));

// Location: LCFF_X20_Y17_N17
cycloneii_lcell_ff \processador|R0|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [11]));

// Location: LCFF_X20_Y17_N7
cycloneii_lcell_ff \processador|R0|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [12]));

// Location: LCCOMB_X16_Y15_N26
cycloneii_lcell_comb \processador|R0|R_output[14]~feeder (
// Equation(s):
// \processador|R0|R_output[14]~feeder_combout  = \processador|BusWires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [14]),
	.cin(gnd),
	.combout(\processador|R0|R_output[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N27
cycloneii_lcell_ff \processador|R0|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R0|R_output[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [14]));

// Location: LCCOMB_X16_Y15_N12
cycloneii_lcell_comb \processador|R0|R_output[15]~feeder (
// Equation(s):
// \processador|R0|R_output[15]~feeder_combout  = \processador|BusWires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [15]),
	.cin(gnd),
	.combout(\processador|R0|R_output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R0|R_output[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|R0|R_output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N13
cycloneii_lcell_ff \processador|R0|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R0|R_output[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux15~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R0|R_output [15]));

// Location: LCCOMB_X19_Y16_N16
cycloneii_lcell_comb \processador|R1|R_output[0]~0 (
// Equation(s):
// \processador|R1|R_output[0]~0_combout  = !\processador|BusWires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|BusWires [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|R1|R_output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[0]~0 .lut_mask = 16'h0F0F;
defparam \processador|R1|R_output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N17
cycloneii_lcell_ff \processador|R1|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [0]));

// Location: LCCOMB_X19_Y16_N26
cycloneii_lcell_comb \processador|R1|R_output[1]~1 (
// Equation(s):
// \processador|R1|R_output[1]~1_combout  = !\processador|BusWires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [1]),
	.cin(gnd),
	.combout(\processador|R1|R_output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[1]~1 .lut_mask = 16'h00FF;
defparam \processador|R1|R_output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N27
cycloneii_lcell_ff \processador|R1|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [1]));

// Location: LCCOMB_X19_Y14_N8
cycloneii_lcell_comb \processador|R1|R_output[2]~feeder (
// Equation(s):
// \processador|R1|R_output[2]~feeder_combout  = \processador|BusWires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|R1|R_output[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N9
cycloneii_lcell_ff \processador|R1|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [2]));

// Location: LCFF_X19_Y14_N7
cycloneii_lcell_ff \processador|R1|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [4]));

// Location: LCCOMB_X19_Y14_N18
cycloneii_lcell_comb \processador|R1|R_output[6]~feeder (
// Equation(s):
// \processador|R1|R_output[6]~feeder_combout  = \processador|BusWires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|R1|R_output[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N19
cycloneii_lcell_ff \processador|R1|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [6]));

// Location: LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \processador|R1|R_output[8]~feeder (
// Equation(s):
// \processador|R1|R_output[8]~feeder_combout  = \processador|BusWires [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [8]),
	.cin(gnd),
	.combout(\processador|R1|R_output[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N21
cycloneii_lcell_ff \processador|R1|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [8]));

// Location: LCCOMB_X19_Y16_N4
cycloneii_lcell_comb \processador|R1|R_output[9]~feeder (
// Equation(s):
// \processador|R1|R_output[9]~feeder_combout  = \processador|BusWires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [9]),
	.cin(gnd),
	.combout(\processador|R1|R_output[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N5
cycloneii_lcell_ff \processador|R1|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [9]));

// Location: LCFF_X19_Y16_N25
cycloneii_lcell_ff \processador|R1|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [11]));

// Location: LCFF_X19_Y16_N7
cycloneii_lcell_ff \processador|R1|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [12]));

// Location: LCCOMB_X19_Y16_N8
cycloneii_lcell_comb \processador|R1|R_output[13]~feeder (
// Equation(s):
// \processador|R1|R_output[13]~feeder_combout  = \processador|BusWires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|R1|R_output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y16_N9
cycloneii_lcell_ff \processador|R1|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [13]));

// Location: LCFF_X17_Y15_N15
cycloneii_lcell_ff \processador|R1|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [14]));

// Location: LCCOMB_X18_Y14_N28
cycloneii_lcell_comb \processador|R1|R_output[15]~feeder (
// Equation(s):
// \processador|R1|R_output[15]~feeder_combout  = \processador|BusWires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [15]),
	.cin(gnd),
	.combout(\processador|R1|R_output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R1|R_output[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|R1|R_output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N29
cycloneii_lcell_ff \processador|R1|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R1|R_output[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R1|R_output [15]));

// Location: LCFF_X18_Y18_N21
cycloneii_lcell_ff \processador|R2|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [2]));

// Location: LCFF_X18_Y18_N1
cycloneii_lcell_ff \processador|R2|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [5]));

// Location: LCFF_X20_Y17_N23
cycloneii_lcell_ff \processador|R2|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [11]));

// Location: LCFF_X20_Y17_N1
cycloneii_lcell_ff \processador|R2|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [12]));

// Location: LCFF_X18_Y15_N25
cycloneii_lcell_ff \processador|R2|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [13]));

// Location: LCFF_X18_Y15_N13
cycloneii_lcell_ff \processador|R2|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|BusWires [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R2|R_output [15]));

// Location: LCFF_X20_Y16_N5
cycloneii_lcell_ff \processador|R3|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [0]));

// Location: LCFF_X20_Y16_N27
cycloneii_lcell_ff \processador|R3|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [1]));

// Location: LCCOMB_X20_Y16_N20
cycloneii_lcell_comb \processador|R3|R_output[4]~feeder (
// Equation(s):
// \processador|R3|R_output[4]~feeder_combout  = \processador|BusWires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [4]),
	.cin(gnd),
	.combout(\processador|R3|R_output[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N21
cycloneii_lcell_ff \processador|R3|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R3|R_output[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [4]));

// Location: LCCOMB_X19_Y17_N16
cycloneii_lcell_comb \processador|R3|R_output[5]~feeder (
// Equation(s):
// \processador|R3|R_output[5]~feeder_combout  = \processador|BusWires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [5]),
	.cin(gnd),
	.combout(\processador|R3|R_output[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N17
cycloneii_lcell_ff \processador|R3|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R3|R_output[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [5]));

// Location: LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \processador|R3|R_output[6]~feeder (
// Equation(s):
// \processador|R3|R_output[6]~feeder_combout  = \processador|BusWires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|R3|R_output[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y17_N11
cycloneii_lcell_ff \processador|R3|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R3|R_output[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [6]));

// Location: LCFF_X19_Y17_N3
cycloneii_lcell_ff \processador|R3|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [8]));

// Location: LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \processador|R3|R_output[11]~feeder (
// Equation(s):
// \processador|R3|R_output[11]~feeder_combout  = \processador|BusWires [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [11]),
	.cin(gnd),
	.combout(\processador|R3|R_output[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N11
cycloneii_lcell_ff \processador|R3|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R3|R_output[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [11]));

// Location: LCCOMB_X19_Y15_N16
cycloneii_lcell_comb \processador|R3|R_output[13]~feeder (
// Equation(s):
// \processador|R3|R_output[13]~feeder_combout  = \processador|BusWires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|R3|R_output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R3|R_output[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|R3|R_output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N17
cycloneii_lcell_ff \processador|R3|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R3|R_output[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R3|R_output [13]));

// Location: LCFF_X20_Y16_N23
cycloneii_lcell_ff \processador|R4|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [1]));

// Location: LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \processador|R4|R_output[2]~feeder (
// Equation(s):
// \processador|R4|R_output[2]~feeder_combout  = \processador|BusWires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [2]),
	.cin(gnd),
	.combout(\processador|R4|R_output[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N13
cycloneii_lcell_ff \processador|R4|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [2]));

// Location: LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \processador|R4|R_output[4]~feeder (
// Equation(s):
// \processador|R4|R_output[4]~feeder_combout  = \processador|BusWires [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [4]),
	.cin(gnd),
	.combout(\processador|R4|R_output[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N3
cycloneii_lcell_ff \processador|R4|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [4]));

// Location: LCCOMB_X19_Y15_N30
cycloneii_lcell_comb \processador|R4|R_output[5]~feeder (
// Equation(s):
// \processador|R4|R_output[5]~feeder_combout  = \processador|BusWires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [5]),
	.cin(gnd),
	.combout(\processador|R4|R_output[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N31
cycloneii_lcell_ff \processador|R4|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [5]));

// Location: LCCOMB_X20_Y16_N6
cycloneii_lcell_comb \processador|R4|R_output[7]~feeder (
// Equation(s):
// \processador|R4|R_output[7]~feeder_combout  = \processador|BusWires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|R4|R_output[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N7
cycloneii_lcell_ff \processador|R4|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [7]));

// Location: LCFF_X17_Y20_N13
cycloneii_lcell_ff \processador|R4|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [8]));

// Location: LCFF_X17_Y20_N19
cycloneii_lcell_ff \processador|R4|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [9]));

// Location: LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \processador|R4|R_output[10]~feeder (
// Equation(s):
// \processador|R4|R_output[10]~feeder_combout  = \processador|BusWires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [10]),
	.cin(gnd),
	.combout(\processador|R4|R_output[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N1
cycloneii_lcell_ff \processador|R4|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [10]));

// Location: LCCOMB_X20_Y16_N16
cycloneii_lcell_comb \processador|R4|R_output[12]~feeder (
// Equation(s):
// \processador|R4|R_output[12]~feeder_combout  = \processador|BusWires [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|R4|R_output[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y16_N17
cycloneii_lcell_ff \processador|R4|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [12]));

// Location: LCFF_X19_Y15_N7
cycloneii_lcell_ff \processador|R4|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [14]));

// Location: LCCOMB_X19_Y15_N24
cycloneii_lcell_comb \processador|R4|R_output[15]~feeder (
// Equation(s):
// \processador|R4|R_output[15]~feeder_combout  = \processador|BusWires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [15]),
	.cin(gnd),
	.combout(\processador|R4|R_output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R4|R_output[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|R4|R_output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y15_N25
cycloneii_lcell_ff \processador|R4|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R4|R_output[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R4|R_output [15]));

// Location: LCCOMB_X19_Y14_N24
cycloneii_lcell_comb \processador|R5|R_output[5]~feeder (
// Equation(s):
// \processador|R5|R_output[5]~feeder_combout  = \processador|BusWires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [5]),
	.cin(gnd),
	.combout(\processador|R5|R_output[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R5|R_output[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|R5|R_output[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N25
cycloneii_lcell_ff \processador|R5|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R5|R_output[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [5]));

// Location: LCCOMB_X19_Y14_N14
cycloneii_lcell_comb \processador|R5|R_output[6]~feeder (
// Equation(s):
// \processador|R5|R_output[6]~feeder_combout  = \processador|BusWires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|R5|R_output[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R5|R_output[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|R5|R_output[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N15
cycloneii_lcell_ff \processador|R5|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R5|R_output[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [6]));

// Location: LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \processador|R5|R_output[7]~feeder (
// Equation(s):
// \processador|R5|R_output[7]~feeder_combout  = \processador|BusWires [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [7]),
	.cin(gnd),
	.combout(\processador|R5|R_output[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R5|R_output[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|R5|R_output[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y14_N17
cycloneii_lcell_ff \processador|R5|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R5|R_output[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [7]));

// Location: LCCOMB_X18_Y16_N24
cycloneii_lcell_comb \processador|R5|R_output[9]~feeder (
// Equation(s):
// \processador|R5|R_output[9]~feeder_combout  = \processador|BusWires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [9]),
	.cin(gnd),
	.combout(\processador|R5|R_output[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R5|R_output[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|R5|R_output[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N25
cycloneii_lcell_ff \processador|R5|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R5|R_output[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [9]));

// Location: LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \processador|R5|R_output[10]~feeder (
// Equation(s):
// \processador|R5|R_output[10]~feeder_combout  = \processador|BusWires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [10]),
	.cin(gnd),
	.combout(\processador|R5|R_output[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R5|R_output[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|R5|R_output[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y16_N15
cycloneii_lcell_ff \processador|R5|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R5|R_output[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [10]));

// Location: LCCOMB_X18_Y15_N18
cycloneii_lcell_comb \processador|R5|R_output[14]~feeder (
// Equation(s):
// \processador|R5|R_output[14]~feeder_combout  = \processador|BusWires [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [14]),
	.cin(gnd),
	.combout(\processador|R5|R_output[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R5|R_output[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|R5|R_output[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y15_N19
cycloneii_lcell_ff \processador|R5|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R5|R_output[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [14]));

// Location: LCFF_X18_Y15_N21
cycloneii_lcell_ff \processador|R5|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R5|R_output [15]));

// Location: LCFF_X18_Y16_N13
cycloneii_lcell_ff \processador|R6|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [0]));

// Location: LCFF_X19_Y18_N25
cycloneii_lcell_ff \processador|R6|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [2]));

// Location: LCCOMB_X18_Y19_N30
cycloneii_lcell_comb \processador|R6|R_output[3]~feeder (
// Equation(s):
// \processador|R6|R_output[3]~feeder_combout  = \processador|BusWires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [3]),
	.cin(gnd),
	.combout(\processador|R6|R_output[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R6|R_output[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|R6|R_output[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N31
cycloneii_lcell_ff \processador|R6|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R6|R_output[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [3]));

// Location: LCFF_X19_Y18_N11
cycloneii_lcell_ff \processador|R6|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [7]));

// Location: LCFF_X18_Y14_N1
cycloneii_lcell_ff \processador|R6|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|BusWires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [10]));

// Location: LCCOMB_X18_Y14_N16
cycloneii_lcell_comb \processador|R6|R_output[11]~feeder (
// Equation(s):
// \processador|R6|R_output[11]~feeder_combout  = \processador|BusWires [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [11]),
	.cin(gnd),
	.combout(\processador|R6|R_output[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R6|R_output[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|R6|R_output[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N17
cycloneii_lcell_ff \processador|R6|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R6|R_output[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [11]));

// Location: LCCOMB_X18_Y14_N24
cycloneii_lcell_comb \processador|R6|R_output[13]~feeder (
// Equation(s):
// \processador|R6|R_output[13]~feeder_combout  = \processador|BusWires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|R6|R_output[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R6|R_output[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|R6|R_output[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N25
cycloneii_lcell_ff \processador|R6|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R6|R_output[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [13]));

// Location: LCCOMB_X18_Y14_N12
cycloneii_lcell_comb \processador|R6|R_output[15]~feeder (
// Equation(s):
// \processador|R6|R_output[15]~feeder_combout  = \processador|BusWires [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|BusWires [15]),
	.cin(gnd),
	.combout(\processador|R6|R_output[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R6|R_output[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|R6|R_output[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y14_N13
cycloneii_lcell_ff \processador|R6|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R6|R_output[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R6|R_output [15]));

// Location: LCCOMB_X16_Y14_N12
cycloneii_lcell_comb \processador|R7|PC_output~13 (
// Equation(s):
// \processador|R7|PC_output~13_combout  = (\processador|R7|Add0~18_combout  & \processador|R7|PC_output[1]~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|R7|Add0~18_combout ),
	.datad(\processador|R7|PC_output[1]~3_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~13 .lut_mask = 16'hF000;
defparam \processador|R7|PC_output~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N13
cycloneii_lcell_ff \processador|R7|PC_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [9]));

// Location: LCCOMB_X15_Y14_N26
cycloneii_lcell_comb \processador|R7|PC_output~16 (
// Equation(s):
// \processador|R7|PC_output~16_combout  = (\processador|R7|PC_output[1]~3_combout  & \processador|R7|Add0~24_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|R7|PC_output[1]~3_combout ),
	.datad(\processador|R7|Add0~24_combout ),
	.cin(gnd),
	.combout(\processador|R7|PC_output~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|R7|PC_output~16 .lut_mask = 16'hF000;
defparam \processador|R7|PC_output~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y14_N27
cycloneii_lcell_ff \processador|R7|PC_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|R7|PC_output~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|R7|PC_output[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|R7|PC_output [12]));

// Location: LCCOMB_X21_Y18_N10
cycloneii_lcell_comb \processador|reg_addr|Add0~10 (
// Equation(s):
// \processador|reg_addr|Add0~10_combout  = (\processador|reg_addr|pc_value [5] & (!\processador|reg_addr|Add0~9 )) # (!\processador|reg_addr|pc_value [5] & ((\processador|reg_addr|Add0~9 ) # (GND)))
// \processador|reg_addr|Add0~11  = CARRY((!\processador|reg_addr|Add0~9 ) # (!\processador|reg_addr|pc_value [5]))

	.dataa(\processador|reg_addr|pc_value [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~9 ),
	.combout(\processador|reg_addr|Add0~10_combout ),
	.cout(\processador|reg_addr|Add0~11 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~10 .lut_mask = 16'h5A5F;
defparam \processador|reg_addr|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \processador|reg_addr|R_output~7 (
// Equation(s):
// \processador|reg_addr|R_output~7_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~10_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [5])))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(\processador|reg_addr|Add0~10_combout ),
	.datac(\processador|BusWires [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~7 .lut_mask = 16'hD8D8;
defparam \processador|reg_addr|R_output~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N27
cycloneii_lcell_ff \processador|reg_addr|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [5]));

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \processador|reg_addr|Add0~12 (
// Equation(s):
// \processador|reg_addr|Add0~12_combout  = (\processador|reg_addr|pc_value [6] & (\processador|reg_addr|Add0~11  $ (GND))) # (!\processador|reg_addr|pc_value [6] & (!\processador|reg_addr|Add0~11  & VCC))
// \processador|reg_addr|Add0~13  = CARRY((\processador|reg_addr|pc_value [6] & !\processador|reg_addr|Add0~11 ))

	.dataa(\processador|reg_addr|pc_value [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~11 ),
	.combout(\processador|reg_addr|Add0~12_combout ),
	.cout(\processador|reg_addr|Add0~13 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~12 .lut_mask = 16'hA50A;
defparam \processador|reg_addr|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \processador|reg_addr|R_output~8 (
// Equation(s):
// \processador|reg_addr|R_output~8_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~12_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [6])))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(\processador|reg_addr|Add0~12_combout ),
	.datac(vcc),
	.datad(\processador|BusWires [6]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~8 .lut_mask = 16'hDD88;
defparam \processador|reg_addr|R_output~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N21
cycloneii_lcell_ff \processador|reg_addr|R_output[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [6]));

// Location: LCFF_X21_Y18_N15
cycloneii_lcell_ff \processador|reg_addr|pc_value[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [7]));

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \processador|reg_addr|Add0~14 (
// Equation(s):
// \processador|reg_addr|Add0~14_combout  = (\processador|reg_addr|pc_value [7] & (!\processador|reg_addr|Add0~13 )) # (!\processador|reg_addr|pc_value [7] & ((\processador|reg_addr|Add0~13 ) # (GND)))
// \processador|reg_addr|Add0~15  = CARRY((!\processador|reg_addr|Add0~13 ) # (!\processador|reg_addr|pc_value [7]))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~13 ),
	.combout(\processador|reg_addr|Add0~14_combout ),
	.cout(\processador|reg_addr|Add0~15 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~14 .lut_mask = 16'h3C3F;
defparam \processador|reg_addr|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \processador|reg_addr|R_output~9 (
// Equation(s):
// \processador|reg_addr|R_output~9_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~14_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [7])))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(\processador|reg_addr|Add0~14_combout ),
	.datac(\processador|BusWires [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~9 .lut_mask = 16'hD8D8;
defparam \processador|reg_addr|R_output~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N7
cycloneii_lcell_ff \processador|reg_addr|R_output[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [7]));

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \processador|reg_addr|Add0~16 (
// Equation(s):
// \processador|reg_addr|Add0~16_combout  = (\processador|reg_addr|pc_value [8] & (\processador|reg_addr|Add0~15  $ (GND))) # (!\processador|reg_addr|pc_value [8] & (!\processador|reg_addr|Add0~15  & VCC))
// \processador|reg_addr|Add0~17  = CARRY((\processador|reg_addr|pc_value [8] & !\processador|reg_addr|Add0~15 ))

	.dataa(\processador|reg_addr|pc_value [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~15 ),
	.combout(\processador|reg_addr|Add0~16_combout ),
	.cout(\processador|reg_addr|Add0~17 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~16 .lut_mask = 16'hA50A;
defparam \processador|reg_addr|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \processador|reg_addr|R_output~10 (
// Equation(s):
// \processador|reg_addr|R_output~10_combout  = (\processador|CU|Mux7~4_combout  & ((\processador|reg_addr|Add0~16_combout ))) # (!\processador|CU|Mux7~4_combout  & (\processador|BusWires [8]))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(vcc),
	.datac(\processador|BusWires [8]),
	.datad(\processador|reg_addr|Add0~16_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~10 .lut_mask = 16'hFA50;
defparam \processador|reg_addr|R_output~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N17
cycloneii_lcell_ff \processador|reg_addr|R_output[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [8]));

// Location: LCFF_X21_Y18_N19
cycloneii_lcell_ff \processador|reg_addr|pc_value[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [9]));

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \processador|reg_addr|Add0~18 (
// Equation(s):
// \processador|reg_addr|Add0~18_combout  = (\processador|reg_addr|pc_value [9] & (!\processador|reg_addr|Add0~17 )) # (!\processador|reg_addr|pc_value [9] & ((\processador|reg_addr|Add0~17 ) # (GND)))
// \processador|reg_addr|Add0~19  = CARRY((!\processador|reg_addr|Add0~17 ) # (!\processador|reg_addr|pc_value [9]))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~17 ),
	.combout(\processador|reg_addr|Add0~18_combout ),
	.cout(\processador|reg_addr|Add0~19 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~18 .lut_mask = 16'h3C3F;
defparam \processador|reg_addr|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneii_lcell_comb \processador|reg_addr|R_output~11 (
// Equation(s):
// \processador|reg_addr|R_output~11_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~18_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [9])))

	.dataa(vcc),
	.datab(\processador|CU|Mux7~4_combout ),
	.datac(\processador|reg_addr|Add0~18_combout ),
	.datad(\processador|BusWires [9]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~11 .lut_mask = 16'hF3C0;
defparam \processador|reg_addr|R_output~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N21
cycloneii_lcell_ff \processador|reg_addr|R_output[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [9]));

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \processador|reg_addr|Add0~20 (
// Equation(s):
// \processador|reg_addr|Add0~20_combout  = (\processador|reg_addr|pc_value [10] & (\processador|reg_addr|Add0~19  $ (GND))) # (!\processador|reg_addr|pc_value [10] & (!\processador|reg_addr|Add0~19  & VCC))
// \processador|reg_addr|Add0~21  = CARRY((\processador|reg_addr|pc_value [10] & !\processador|reg_addr|Add0~19 ))

	.dataa(\processador|reg_addr|pc_value [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~19 ),
	.combout(\processador|reg_addr|Add0~20_combout ),
	.cout(\processador|reg_addr|Add0~21 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~20 .lut_mask = 16'hA50A;
defparam \processador|reg_addr|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \processador|reg_addr|R_output~12 (
// Equation(s):
// \processador|reg_addr|R_output~12_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~20_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [10])))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(vcc),
	.datac(\processador|reg_addr|Add0~20_combout ),
	.datad(\processador|BusWires [10]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~12 .lut_mask = 16'hF5A0;
defparam \processador|reg_addr|R_output~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N3
cycloneii_lcell_ff \processador|reg_addr|R_output[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [10]));

// Location: LCFF_X21_Y18_N23
cycloneii_lcell_ff \processador|reg_addr|pc_value[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [11]));

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \processador|reg_addr|Add0~22 (
// Equation(s):
// \processador|reg_addr|Add0~22_combout  = (\processador|reg_addr|pc_value [11] & (!\processador|reg_addr|Add0~21 )) # (!\processador|reg_addr|pc_value [11] & ((\processador|reg_addr|Add0~21 ) # (GND)))
// \processador|reg_addr|Add0~23  = CARRY((!\processador|reg_addr|Add0~21 ) # (!\processador|reg_addr|pc_value [11]))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~21 ),
	.combout(\processador|reg_addr|Add0~22_combout ),
	.cout(\processador|reg_addr|Add0~23 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~22 .lut_mask = 16'h3C3F;
defparam \processador|reg_addr|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \processador|reg_addr|R_output~13 (
// Equation(s):
// \processador|reg_addr|R_output~13_combout  = (\processador|CU|Mux7~4_combout  & ((\processador|reg_addr|Add0~22_combout ))) # (!\processador|CU|Mux7~4_combout  & (\processador|BusWires [11]))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(vcc),
	.datac(\processador|BusWires [11]),
	.datad(\processador|reg_addr|Add0~22_combout ),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~13 .lut_mask = 16'hFA50;
defparam \processador|reg_addr|R_output~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N29
cycloneii_lcell_ff \processador|reg_addr|R_output[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [11]));

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \processador|reg_addr|Add0~24 (
// Equation(s):
// \processador|reg_addr|Add0~24_combout  = (\processador|reg_addr|pc_value [12] & (\processador|reg_addr|Add0~23  $ (GND))) # (!\processador|reg_addr|pc_value [12] & (!\processador|reg_addr|Add0~23  & VCC))
// \processador|reg_addr|Add0~25  = CARRY((\processador|reg_addr|pc_value [12] & !\processador|reg_addr|Add0~23 ))

	.dataa(\processador|reg_addr|pc_value [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~23 ),
	.combout(\processador|reg_addr|Add0~24_combout ),
	.cout(\processador|reg_addr|Add0~25 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~24 .lut_mask = 16'hA50A;
defparam \processador|reg_addr|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \processador|reg_addr|R_output~14 (
// Equation(s):
// \processador|reg_addr|R_output~14_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~24_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [12])))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(vcc),
	.datac(\processador|reg_addr|Add0~24_combout ),
	.datad(\processador|BusWires [12]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~14 .lut_mask = 16'hF5A0;
defparam \processador|reg_addr|R_output~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N23
cycloneii_lcell_ff \processador|reg_addr|R_output[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [12]));

// Location: LCFF_X21_Y18_N27
cycloneii_lcell_ff \processador|reg_addr|pc_value[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [13]));

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \processador|reg_addr|Add0~26 (
// Equation(s):
// \processador|reg_addr|Add0~26_combout  = (\processador|reg_addr|pc_value [13] & (!\processador|reg_addr|Add0~25 )) # (!\processador|reg_addr|pc_value [13] & ((\processador|reg_addr|Add0~25 ) # (GND)))
// \processador|reg_addr|Add0~27  = CARRY((!\processador|reg_addr|Add0~25 ) # (!\processador|reg_addr|pc_value [13]))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~25 ),
	.combout(\processador|reg_addr|Add0~26_combout ),
	.cout(\processador|reg_addr|Add0~27 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~26 .lut_mask = 16'h3C3F;
defparam \processador|reg_addr|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \processador|reg_addr|R_output~15 (
// Equation(s):
// \processador|reg_addr|R_output~15_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~26_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [13])))

	.dataa(\processador|CU|Mux7~4_combout ),
	.datab(vcc),
	.datac(\processador|reg_addr|Add0~26_combout ),
	.datad(\processador|BusWires [13]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~15 .lut_mask = 16'hF5A0;
defparam \processador|reg_addr|R_output~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y18_N9
cycloneii_lcell_ff \processador|reg_addr|R_output[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [13]));

// Location: LCFF_X21_Y18_N29
cycloneii_lcell_ff \processador|reg_addr|pc_value[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [14]));

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \processador|reg_addr|Add0~28 (
// Equation(s):
// \processador|reg_addr|Add0~28_combout  = (\processador|reg_addr|pc_value [14] & (\processador|reg_addr|Add0~27  $ (GND))) # (!\processador|reg_addr|pc_value [14] & (!\processador|reg_addr|Add0~27  & VCC))
// \processador|reg_addr|Add0~29  = CARRY((\processador|reg_addr|pc_value [14] & !\processador|reg_addr|Add0~27 ))

	.dataa(vcc),
	.datab(\processador|reg_addr|pc_value [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_addr|Add0~27 ),
	.combout(\processador|reg_addr|Add0~28_combout ),
	.cout(\processador|reg_addr|Add0~29 ));
// synopsys translate_off
defparam \processador|reg_addr|Add0~28 .lut_mask = 16'hC30C;
defparam \processador|reg_addr|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneii_lcell_comb \processador|reg_addr|R_output~16 (
// Equation(s):
// \processador|reg_addr|R_output~16_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~28_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [14])))

	.dataa(vcc),
	.datab(\processador|CU|Mux7~4_combout ),
	.datac(\processador|reg_addr|Add0~28_combout ),
	.datad(\processador|BusWires [14]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~16 .lut_mask = 16'hF3C0;
defparam \processador|reg_addr|R_output~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N1
cycloneii_lcell_ff \processador|reg_addr|R_output[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [14]));

// Location: LCFF_X21_Y18_N31
cycloneii_lcell_ff \processador|reg_addr|pc_value[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|Add0~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Mux7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|pc_value [15]));

// Location: LCCOMB_X21_Y18_N30
cycloneii_lcell_comb \processador|reg_addr|Add0~30 (
// Equation(s):
// \processador|reg_addr|Add0~30_combout  = \processador|reg_addr|Add0~29  $ (\processador|reg_addr|pc_value [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|reg_addr|pc_value [15]),
	.cin(\processador|reg_addr|Add0~29 ),
	.combout(\processador|reg_addr|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|Add0~30 .lut_mask = 16'h0FF0;
defparam \processador|reg_addr|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneii_lcell_comb \processador|reg_addr|R_output~17 (
// Equation(s):
// \processador|reg_addr|R_output~17_combout  = (\processador|CU|Mux7~4_combout  & (\processador|reg_addr|Add0~30_combout )) # (!\processador|CU|Mux7~4_combout  & ((\processador|BusWires [15])))

	.dataa(vcc),
	.datab(\processador|reg_addr|Add0~30_combout ),
	.datac(\processador|CU|Mux7~4_combout ),
	.datad(\processador|BusWires [15]),
	.cin(gnd),
	.combout(\processador|reg_addr|R_output~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_addr|R_output~17 .lut_mask = 16'hCFC0;
defparam \processador|reg_addr|R_output~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y15_N15
cycloneii_lcell_ff \processador|reg_addr|R_output[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_addr|R_output~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|reg_addr|R_output[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_addr|R_output [15]));

// Location: LCCOMB_X16_Y15_N10
cycloneii_lcell_comb \processador|IR_reg|R_output[0]~feeder (
// Equation(s):
// \processador|IR_reg|R_output[0]~feeder_combout  = \mem_data|altsyncram_component|auto_generated|q_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\processador|IR_reg|R_output[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|IR_reg|R_output[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|IR_reg|R_output[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N11
cycloneii_lcell_ff \processador|IR_reg|R_output[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|IR_reg|R_output[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [0]));

// Location: LCCOMB_X16_Y15_N0
cycloneii_lcell_comb \processador|IR_reg|R_output[1]~feeder (
// Equation(s):
// \processador|IR_reg|R_output[1]~feeder_combout  = \mem_data|altsyncram_component|auto_generated|q_a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processador|IR_reg|R_output[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|IR_reg|R_output[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|IR_reg|R_output[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N1
cycloneii_lcell_ff \processador|IR_reg|R_output[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|IR_reg|R_output[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [1]));

// Location: LCCOMB_X16_Y15_N20
cycloneii_lcell_comb \processador|IR_reg|R_output[2]~feeder (
// Equation(s):
// \processador|IR_reg|R_output[2]~feeder_combout  = \mem_data|altsyncram_component|auto_generated|q_a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\processador|IR_reg|R_output[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|IR_reg|R_output[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|IR_reg|R_output[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N21
cycloneii_lcell_ff \processador|IR_reg|R_output[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|IR_reg|R_output[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [2]));

// Location: LCCOMB_X16_Y15_N16
cycloneii_lcell_comb \processador|IR_reg|R_output[3]~feeder (
// Equation(s):
// \processador|IR_reg|R_output[3]~feeder_combout  = \mem_data|altsyncram_component|auto_generated|q_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mem_data|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processador|IR_reg|R_output[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|IR_reg|R_output[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|IR_reg|R_output[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y15_N17
cycloneii_lcell_ff \processador|IR_reg|R_output[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|IR_reg|R_output[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [3]));

// Location: LCFF_X16_Y15_N9
cycloneii_lcell_ff \processador|IR_reg|R_output[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [4]));

// Location: LCFF_X16_Y15_N19
cycloneii_lcell_ff \processador|IR_reg|R_output[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mem_data|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|CU|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|IR_reg|R_output [5]));

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[0]~I (
	.datain(\processador|BusWires [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[0]));
// synopsys translate_off
defparam \bus[0]~I .input_async_reset = "none";
defparam \bus[0]~I .input_power_up = "low";
defparam \bus[0]~I .input_register_mode = "none";
defparam \bus[0]~I .input_sync_reset = "none";
defparam \bus[0]~I .oe_async_reset = "none";
defparam \bus[0]~I .oe_power_up = "low";
defparam \bus[0]~I .oe_register_mode = "none";
defparam \bus[0]~I .oe_sync_reset = "none";
defparam \bus[0]~I .operation_mode = "output";
defparam \bus[0]~I .output_async_reset = "none";
defparam \bus[0]~I .output_power_up = "low";
defparam \bus[0]~I .output_register_mode = "none";
defparam \bus[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[1]~I (
	.datain(\processador|BusWires [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[1]));
// synopsys translate_off
defparam \bus[1]~I .input_async_reset = "none";
defparam \bus[1]~I .input_power_up = "low";
defparam \bus[1]~I .input_register_mode = "none";
defparam \bus[1]~I .input_sync_reset = "none";
defparam \bus[1]~I .oe_async_reset = "none";
defparam \bus[1]~I .oe_power_up = "low";
defparam \bus[1]~I .oe_register_mode = "none";
defparam \bus[1]~I .oe_sync_reset = "none";
defparam \bus[1]~I .operation_mode = "output";
defparam \bus[1]~I .output_async_reset = "none";
defparam \bus[1]~I .output_power_up = "low";
defparam \bus[1]~I .output_register_mode = "none";
defparam \bus[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[2]~I (
	.datain(\processador|BusWires [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[2]));
// synopsys translate_off
defparam \bus[2]~I .input_async_reset = "none";
defparam \bus[2]~I .input_power_up = "low";
defparam \bus[2]~I .input_register_mode = "none";
defparam \bus[2]~I .input_sync_reset = "none";
defparam \bus[2]~I .oe_async_reset = "none";
defparam \bus[2]~I .oe_power_up = "low";
defparam \bus[2]~I .oe_register_mode = "none";
defparam \bus[2]~I .oe_sync_reset = "none";
defparam \bus[2]~I .operation_mode = "output";
defparam \bus[2]~I .output_async_reset = "none";
defparam \bus[2]~I .output_power_up = "low";
defparam \bus[2]~I .output_register_mode = "none";
defparam \bus[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[3]~I (
	.datain(\processador|BusWires [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[3]));
// synopsys translate_off
defparam \bus[3]~I .input_async_reset = "none";
defparam \bus[3]~I .input_power_up = "low";
defparam \bus[3]~I .input_register_mode = "none";
defparam \bus[3]~I .input_sync_reset = "none";
defparam \bus[3]~I .oe_async_reset = "none";
defparam \bus[3]~I .oe_power_up = "low";
defparam \bus[3]~I .oe_register_mode = "none";
defparam \bus[3]~I .oe_sync_reset = "none";
defparam \bus[3]~I .operation_mode = "output";
defparam \bus[3]~I .output_async_reset = "none";
defparam \bus[3]~I .output_power_up = "low";
defparam \bus[3]~I .output_register_mode = "none";
defparam \bus[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[4]~I (
	.datain(\processador|BusWires [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[4]));
// synopsys translate_off
defparam \bus[4]~I .input_async_reset = "none";
defparam \bus[4]~I .input_power_up = "low";
defparam \bus[4]~I .input_register_mode = "none";
defparam \bus[4]~I .input_sync_reset = "none";
defparam \bus[4]~I .oe_async_reset = "none";
defparam \bus[4]~I .oe_power_up = "low";
defparam \bus[4]~I .oe_register_mode = "none";
defparam \bus[4]~I .oe_sync_reset = "none";
defparam \bus[4]~I .operation_mode = "output";
defparam \bus[4]~I .output_async_reset = "none";
defparam \bus[4]~I .output_power_up = "low";
defparam \bus[4]~I .output_register_mode = "none";
defparam \bus[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[5]~I (
	.datain(\processador|BusWires [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[5]));
// synopsys translate_off
defparam \bus[5]~I .input_async_reset = "none";
defparam \bus[5]~I .input_power_up = "low";
defparam \bus[5]~I .input_register_mode = "none";
defparam \bus[5]~I .input_sync_reset = "none";
defparam \bus[5]~I .oe_async_reset = "none";
defparam \bus[5]~I .oe_power_up = "low";
defparam \bus[5]~I .oe_register_mode = "none";
defparam \bus[5]~I .oe_sync_reset = "none";
defparam \bus[5]~I .operation_mode = "output";
defparam \bus[5]~I .output_async_reset = "none";
defparam \bus[5]~I .output_power_up = "low";
defparam \bus[5]~I .output_register_mode = "none";
defparam \bus[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[6]~I (
	.datain(\processador|BusWires [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[6]));
// synopsys translate_off
defparam \bus[6]~I .input_async_reset = "none";
defparam \bus[6]~I .input_power_up = "low";
defparam \bus[6]~I .input_register_mode = "none";
defparam \bus[6]~I .input_sync_reset = "none";
defparam \bus[6]~I .oe_async_reset = "none";
defparam \bus[6]~I .oe_power_up = "low";
defparam \bus[6]~I .oe_register_mode = "none";
defparam \bus[6]~I .oe_sync_reset = "none";
defparam \bus[6]~I .operation_mode = "output";
defparam \bus[6]~I .output_async_reset = "none";
defparam \bus[6]~I .output_power_up = "low";
defparam \bus[6]~I .output_register_mode = "none";
defparam \bus[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[7]~I (
	.datain(\processador|BusWires [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[7]));
// synopsys translate_off
defparam \bus[7]~I .input_async_reset = "none";
defparam \bus[7]~I .input_power_up = "low";
defparam \bus[7]~I .input_register_mode = "none";
defparam \bus[7]~I .input_sync_reset = "none";
defparam \bus[7]~I .oe_async_reset = "none";
defparam \bus[7]~I .oe_power_up = "low";
defparam \bus[7]~I .oe_register_mode = "none";
defparam \bus[7]~I .oe_sync_reset = "none";
defparam \bus[7]~I .operation_mode = "output";
defparam \bus[7]~I .output_async_reset = "none";
defparam \bus[7]~I .output_power_up = "low";
defparam \bus[7]~I .output_register_mode = "none";
defparam \bus[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[8]~I (
	.datain(\processador|BusWires [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[8]));
// synopsys translate_off
defparam \bus[8]~I .input_async_reset = "none";
defparam \bus[8]~I .input_power_up = "low";
defparam \bus[8]~I .input_register_mode = "none";
defparam \bus[8]~I .input_sync_reset = "none";
defparam \bus[8]~I .oe_async_reset = "none";
defparam \bus[8]~I .oe_power_up = "low";
defparam \bus[8]~I .oe_register_mode = "none";
defparam \bus[8]~I .oe_sync_reset = "none";
defparam \bus[8]~I .operation_mode = "output";
defparam \bus[8]~I .output_async_reset = "none";
defparam \bus[8]~I .output_power_up = "low";
defparam \bus[8]~I .output_register_mode = "none";
defparam \bus[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[9]~I (
	.datain(\processador|BusWires [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[9]));
// synopsys translate_off
defparam \bus[9]~I .input_async_reset = "none";
defparam \bus[9]~I .input_power_up = "low";
defparam \bus[9]~I .input_register_mode = "none";
defparam \bus[9]~I .input_sync_reset = "none";
defparam \bus[9]~I .oe_async_reset = "none";
defparam \bus[9]~I .oe_power_up = "low";
defparam \bus[9]~I .oe_register_mode = "none";
defparam \bus[9]~I .oe_sync_reset = "none";
defparam \bus[9]~I .operation_mode = "output";
defparam \bus[9]~I .output_async_reset = "none";
defparam \bus[9]~I .output_power_up = "low";
defparam \bus[9]~I .output_register_mode = "none";
defparam \bus[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[10]~I (
	.datain(\processador|BusWires [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[10]));
// synopsys translate_off
defparam \bus[10]~I .input_async_reset = "none";
defparam \bus[10]~I .input_power_up = "low";
defparam \bus[10]~I .input_register_mode = "none";
defparam \bus[10]~I .input_sync_reset = "none";
defparam \bus[10]~I .oe_async_reset = "none";
defparam \bus[10]~I .oe_power_up = "low";
defparam \bus[10]~I .oe_register_mode = "none";
defparam \bus[10]~I .oe_sync_reset = "none";
defparam \bus[10]~I .operation_mode = "output";
defparam \bus[10]~I .output_async_reset = "none";
defparam \bus[10]~I .output_power_up = "low";
defparam \bus[10]~I .output_register_mode = "none";
defparam \bus[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[11]~I (
	.datain(\processador|BusWires [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[11]));
// synopsys translate_off
defparam \bus[11]~I .input_async_reset = "none";
defparam \bus[11]~I .input_power_up = "low";
defparam \bus[11]~I .input_register_mode = "none";
defparam \bus[11]~I .input_sync_reset = "none";
defparam \bus[11]~I .oe_async_reset = "none";
defparam \bus[11]~I .oe_power_up = "low";
defparam \bus[11]~I .oe_register_mode = "none";
defparam \bus[11]~I .oe_sync_reset = "none";
defparam \bus[11]~I .operation_mode = "output";
defparam \bus[11]~I .output_async_reset = "none";
defparam \bus[11]~I .output_power_up = "low";
defparam \bus[11]~I .output_register_mode = "none";
defparam \bus[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[12]~I (
	.datain(\processador|BusWires [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[12]));
// synopsys translate_off
defparam \bus[12]~I .input_async_reset = "none";
defparam \bus[12]~I .input_power_up = "low";
defparam \bus[12]~I .input_register_mode = "none";
defparam \bus[12]~I .input_sync_reset = "none";
defparam \bus[12]~I .oe_async_reset = "none";
defparam \bus[12]~I .oe_power_up = "low";
defparam \bus[12]~I .oe_register_mode = "none";
defparam \bus[12]~I .oe_sync_reset = "none";
defparam \bus[12]~I .operation_mode = "output";
defparam \bus[12]~I .output_async_reset = "none";
defparam \bus[12]~I .output_power_up = "low";
defparam \bus[12]~I .output_register_mode = "none";
defparam \bus[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[13]~I (
	.datain(\processador|BusWires [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[13]));
// synopsys translate_off
defparam \bus[13]~I .input_async_reset = "none";
defparam \bus[13]~I .input_power_up = "low";
defparam \bus[13]~I .input_register_mode = "none";
defparam \bus[13]~I .input_sync_reset = "none";
defparam \bus[13]~I .oe_async_reset = "none";
defparam \bus[13]~I .oe_power_up = "low";
defparam \bus[13]~I .oe_register_mode = "none";
defparam \bus[13]~I .oe_sync_reset = "none";
defparam \bus[13]~I .operation_mode = "output";
defparam \bus[13]~I .output_async_reset = "none";
defparam \bus[13]~I .output_power_up = "low";
defparam \bus[13]~I .output_register_mode = "none";
defparam \bus[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[14]~I (
	.datain(\processador|BusWires [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[14]));
// synopsys translate_off
defparam \bus[14]~I .input_async_reset = "none";
defparam \bus[14]~I .input_power_up = "low";
defparam \bus[14]~I .input_register_mode = "none";
defparam \bus[14]~I .input_sync_reset = "none";
defparam \bus[14]~I .oe_async_reset = "none";
defparam \bus[14]~I .oe_power_up = "low";
defparam \bus[14]~I .oe_register_mode = "none";
defparam \bus[14]~I .oe_sync_reset = "none";
defparam \bus[14]~I .operation_mode = "output";
defparam \bus[14]~I .output_async_reset = "none";
defparam \bus[14]~I .output_power_up = "low";
defparam \bus[14]~I .output_register_mode = "none";
defparam \bus[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bus[15]~I (
	.datain(\processador|BusWires [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bus[15]));
// synopsys translate_off
defparam \bus[15]~I .input_async_reset = "none";
defparam \bus[15]~I .input_power_up = "low";
defparam \bus[15]~I .input_register_mode = "none";
defparam \bus[15]~I .input_sync_reset = "none";
defparam \bus[15]~I .oe_async_reset = "none";
defparam \bus[15]~I .oe_power_up = "low";
defparam \bus[15]~I .oe_register_mode = "none";
defparam \bus[15]~I .oe_sync_reset = "none";
defparam \bus[15]~I .operation_mode = "output";
defparam \bus[15]~I .output_async_reset = "none";
defparam \bus[15]~I .output_power_up = "low";
defparam \bus[15]~I .output_register_mode = "none";
defparam \bus[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[0]~I (
	.datain(!\processador|R0|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[0]));
// synopsys translate_off
defparam \Reg0[0]~I .input_async_reset = "none";
defparam \Reg0[0]~I .input_power_up = "low";
defparam \Reg0[0]~I .input_register_mode = "none";
defparam \Reg0[0]~I .input_sync_reset = "none";
defparam \Reg0[0]~I .oe_async_reset = "none";
defparam \Reg0[0]~I .oe_power_up = "low";
defparam \Reg0[0]~I .oe_register_mode = "none";
defparam \Reg0[0]~I .oe_sync_reset = "none";
defparam \Reg0[0]~I .operation_mode = "output";
defparam \Reg0[0]~I .output_async_reset = "none";
defparam \Reg0[0]~I .output_power_up = "low";
defparam \Reg0[0]~I .output_register_mode = "none";
defparam \Reg0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[1]~I (
	.datain(\processador|R0|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[1]));
// synopsys translate_off
defparam \Reg0[1]~I .input_async_reset = "none";
defparam \Reg0[1]~I .input_power_up = "low";
defparam \Reg0[1]~I .input_register_mode = "none";
defparam \Reg0[1]~I .input_sync_reset = "none";
defparam \Reg0[1]~I .oe_async_reset = "none";
defparam \Reg0[1]~I .oe_power_up = "low";
defparam \Reg0[1]~I .oe_register_mode = "none";
defparam \Reg0[1]~I .oe_sync_reset = "none";
defparam \Reg0[1]~I .operation_mode = "output";
defparam \Reg0[1]~I .output_async_reset = "none";
defparam \Reg0[1]~I .output_power_up = "low";
defparam \Reg0[1]~I .output_register_mode = "none";
defparam \Reg0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[2]~I (
	.datain(\processador|R0|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[2]));
// synopsys translate_off
defparam \Reg0[2]~I .input_async_reset = "none";
defparam \Reg0[2]~I .input_power_up = "low";
defparam \Reg0[2]~I .input_register_mode = "none";
defparam \Reg0[2]~I .input_sync_reset = "none";
defparam \Reg0[2]~I .oe_async_reset = "none";
defparam \Reg0[2]~I .oe_power_up = "low";
defparam \Reg0[2]~I .oe_register_mode = "none";
defparam \Reg0[2]~I .oe_sync_reset = "none";
defparam \Reg0[2]~I .operation_mode = "output";
defparam \Reg0[2]~I .output_async_reset = "none";
defparam \Reg0[2]~I .output_power_up = "low";
defparam \Reg0[2]~I .output_register_mode = "none";
defparam \Reg0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[3]~I (
	.datain(!\processador|R0|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[3]));
// synopsys translate_off
defparam \Reg0[3]~I .input_async_reset = "none";
defparam \Reg0[3]~I .input_power_up = "low";
defparam \Reg0[3]~I .input_register_mode = "none";
defparam \Reg0[3]~I .input_sync_reset = "none";
defparam \Reg0[3]~I .oe_async_reset = "none";
defparam \Reg0[3]~I .oe_power_up = "low";
defparam \Reg0[3]~I .oe_register_mode = "none";
defparam \Reg0[3]~I .oe_sync_reset = "none";
defparam \Reg0[3]~I .operation_mode = "output";
defparam \Reg0[3]~I .output_async_reset = "none";
defparam \Reg0[3]~I .output_power_up = "low";
defparam \Reg0[3]~I .output_register_mode = "none";
defparam \Reg0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[4]~I (
	.datain(\processador|R0|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[4]));
// synopsys translate_off
defparam \Reg0[4]~I .input_async_reset = "none";
defparam \Reg0[4]~I .input_power_up = "low";
defparam \Reg0[4]~I .input_register_mode = "none";
defparam \Reg0[4]~I .input_sync_reset = "none";
defparam \Reg0[4]~I .oe_async_reset = "none";
defparam \Reg0[4]~I .oe_power_up = "low";
defparam \Reg0[4]~I .oe_register_mode = "none";
defparam \Reg0[4]~I .oe_sync_reset = "none";
defparam \Reg0[4]~I .operation_mode = "output";
defparam \Reg0[4]~I .output_async_reset = "none";
defparam \Reg0[4]~I .output_power_up = "low";
defparam \Reg0[4]~I .output_register_mode = "none";
defparam \Reg0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[5]~I (
	.datain(\processador|R0|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[5]));
// synopsys translate_off
defparam \Reg0[5]~I .input_async_reset = "none";
defparam \Reg0[5]~I .input_power_up = "low";
defparam \Reg0[5]~I .input_register_mode = "none";
defparam \Reg0[5]~I .input_sync_reset = "none";
defparam \Reg0[5]~I .oe_async_reset = "none";
defparam \Reg0[5]~I .oe_power_up = "low";
defparam \Reg0[5]~I .oe_register_mode = "none";
defparam \Reg0[5]~I .oe_sync_reset = "none";
defparam \Reg0[5]~I .operation_mode = "output";
defparam \Reg0[5]~I .output_async_reset = "none";
defparam \Reg0[5]~I .output_power_up = "low";
defparam \Reg0[5]~I .output_register_mode = "none";
defparam \Reg0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[6]~I (
	.datain(\processador|R0|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[6]));
// synopsys translate_off
defparam \Reg0[6]~I .input_async_reset = "none";
defparam \Reg0[6]~I .input_power_up = "low";
defparam \Reg0[6]~I .input_register_mode = "none";
defparam \Reg0[6]~I .input_sync_reset = "none";
defparam \Reg0[6]~I .oe_async_reset = "none";
defparam \Reg0[6]~I .oe_power_up = "low";
defparam \Reg0[6]~I .oe_register_mode = "none";
defparam \Reg0[6]~I .oe_sync_reset = "none";
defparam \Reg0[6]~I .operation_mode = "output";
defparam \Reg0[6]~I .output_async_reset = "none";
defparam \Reg0[6]~I .output_power_up = "low";
defparam \Reg0[6]~I .output_register_mode = "none";
defparam \Reg0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[7]~I (
	.datain(\processador|R0|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[7]));
// synopsys translate_off
defparam \Reg0[7]~I .input_async_reset = "none";
defparam \Reg0[7]~I .input_power_up = "low";
defparam \Reg0[7]~I .input_register_mode = "none";
defparam \Reg0[7]~I .input_sync_reset = "none";
defparam \Reg0[7]~I .oe_async_reset = "none";
defparam \Reg0[7]~I .oe_power_up = "low";
defparam \Reg0[7]~I .oe_register_mode = "none";
defparam \Reg0[7]~I .oe_sync_reset = "none";
defparam \Reg0[7]~I .operation_mode = "output";
defparam \Reg0[7]~I .output_async_reset = "none";
defparam \Reg0[7]~I .output_power_up = "low";
defparam \Reg0[7]~I .output_register_mode = "none";
defparam \Reg0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[8]~I (
	.datain(\processador|R0|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[8]));
// synopsys translate_off
defparam \Reg0[8]~I .input_async_reset = "none";
defparam \Reg0[8]~I .input_power_up = "low";
defparam \Reg0[8]~I .input_register_mode = "none";
defparam \Reg0[8]~I .input_sync_reset = "none";
defparam \Reg0[8]~I .oe_async_reset = "none";
defparam \Reg0[8]~I .oe_power_up = "low";
defparam \Reg0[8]~I .oe_register_mode = "none";
defparam \Reg0[8]~I .oe_sync_reset = "none";
defparam \Reg0[8]~I .operation_mode = "output";
defparam \Reg0[8]~I .output_async_reset = "none";
defparam \Reg0[8]~I .output_power_up = "low";
defparam \Reg0[8]~I .output_register_mode = "none";
defparam \Reg0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[9]~I (
	.datain(\processador|R0|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[9]));
// synopsys translate_off
defparam \Reg0[9]~I .input_async_reset = "none";
defparam \Reg0[9]~I .input_power_up = "low";
defparam \Reg0[9]~I .input_register_mode = "none";
defparam \Reg0[9]~I .input_sync_reset = "none";
defparam \Reg0[9]~I .oe_async_reset = "none";
defparam \Reg0[9]~I .oe_power_up = "low";
defparam \Reg0[9]~I .oe_register_mode = "none";
defparam \Reg0[9]~I .oe_sync_reset = "none";
defparam \Reg0[9]~I .operation_mode = "output";
defparam \Reg0[9]~I .output_async_reset = "none";
defparam \Reg0[9]~I .output_power_up = "low";
defparam \Reg0[9]~I .output_register_mode = "none";
defparam \Reg0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[10]~I (
	.datain(\processador|R0|R_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[10]));
// synopsys translate_off
defparam \Reg0[10]~I .input_async_reset = "none";
defparam \Reg0[10]~I .input_power_up = "low";
defparam \Reg0[10]~I .input_register_mode = "none";
defparam \Reg0[10]~I .input_sync_reset = "none";
defparam \Reg0[10]~I .oe_async_reset = "none";
defparam \Reg0[10]~I .oe_power_up = "low";
defparam \Reg0[10]~I .oe_register_mode = "none";
defparam \Reg0[10]~I .oe_sync_reset = "none";
defparam \Reg0[10]~I .operation_mode = "output";
defparam \Reg0[10]~I .output_async_reset = "none";
defparam \Reg0[10]~I .output_power_up = "low";
defparam \Reg0[10]~I .output_register_mode = "none";
defparam \Reg0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[11]~I (
	.datain(\processador|R0|R_output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[11]));
// synopsys translate_off
defparam \Reg0[11]~I .input_async_reset = "none";
defparam \Reg0[11]~I .input_power_up = "low";
defparam \Reg0[11]~I .input_register_mode = "none";
defparam \Reg0[11]~I .input_sync_reset = "none";
defparam \Reg0[11]~I .oe_async_reset = "none";
defparam \Reg0[11]~I .oe_power_up = "low";
defparam \Reg0[11]~I .oe_register_mode = "none";
defparam \Reg0[11]~I .oe_sync_reset = "none";
defparam \Reg0[11]~I .operation_mode = "output";
defparam \Reg0[11]~I .output_async_reset = "none";
defparam \Reg0[11]~I .output_power_up = "low";
defparam \Reg0[11]~I .output_register_mode = "none";
defparam \Reg0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[12]~I (
	.datain(\processador|R0|R_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[12]));
// synopsys translate_off
defparam \Reg0[12]~I .input_async_reset = "none";
defparam \Reg0[12]~I .input_power_up = "low";
defparam \Reg0[12]~I .input_register_mode = "none";
defparam \Reg0[12]~I .input_sync_reset = "none";
defparam \Reg0[12]~I .oe_async_reset = "none";
defparam \Reg0[12]~I .oe_power_up = "low";
defparam \Reg0[12]~I .oe_register_mode = "none";
defparam \Reg0[12]~I .oe_sync_reset = "none";
defparam \Reg0[12]~I .operation_mode = "output";
defparam \Reg0[12]~I .output_async_reset = "none";
defparam \Reg0[12]~I .output_power_up = "low";
defparam \Reg0[12]~I .output_register_mode = "none";
defparam \Reg0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[13]~I (
	.datain(\processador|R0|R_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[13]));
// synopsys translate_off
defparam \Reg0[13]~I .input_async_reset = "none";
defparam \Reg0[13]~I .input_power_up = "low";
defparam \Reg0[13]~I .input_register_mode = "none";
defparam \Reg0[13]~I .input_sync_reset = "none";
defparam \Reg0[13]~I .oe_async_reset = "none";
defparam \Reg0[13]~I .oe_power_up = "low";
defparam \Reg0[13]~I .oe_register_mode = "none";
defparam \Reg0[13]~I .oe_sync_reset = "none";
defparam \Reg0[13]~I .operation_mode = "output";
defparam \Reg0[13]~I .output_async_reset = "none";
defparam \Reg0[13]~I .output_power_up = "low";
defparam \Reg0[13]~I .output_register_mode = "none";
defparam \Reg0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[14]~I (
	.datain(\processador|R0|R_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[14]));
// synopsys translate_off
defparam \Reg0[14]~I .input_async_reset = "none";
defparam \Reg0[14]~I .input_power_up = "low";
defparam \Reg0[14]~I .input_register_mode = "none";
defparam \Reg0[14]~I .input_sync_reset = "none";
defparam \Reg0[14]~I .oe_async_reset = "none";
defparam \Reg0[14]~I .oe_power_up = "low";
defparam \Reg0[14]~I .oe_register_mode = "none";
defparam \Reg0[14]~I .oe_sync_reset = "none";
defparam \Reg0[14]~I .operation_mode = "output";
defparam \Reg0[14]~I .output_async_reset = "none";
defparam \Reg0[14]~I .output_power_up = "low";
defparam \Reg0[14]~I .output_register_mode = "none";
defparam \Reg0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg0[15]~I (
	.datain(\processador|R0|R_output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg0[15]));
// synopsys translate_off
defparam \Reg0[15]~I .input_async_reset = "none";
defparam \Reg0[15]~I .input_power_up = "low";
defparam \Reg0[15]~I .input_register_mode = "none";
defparam \Reg0[15]~I .input_sync_reset = "none";
defparam \Reg0[15]~I .oe_async_reset = "none";
defparam \Reg0[15]~I .oe_power_up = "low";
defparam \Reg0[15]~I .oe_register_mode = "none";
defparam \Reg0[15]~I .oe_sync_reset = "none";
defparam \Reg0[15]~I .operation_mode = "output";
defparam \Reg0[15]~I .output_async_reset = "none";
defparam \Reg0[15]~I .output_power_up = "low";
defparam \Reg0[15]~I .output_register_mode = "none";
defparam \Reg0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[0]~I (
	.datain(!\processador|R1|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[0]));
// synopsys translate_off
defparam \Reg1[0]~I .input_async_reset = "none";
defparam \Reg1[0]~I .input_power_up = "low";
defparam \Reg1[0]~I .input_register_mode = "none";
defparam \Reg1[0]~I .input_sync_reset = "none";
defparam \Reg1[0]~I .oe_async_reset = "none";
defparam \Reg1[0]~I .oe_power_up = "low";
defparam \Reg1[0]~I .oe_register_mode = "none";
defparam \Reg1[0]~I .oe_sync_reset = "none";
defparam \Reg1[0]~I .operation_mode = "output";
defparam \Reg1[0]~I .output_async_reset = "none";
defparam \Reg1[0]~I .output_power_up = "low";
defparam \Reg1[0]~I .output_register_mode = "none";
defparam \Reg1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[1]~I (
	.datain(!\processador|R1|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[1]));
// synopsys translate_off
defparam \Reg1[1]~I .input_async_reset = "none";
defparam \Reg1[1]~I .input_power_up = "low";
defparam \Reg1[1]~I .input_register_mode = "none";
defparam \Reg1[1]~I .input_sync_reset = "none";
defparam \Reg1[1]~I .oe_async_reset = "none";
defparam \Reg1[1]~I .oe_power_up = "low";
defparam \Reg1[1]~I .oe_register_mode = "none";
defparam \Reg1[1]~I .oe_sync_reset = "none";
defparam \Reg1[1]~I .operation_mode = "output";
defparam \Reg1[1]~I .output_async_reset = "none";
defparam \Reg1[1]~I .output_power_up = "low";
defparam \Reg1[1]~I .output_register_mode = "none";
defparam \Reg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[2]~I (
	.datain(\processador|R1|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[2]));
// synopsys translate_off
defparam \Reg1[2]~I .input_async_reset = "none";
defparam \Reg1[2]~I .input_power_up = "low";
defparam \Reg1[2]~I .input_register_mode = "none";
defparam \Reg1[2]~I .input_sync_reset = "none";
defparam \Reg1[2]~I .oe_async_reset = "none";
defparam \Reg1[2]~I .oe_power_up = "low";
defparam \Reg1[2]~I .oe_register_mode = "none";
defparam \Reg1[2]~I .oe_sync_reset = "none";
defparam \Reg1[2]~I .operation_mode = "output";
defparam \Reg1[2]~I .output_async_reset = "none";
defparam \Reg1[2]~I .output_power_up = "low";
defparam \Reg1[2]~I .output_register_mode = "none";
defparam \Reg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[3]~I (
	.datain(\processador|R1|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[3]));
// synopsys translate_off
defparam \Reg1[3]~I .input_async_reset = "none";
defparam \Reg1[3]~I .input_power_up = "low";
defparam \Reg1[3]~I .input_register_mode = "none";
defparam \Reg1[3]~I .input_sync_reset = "none";
defparam \Reg1[3]~I .oe_async_reset = "none";
defparam \Reg1[3]~I .oe_power_up = "low";
defparam \Reg1[3]~I .oe_register_mode = "none";
defparam \Reg1[3]~I .oe_sync_reset = "none";
defparam \Reg1[3]~I .operation_mode = "output";
defparam \Reg1[3]~I .output_async_reset = "none";
defparam \Reg1[3]~I .output_power_up = "low";
defparam \Reg1[3]~I .output_register_mode = "none";
defparam \Reg1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[4]~I (
	.datain(\processador|R1|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[4]));
// synopsys translate_off
defparam \Reg1[4]~I .input_async_reset = "none";
defparam \Reg1[4]~I .input_power_up = "low";
defparam \Reg1[4]~I .input_register_mode = "none";
defparam \Reg1[4]~I .input_sync_reset = "none";
defparam \Reg1[4]~I .oe_async_reset = "none";
defparam \Reg1[4]~I .oe_power_up = "low";
defparam \Reg1[4]~I .oe_register_mode = "none";
defparam \Reg1[4]~I .oe_sync_reset = "none";
defparam \Reg1[4]~I .operation_mode = "output";
defparam \Reg1[4]~I .output_async_reset = "none";
defparam \Reg1[4]~I .output_power_up = "low";
defparam \Reg1[4]~I .output_register_mode = "none";
defparam \Reg1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[5]~I (
	.datain(\processador|R1|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[5]));
// synopsys translate_off
defparam \Reg1[5]~I .input_async_reset = "none";
defparam \Reg1[5]~I .input_power_up = "low";
defparam \Reg1[5]~I .input_register_mode = "none";
defparam \Reg1[5]~I .input_sync_reset = "none";
defparam \Reg1[5]~I .oe_async_reset = "none";
defparam \Reg1[5]~I .oe_power_up = "low";
defparam \Reg1[5]~I .oe_register_mode = "none";
defparam \Reg1[5]~I .oe_sync_reset = "none";
defparam \Reg1[5]~I .operation_mode = "output";
defparam \Reg1[5]~I .output_async_reset = "none";
defparam \Reg1[5]~I .output_power_up = "low";
defparam \Reg1[5]~I .output_register_mode = "none";
defparam \Reg1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[6]~I (
	.datain(\processador|R1|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[6]));
// synopsys translate_off
defparam \Reg1[6]~I .input_async_reset = "none";
defparam \Reg1[6]~I .input_power_up = "low";
defparam \Reg1[6]~I .input_register_mode = "none";
defparam \Reg1[6]~I .input_sync_reset = "none";
defparam \Reg1[6]~I .oe_async_reset = "none";
defparam \Reg1[6]~I .oe_power_up = "low";
defparam \Reg1[6]~I .oe_register_mode = "none";
defparam \Reg1[6]~I .oe_sync_reset = "none";
defparam \Reg1[6]~I .operation_mode = "output";
defparam \Reg1[6]~I .output_async_reset = "none";
defparam \Reg1[6]~I .output_power_up = "low";
defparam \Reg1[6]~I .output_register_mode = "none";
defparam \Reg1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[7]~I (
	.datain(\processador|R1|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[7]));
// synopsys translate_off
defparam \Reg1[7]~I .input_async_reset = "none";
defparam \Reg1[7]~I .input_power_up = "low";
defparam \Reg1[7]~I .input_register_mode = "none";
defparam \Reg1[7]~I .input_sync_reset = "none";
defparam \Reg1[7]~I .oe_async_reset = "none";
defparam \Reg1[7]~I .oe_power_up = "low";
defparam \Reg1[7]~I .oe_register_mode = "none";
defparam \Reg1[7]~I .oe_sync_reset = "none";
defparam \Reg1[7]~I .operation_mode = "output";
defparam \Reg1[7]~I .output_async_reset = "none";
defparam \Reg1[7]~I .output_power_up = "low";
defparam \Reg1[7]~I .output_register_mode = "none";
defparam \Reg1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[8]~I (
	.datain(\processador|R1|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[8]));
// synopsys translate_off
defparam \Reg1[8]~I .input_async_reset = "none";
defparam \Reg1[8]~I .input_power_up = "low";
defparam \Reg1[8]~I .input_register_mode = "none";
defparam \Reg1[8]~I .input_sync_reset = "none";
defparam \Reg1[8]~I .oe_async_reset = "none";
defparam \Reg1[8]~I .oe_power_up = "low";
defparam \Reg1[8]~I .oe_register_mode = "none";
defparam \Reg1[8]~I .oe_sync_reset = "none";
defparam \Reg1[8]~I .operation_mode = "output";
defparam \Reg1[8]~I .output_async_reset = "none";
defparam \Reg1[8]~I .output_power_up = "low";
defparam \Reg1[8]~I .output_register_mode = "none";
defparam \Reg1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[9]~I (
	.datain(\processador|R1|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[9]));
// synopsys translate_off
defparam \Reg1[9]~I .input_async_reset = "none";
defparam \Reg1[9]~I .input_power_up = "low";
defparam \Reg1[9]~I .input_register_mode = "none";
defparam \Reg1[9]~I .input_sync_reset = "none";
defparam \Reg1[9]~I .oe_async_reset = "none";
defparam \Reg1[9]~I .oe_power_up = "low";
defparam \Reg1[9]~I .oe_register_mode = "none";
defparam \Reg1[9]~I .oe_sync_reset = "none";
defparam \Reg1[9]~I .operation_mode = "output";
defparam \Reg1[9]~I .output_async_reset = "none";
defparam \Reg1[9]~I .output_power_up = "low";
defparam \Reg1[9]~I .output_register_mode = "none";
defparam \Reg1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[10]~I (
	.datain(\processador|R1|R_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[10]));
// synopsys translate_off
defparam \Reg1[10]~I .input_async_reset = "none";
defparam \Reg1[10]~I .input_power_up = "low";
defparam \Reg1[10]~I .input_register_mode = "none";
defparam \Reg1[10]~I .input_sync_reset = "none";
defparam \Reg1[10]~I .oe_async_reset = "none";
defparam \Reg1[10]~I .oe_power_up = "low";
defparam \Reg1[10]~I .oe_register_mode = "none";
defparam \Reg1[10]~I .oe_sync_reset = "none";
defparam \Reg1[10]~I .operation_mode = "output";
defparam \Reg1[10]~I .output_async_reset = "none";
defparam \Reg1[10]~I .output_power_up = "low";
defparam \Reg1[10]~I .output_register_mode = "none";
defparam \Reg1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[11]~I (
	.datain(\processador|R1|R_output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[11]));
// synopsys translate_off
defparam \Reg1[11]~I .input_async_reset = "none";
defparam \Reg1[11]~I .input_power_up = "low";
defparam \Reg1[11]~I .input_register_mode = "none";
defparam \Reg1[11]~I .input_sync_reset = "none";
defparam \Reg1[11]~I .oe_async_reset = "none";
defparam \Reg1[11]~I .oe_power_up = "low";
defparam \Reg1[11]~I .oe_register_mode = "none";
defparam \Reg1[11]~I .oe_sync_reset = "none";
defparam \Reg1[11]~I .operation_mode = "output";
defparam \Reg1[11]~I .output_async_reset = "none";
defparam \Reg1[11]~I .output_power_up = "low";
defparam \Reg1[11]~I .output_register_mode = "none";
defparam \Reg1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[12]~I (
	.datain(\processador|R1|R_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[12]));
// synopsys translate_off
defparam \Reg1[12]~I .input_async_reset = "none";
defparam \Reg1[12]~I .input_power_up = "low";
defparam \Reg1[12]~I .input_register_mode = "none";
defparam \Reg1[12]~I .input_sync_reset = "none";
defparam \Reg1[12]~I .oe_async_reset = "none";
defparam \Reg1[12]~I .oe_power_up = "low";
defparam \Reg1[12]~I .oe_register_mode = "none";
defparam \Reg1[12]~I .oe_sync_reset = "none";
defparam \Reg1[12]~I .operation_mode = "output";
defparam \Reg1[12]~I .output_async_reset = "none";
defparam \Reg1[12]~I .output_power_up = "low";
defparam \Reg1[12]~I .output_register_mode = "none";
defparam \Reg1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[13]~I (
	.datain(\processador|R1|R_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[13]));
// synopsys translate_off
defparam \Reg1[13]~I .input_async_reset = "none";
defparam \Reg1[13]~I .input_power_up = "low";
defparam \Reg1[13]~I .input_register_mode = "none";
defparam \Reg1[13]~I .input_sync_reset = "none";
defparam \Reg1[13]~I .oe_async_reset = "none";
defparam \Reg1[13]~I .oe_power_up = "low";
defparam \Reg1[13]~I .oe_register_mode = "none";
defparam \Reg1[13]~I .oe_sync_reset = "none";
defparam \Reg1[13]~I .operation_mode = "output";
defparam \Reg1[13]~I .output_async_reset = "none";
defparam \Reg1[13]~I .output_power_up = "low";
defparam \Reg1[13]~I .output_register_mode = "none";
defparam \Reg1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[14]~I (
	.datain(\processador|R1|R_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[14]));
// synopsys translate_off
defparam \Reg1[14]~I .input_async_reset = "none";
defparam \Reg1[14]~I .input_power_up = "low";
defparam \Reg1[14]~I .input_register_mode = "none";
defparam \Reg1[14]~I .input_sync_reset = "none";
defparam \Reg1[14]~I .oe_async_reset = "none";
defparam \Reg1[14]~I .oe_power_up = "low";
defparam \Reg1[14]~I .oe_register_mode = "none";
defparam \Reg1[14]~I .oe_sync_reset = "none";
defparam \Reg1[14]~I .operation_mode = "output";
defparam \Reg1[14]~I .output_async_reset = "none";
defparam \Reg1[14]~I .output_power_up = "low";
defparam \Reg1[14]~I .output_register_mode = "none";
defparam \Reg1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg1[15]~I (
	.datain(\processador|R1|R_output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg1[15]));
// synopsys translate_off
defparam \Reg1[15]~I .input_async_reset = "none";
defparam \Reg1[15]~I .input_power_up = "low";
defparam \Reg1[15]~I .input_register_mode = "none";
defparam \Reg1[15]~I .input_sync_reset = "none";
defparam \Reg1[15]~I .oe_async_reset = "none";
defparam \Reg1[15]~I .oe_power_up = "low";
defparam \Reg1[15]~I .oe_register_mode = "none";
defparam \Reg1[15]~I .oe_sync_reset = "none";
defparam \Reg1[15]~I .operation_mode = "output";
defparam \Reg1[15]~I .output_async_reset = "none";
defparam \Reg1[15]~I .output_power_up = "low";
defparam \Reg1[15]~I .output_register_mode = "none";
defparam \Reg1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[0]~I (
	.datain(!\processador|R2|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[0]));
// synopsys translate_off
defparam \Reg2[0]~I .input_async_reset = "none";
defparam \Reg2[0]~I .input_power_up = "low";
defparam \Reg2[0]~I .input_register_mode = "none";
defparam \Reg2[0]~I .input_sync_reset = "none";
defparam \Reg2[0]~I .oe_async_reset = "none";
defparam \Reg2[0]~I .oe_power_up = "low";
defparam \Reg2[0]~I .oe_register_mode = "none";
defparam \Reg2[0]~I .oe_sync_reset = "none";
defparam \Reg2[0]~I .operation_mode = "output";
defparam \Reg2[0]~I .output_async_reset = "none";
defparam \Reg2[0]~I .output_power_up = "low";
defparam \Reg2[0]~I .output_register_mode = "none";
defparam \Reg2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[1]~I (
	.datain(\processador|R2|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[1]));
// synopsys translate_off
defparam \Reg2[1]~I .input_async_reset = "none";
defparam \Reg2[1]~I .input_power_up = "low";
defparam \Reg2[1]~I .input_register_mode = "none";
defparam \Reg2[1]~I .input_sync_reset = "none";
defparam \Reg2[1]~I .oe_async_reset = "none";
defparam \Reg2[1]~I .oe_power_up = "low";
defparam \Reg2[1]~I .oe_register_mode = "none";
defparam \Reg2[1]~I .oe_sync_reset = "none";
defparam \Reg2[1]~I .operation_mode = "output";
defparam \Reg2[1]~I .output_async_reset = "none";
defparam \Reg2[1]~I .output_power_up = "low";
defparam \Reg2[1]~I .output_register_mode = "none";
defparam \Reg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[2]~I (
	.datain(\processador|R2|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[2]));
// synopsys translate_off
defparam \Reg2[2]~I .input_async_reset = "none";
defparam \Reg2[2]~I .input_power_up = "low";
defparam \Reg2[2]~I .input_register_mode = "none";
defparam \Reg2[2]~I .input_sync_reset = "none";
defparam \Reg2[2]~I .oe_async_reset = "none";
defparam \Reg2[2]~I .oe_power_up = "low";
defparam \Reg2[2]~I .oe_register_mode = "none";
defparam \Reg2[2]~I .oe_sync_reset = "none";
defparam \Reg2[2]~I .operation_mode = "output";
defparam \Reg2[2]~I .output_async_reset = "none";
defparam \Reg2[2]~I .output_power_up = "low";
defparam \Reg2[2]~I .output_register_mode = "none";
defparam \Reg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[3]~I (
	.datain(\processador|R2|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[3]));
// synopsys translate_off
defparam \Reg2[3]~I .input_async_reset = "none";
defparam \Reg2[3]~I .input_power_up = "low";
defparam \Reg2[3]~I .input_register_mode = "none";
defparam \Reg2[3]~I .input_sync_reset = "none";
defparam \Reg2[3]~I .oe_async_reset = "none";
defparam \Reg2[3]~I .oe_power_up = "low";
defparam \Reg2[3]~I .oe_register_mode = "none";
defparam \Reg2[3]~I .oe_sync_reset = "none";
defparam \Reg2[3]~I .operation_mode = "output";
defparam \Reg2[3]~I .output_async_reset = "none";
defparam \Reg2[3]~I .output_power_up = "low";
defparam \Reg2[3]~I .output_register_mode = "none";
defparam \Reg2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[4]~I (
	.datain(\processador|R2|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[4]));
// synopsys translate_off
defparam \Reg2[4]~I .input_async_reset = "none";
defparam \Reg2[4]~I .input_power_up = "low";
defparam \Reg2[4]~I .input_register_mode = "none";
defparam \Reg2[4]~I .input_sync_reset = "none";
defparam \Reg2[4]~I .oe_async_reset = "none";
defparam \Reg2[4]~I .oe_power_up = "low";
defparam \Reg2[4]~I .oe_register_mode = "none";
defparam \Reg2[4]~I .oe_sync_reset = "none";
defparam \Reg2[4]~I .operation_mode = "output";
defparam \Reg2[4]~I .output_async_reset = "none";
defparam \Reg2[4]~I .output_power_up = "low";
defparam \Reg2[4]~I .output_register_mode = "none";
defparam \Reg2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[5]~I (
	.datain(\processador|R2|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[5]));
// synopsys translate_off
defparam \Reg2[5]~I .input_async_reset = "none";
defparam \Reg2[5]~I .input_power_up = "low";
defparam \Reg2[5]~I .input_register_mode = "none";
defparam \Reg2[5]~I .input_sync_reset = "none";
defparam \Reg2[5]~I .oe_async_reset = "none";
defparam \Reg2[5]~I .oe_power_up = "low";
defparam \Reg2[5]~I .oe_register_mode = "none";
defparam \Reg2[5]~I .oe_sync_reset = "none";
defparam \Reg2[5]~I .operation_mode = "output";
defparam \Reg2[5]~I .output_async_reset = "none";
defparam \Reg2[5]~I .output_power_up = "low";
defparam \Reg2[5]~I .output_register_mode = "none";
defparam \Reg2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[6]~I (
	.datain(\processador|R2|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[6]));
// synopsys translate_off
defparam \Reg2[6]~I .input_async_reset = "none";
defparam \Reg2[6]~I .input_power_up = "low";
defparam \Reg2[6]~I .input_register_mode = "none";
defparam \Reg2[6]~I .input_sync_reset = "none";
defparam \Reg2[6]~I .oe_async_reset = "none";
defparam \Reg2[6]~I .oe_power_up = "low";
defparam \Reg2[6]~I .oe_register_mode = "none";
defparam \Reg2[6]~I .oe_sync_reset = "none";
defparam \Reg2[6]~I .operation_mode = "output";
defparam \Reg2[6]~I .output_async_reset = "none";
defparam \Reg2[6]~I .output_power_up = "low";
defparam \Reg2[6]~I .output_register_mode = "none";
defparam \Reg2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[7]~I (
	.datain(\processador|R2|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[7]));
// synopsys translate_off
defparam \Reg2[7]~I .input_async_reset = "none";
defparam \Reg2[7]~I .input_power_up = "low";
defparam \Reg2[7]~I .input_register_mode = "none";
defparam \Reg2[7]~I .input_sync_reset = "none";
defparam \Reg2[7]~I .oe_async_reset = "none";
defparam \Reg2[7]~I .oe_power_up = "low";
defparam \Reg2[7]~I .oe_register_mode = "none";
defparam \Reg2[7]~I .oe_sync_reset = "none";
defparam \Reg2[7]~I .operation_mode = "output";
defparam \Reg2[7]~I .output_async_reset = "none";
defparam \Reg2[7]~I .output_power_up = "low";
defparam \Reg2[7]~I .output_register_mode = "none";
defparam \Reg2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[8]~I (
	.datain(\processador|R2|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[8]));
// synopsys translate_off
defparam \Reg2[8]~I .input_async_reset = "none";
defparam \Reg2[8]~I .input_power_up = "low";
defparam \Reg2[8]~I .input_register_mode = "none";
defparam \Reg2[8]~I .input_sync_reset = "none";
defparam \Reg2[8]~I .oe_async_reset = "none";
defparam \Reg2[8]~I .oe_power_up = "low";
defparam \Reg2[8]~I .oe_register_mode = "none";
defparam \Reg2[8]~I .oe_sync_reset = "none";
defparam \Reg2[8]~I .operation_mode = "output";
defparam \Reg2[8]~I .output_async_reset = "none";
defparam \Reg2[8]~I .output_power_up = "low";
defparam \Reg2[8]~I .output_register_mode = "none";
defparam \Reg2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[9]~I (
	.datain(\processador|R2|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[9]));
// synopsys translate_off
defparam \Reg2[9]~I .input_async_reset = "none";
defparam \Reg2[9]~I .input_power_up = "low";
defparam \Reg2[9]~I .input_register_mode = "none";
defparam \Reg2[9]~I .input_sync_reset = "none";
defparam \Reg2[9]~I .oe_async_reset = "none";
defparam \Reg2[9]~I .oe_power_up = "low";
defparam \Reg2[9]~I .oe_register_mode = "none";
defparam \Reg2[9]~I .oe_sync_reset = "none";
defparam \Reg2[9]~I .operation_mode = "output";
defparam \Reg2[9]~I .output_async_reset = "none";
defparam \Reg2[9]~I .output_power_up = "low";
defparam \Reg2[9]~I .output_register_mode = "none";
defparam \Reg2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[10]~I (
	.datain(\processador|R2|R_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[10]));
// synopsys translate_off
defparam \Reg2[10]~I .input_async_reset = "none";
defparam \Reg2[10]~I .input_power_up = "low";
defparam \Reg2[10]~I .input_register_mode = "none";
defparam \Reg2[10]~I .input_sync_reset = "none";
defparam \Reg2[10]~I .oe_async_reset = "none";
defparam \Reg2[10]~I .oe_power_up = "low";
defparam \Reg2[10]~I .oe_register_mode = "none";
defparam \Reg2[10]~I .oe_sync_reset = "none";
defparam \Reg2[10]~I .operation_mode = "output";
defparam \Reg2[10]~I .output_async_reset = "none";
defparam \Reg2[10]~I .output_power_up = "low";
defparam \Reg2[10]~I .output_register_mode = "none";
defparam \Reg2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[11]~I (
	.datain(\processador|R2|R_output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[11]));
// synopsys translate_off
defparam \Reg2[11]~I .input_async_reset = "none";
defparam \Reg2[11]~I .input_power_up = "low";
defparam \Reg2[11]~I .input_register_mode = "none";
defparam \Reg2[11]~I .input_sync_reset = "none";
defparam \Reg2[11]~I .oe_async_reset = "none";
defparam \Reg2[11]~I .oe_power_up = "low";
defparam \Reg2[11]~I .oe_register_mode = "none";
defparam \Reg2[11]~I .oe_sync_reset = "none";
defparam \Reg2[11]~I .operation_mode = "output";
defparam \Reg2[11]~I .output_async_reset = "none";
defparam \Reg2[11]~I .output_power_up = "low";
defparam \Reg2[11]~I .output_register_mode = "none";
defparam \Reg2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[12]~I (
	.datain(\processador|R2|R_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[12]));
// synopsys translate_off
defparam \Reg2[12]~I .input_async_reset = "none";
defparam \Reg2[12]~I .input_power_up = "low";
defparam \Reg2[12]~I .input_register_mode = "none";
defparam \Reg2[12]~I .input_sync_reset = "none";
defparam \Reg2[12]~I .oe_async_reset = "none";
defparam \Reg2[12]~I .oe_power_up = "low";
defparam \Reg2[12]~I .oe_register_mode = "none";
defparam \Reg2[12]~I .oe_sync_reset = "none";
defparam \Reg2[12]~I .operation_mode = "output";
defparam \Reg2[12]~I .output_async_reset = "none";
defparam \Reg2[12]~I .output_power_up = "low";
defparam \Reg2[12]~I .output_register_mode = "none";
defparam \Reg2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[13]~I (
	.datain(\processador|R2|R_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[13]));
// synopsys translate_off
defparam \Reg2[13]~I .input_async_reset = "none";
defparam \Reg2[13]~I .input_power_up = "low";
defparam \Reg2[13]~I .input_register_mode = "none";
defparam \Reg2[13]~I .input_sync_reset = "none";
defparam \Reg2[13]~I .oe_async_reset = "none";
defparam \Reg2[13]~I .oe_power_up = "low";
defparam \Reg2[13]~I .oe_register_mode = "none";
defparam \Reg2[13]~I .oe_sync_reset = "none";
defparam \Reg2[13]~I .operation_mode = "output";
defparam \Reg2[13]~I .output_async_reset = "none";
defparam \Reg2[13]~I .output_power_up = "low";
defparam \Reg2[13]~I .output_register_mode = "none";
defparam \Reg2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[14]~I (
	.datain(\processador|R2|R_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[14]));
// synopsys translate_off
defparam \Reg2[14]~I .input_async_reset = "none";
defparam \Reg2[14]~I .input_power_up = "low";
defparam \Reg2[14]~I .input_register_mode = "none";
defparam \Reg2[14]~I .input_sync_reset = "none";
defparam \Reg2[14]~I .oe_async_reset = "none";
defparam \Reg2[14]~I .oe_power_up = "low";
defparam \Reg2[14]~I .oe_register_mode = "none";
defparam \Reg2[14]~I .oe_sync_reset = "none";
defparam \Reg2[14]~I .operation_mode = "output";
defparam \Reg2[14]~I .output_async_reset = "none";
defparam \Reg2[14]~I .output_power_up = "low";
defparam \Reg2[14]~I .output_register_mode = "none";
defparam \Reg2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg2[15]~I (
	.datain(\processador|R2|R_output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg2[15]));
// synopsys translate_off
defparam \Reg2[15]~I .input_async_reset = "none";
defparam \Reg2[15]~I .input_power_up = "low";
defparam \Reg2[15]~I .input_register_mode = "none";
defparam \Reg2[15]~I .input_sync_reset = "none";
defparam \Reg2[15]~I .oe_async_reset = "none";
defparam \Reg2[15]~I .oe_power_up = "low";
defparam \Reg2[15]~I .oe_register_mode = "none";
defparam \Reg2[15]~I .oe_sync_reset = "none";
defparam \Reg2[15]~I .operation_mode = "output";
defparam \Reg2[15]~I .output_async_reset = "none";
defparam \Reg2[15]~I .output_power_up = "low";
defparam \Reg2[15]~I .output_register_mode = "none";
defparam \Reg2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[0]~I (
	.datain(\processador|R3|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[0]));
// synopsys translate_off
defparam \Reg3[0]~I .input_async_reset = "none";
defparam \Reg3[0]~I .input_power_up = "low";
defparam \Reg3[0]~I .input_register_mode = "none";
defparam \Reg3[0]~I .input_sync_reset = "none";
defparam \Reg3[0]~I .oe_async_reset = "none";
defparam \Reg3[0]~I .oe_power_up = "low";
defparam \Reg3[0]~I .oe_register_mode = "none";
defparam \Reg3[0]~I .oe_sync_reset = "none";
defparam \Reg3[0]~I .operation_mode = "output";
defparam \Reg3[0]~I .output_async_reset = "none";
defparam \Reg3[0]~I .output_power_up = "low";
defparam \Reg3[0]~I .output_register_mode = "none";
defparam \Reg3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[1]~I (
	.datain(\processador|R3|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[1]));
// synopsys translate_off
defparam \Reg3[1]~I .input_async_reset = "none";
defparam \Reg3[1]~I .input_power_up = "low";
defparam \Reg3[1]~I .input_register_mode = "none";
defparam \Reg3[1]~I .input_sync_reset = "none";
defparam \Reg3[1]~I .oe_async_reset = "none";
defparam \Reg3[1]~I .oe_power_up = "low";
defparam \Reg3[1]~I .oe_register_mode = "none";
defparam \Reg3[1]~I .oe_sync_reset = "none";
defparam \Reg3[1]~I .operation_mode = "output";
defparam \Reg3[1]~I .output_async_reset = "none";
defparam \Reg3[1]~I .output_power_up = "low";
defparam \Reg3[1]~I .output_register_mode = "none";
defparam \Reg3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[2]~I (
	.datain(\processador|R3|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[2]));
// synopsys translate_off
defparam \Reg3[2]~I .input_async_reset = "none";
defparam \Reg3[2]~I .input_power_up = "low";
defparam \Reg3[2]~I .input_register_mode = "none";
defparam \Reg3[2]~I .input_sync_reset = "none";
defparam \Reg3[2]~I .oe_async_reset = "none";
defparam \Reg3[2]~I .oe_power_up = "low";
defparam \Reg3[2]~I .oe_register_mode = "none";
defparam \Reg3[2]~I .oe_sync_reset = "none";
defparam \Reg3[2]~I .operation_mode = "output";
defparam \Reg3[2]~I .output_async_reset = "none";
defparam \Reg3[2]~I .output_power_up = "low";
defparam \Reg3[2]~I .output_register_mode = "none";
defparam \Reg3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[3]~I (
	.datain(\processador|R3|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[3]));
// synopsys translate_off
defparam \Reg3[3]~I .input_async_reset = "none";
defparam \Reg3[3]~I .input_power_up = "low";
defparam \Reg3[3]~I .input_register_mode = "none";
defparam \Reg3[3]~I .input_sync_reset = "none";
defparam \Reg3[3]~I .oe_async_reset = "none";
defparam \Reg3[3]~I .oe_power_up = "low";
defparam \Reg3[3]~I .oe_register_mode = "none";
defparam \Reg3[3]~I .oe_sync_reset = "none";
defparam \Reg3[3]~I .operation_mode = "output";
defparam \Reg3[3]~I .output_async_reset = "none";
defparam \Reg3[3]~I .output_power_up = "low";
defparam \Reg3[3]~I .output_register_mode = "none";
defparam \Reg3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[4]~I (
	.datain(\processador|R3|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[4]));
// synopsys translate_off
defparam \Reg3[4]~I .input_async_reset = "none";
defparam \Reg3[4]~I .input_power_up = "low";
defparam \Reg3[4]~I .input_register_mode = "none";
defparam \Reg3[4]~I .input_sync_reset = "none";
defparam \Reg3[4]~I .oe_async_reset = "none";
defparam \Reg3[4]~I .oe_power_up = "low";
defparam \Reg3[4]~I .oe_register_mode = "none";
defparam \Reg3[4]~I .oe_sync_reset = "none";
defparam \Reg3[4]~I .operation_mode = "output";
defparam \Reg3[4]~I .output_async_reset = "none";
defparam \Reg3[4]~I .output_power_up = "low";
defparam \Reg3[4]~I .output_register_mode = "none";
defparam \Reg3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[5]~I (
	.datain(\processador|R3|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[5]));
// synopsys translate_off
defparam \Reg3[5]~I .input_async_reset = "none";
defparam \Reg3[5]~I .input_power_up = "low";
defparam \Reg3[5]~I .input_register_mode = "none";
defparam \Reg3[5]~I .input_sync_reset = "none";
defparam \Reg3[5]~I .oe_async_reset = "none";
defparam \Reg3[5]~I .oe_power_up = "low";
defparam \Reg3[5]~I .oe_register_mode = "none";
defparam \Reg3[5]~I .oe_sync_reset = "none";
defparam \Reg3[5]~I .operation_mode = "output";
defparam \Reg3[5]~I .output_async_reset = "none";
defparam \Reg3[5]~I .output_power_up = "low";
defparam \Reg3[5]~I .output_register_mode = "none";
defparam \Reg3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[6]~I (
	.datain(\processador|R3|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[6]));
// synopsys translate_off
defparam \Reg3[6]~I .input_async_reset = "none";
defparam \Reg3[6]~I .input_power_up = "low";
defparam \Reg3[6]~I .input_register_mode = "none";
defparam \Reg3[6]~I .input_sync_reset = "none";
defparam \Reg3[6]~I .oe_async_reset = "none";
defparam \Reg3[6]~I .oe_power_up = "low";
defparam \Reg3[6]~I .oe_register_mode = "none";
defparam \Reg3[6]~I .oe_sync_reset = "none";
defparam \Reg3[6]~I .operation_mode = "output";
defparam \Reg3[6]~I .output_async_reset = "none";
defparam \Reg3[6]~I .output_power_up = "low";
defparam \Reg3[6]~I .output_register_mode = "none";
defparam \Reg3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[7]~I (
	.datain(\processador|R3|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[7]));
// synopsys translate_off
defparam \Reg3[7]~I .input_async_reset = "none";
defparam \Reg3[7]~I .input_power_up = "low";
defparam \Reg3[7]~I .input_register_mode = "none";
defparam \Reg3[7]~I .input_sync_reset = "none";
defparam \Reg3[7]~I .oe_async_reset = "none";
defparam \Reg3[7]~I .oe_power_up = "low";
defparam \Reg3[7]~I .oe_register_mode = "none";
defparam \Reg3[7]~I .oe_sync_reset = "none";
defparam \Reg3[7]~I .operation_mode = "output";
defparam \Reg3[7]~I .output_async_reset = "none";
defparam \Reg3[7]~I .output_power_up = "low";
defparam \Reg3[7]~I .output_register_mode = "none";
defparam \Reg3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[8]~I (
	.datain(\processador|R3|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[8]));
// synopsys translate_off
defparam \Reg3[8]~I .input_async_reset = "none";
defparam \Reg3[8]~I .input_power_up = "low";
defparam \Reg3[8]~I .input_register_mode = "none";
defparam \Reg3[8]~I .input_sync_reset = "none";
defparam \Reg3[8]~I .oe_async_reset = "none";
defparam \Reg3[8]~I .oe_power_up = "low";
defparam \Reg3[8]~I .oe_register_mode = "none";
defparam \Reg3[8]~I .oe_sync_reset = "none";
defparam \Reg3[8]~I .operation_mode = "output";
defparam \Reg3[8]~I .output_async_reset = "none";
defparam \Reg3[8]~I .output_power_up = "low";
defparam \Reg3[8]~I .output_register_mode = "none";
defparam \Reg3[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[9]~I (
	.datain(\processador|R3|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[9]));
// synopsys translate_off
defparam \Reg3[9]~I .input_async_reset = "none";
defparam \Reg3[9]~I .input_power_up = "low";
defparam \Reg3[9]~I .input_register_mode = "none";
defparam \Reg3[9]~I .input_sync_reset = "none";
defparam \Reg3[9]~I .oe_async_reset = "none";
defparam \Reg3[9]~I .oe_power_up = "low";
defparam \Reg3[9]~I .oe_register_mode = "none";
defparam \Reg3[9]~I .oe_sync_reset = "none";
defparam \Reg3[9]~I .operation_mode = "output";
defparam \Reg3[9]~I .output_async_reset = "none";
defparam \Reg3[9]~I .output_power_up = "low";
defparam \Reg3[9]~I .output_register_mode = "none";
defparam \Reg3[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[10]~I (
	.datain(\processador|R3|R_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[10]));
// synopsys translate_off
defparam \Reg3[10]~I .input_async_reset = "none";
defparam \Reg3[10]~I .input_power_up = "low";
defparam \Reg3[10]~I .input_register_mode = "none";
defparam \Reg3[10]~I .input_sync_reset = "none";
defparam \Reg3[10]~I .oe_async_reset = "none";
defparam \Reg3[10]~I .oe_power_up = "low";
defparam \Reg3[10]~I .oe_register_mode = "none";
defparam \Reg3[10]~I .oe_sync_reset = "none";
defparam \Reg3[10]~I .operation_mode = "output";
defparam \Reg3[10]~I .output_async_reset = "none";
defparam \Reg3[10]~I .output_power_up = "low";
defparam \Reg3[10]~I .output_register_mode = "none";
defparam \Reg3[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[11]~I (
	.datain(\processador|R3|R_output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[11]));
// synopsys translate_off
defparam \Reg3[11]~I .input_async_reset = "none";
defparam \Reg3[11]~I .input_power_up = "low";
defparam \Reg3[11]~I .input_register_mode = "none";
defparam \Reg3[11]~I .input_sync_reset = "none";
defparam \Reg3[11]~I .oe_async_reset = "none";
defparam \Reg3[11]~I .oe_power_up = "low";
defparam \Reg3[11]~I .oe_register_mode = "none";
defparam \Reg3[11]~I .oe_sync_reset = "none";
defparam \Reg3[11]~I .operation_mode = "output";
defparam \Reg3[11]~I .output_async_reset = "none";
defparam \Reg3[11]~I .output_power_up = "low";
defparam \Reg3[11]~I .output_register_mode = "none";
defparam \Reg3[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[12]~I (
	.datain(\processador|R3|R_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[12]));
// synopsys translate_off
defparam \Reg3[12]~I .input_async_reset = "none";
defparam \Reg3[12]~I .input_power_up = "low";
defparam \Reg3[12]~I .input_register_mode = "none";
defparam \Reg3[12]~I .input_sync_reset = "none";
defparam \Reg3[12]~I .oe_async_reset = "none";
defparam \Reg3[12]~I .oe_power_up = "low";
defparam \Reg3[12]~I .oe_register_mode = "none";
defparam \Reg3[12]~I .oe_sync_reset = "none";
defparam \Reg3[12]~I .operation_mode = "output";
defparam \Reg3[12]~I .output_async_reset = "none";
defparam \Reg3[12]~I .output_power_up = "low";
defparam \Reg3[12]~I .output_register_mode = "none";
defparam \Reg3[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[13]~I (
	.datain(\processador|R3|R_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[13]));
// synopsys translate_off
defparam \Reg3[13]~I .input_async_reset = "none";
defparam \Reg3[13]~I .input_power_up = "low";
defparam \Reg3[13]~I .input_register_mode = "none";
defparam \Reg3[13]~I .input_sync_reset = "none";
defparam \Reg3[13]~I .oe_async_reset = "none";
defparam \Reg3[13]~I .oe_power_up = "low";
defparam \Reg3[13]~I .oe_register_mode = "none";
defparam \Reg3[13]~I .oe_sync_reset = "none";
defparam \Reg3[13]~I .operation_mode = "output";
defparam \Reg3[13]~I .output_async_reset = "none";
defparam \Reg3[13]~I .output_power_up = "low";
defparam \Reg3[13]~I .output_register_mode = "none";
defparam \Reg3[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[14]~I (
	.datain(\processador|R3|R_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[14]));
// synopsys translate_off
defparam \Reg3[14]~I .input_async_reset = "none";
defparam \Reg3[14]~I .input_power_up = "low";
defparam \Reg3[14]~I .input_register_mode = "none";
defparam \Reg3[14]~I .input_sync_reset = "none";
defparam \Reg3[14]~I .oe_async_reset = "none";
defparam \Reg3[14]~I .oe_power_up = "low";
defparam \Reg3[14]~I .oe_register_mode = "none";
defparam \Reg3[14]~I .oe_sync_reset = "none";
defparam \Reg3[14]~I .operation_mode = "output";
defparam \Reg3[14]~I .output_async_reset = "none";
defparam \Reg3[14]~I .output_power_up = "low";
defparam \Reg3[14]~I .output_register_mode = "none";
defparam \Reg3[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg3[15]~I (
	.datain(\processador|R3|R_output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg3[15]));
// synopsys translate_off
defparam \Reg3[15]~I .input_async_reset = "none";
defparam \Reg3[15]~I .input_power_up = "low";
defparam \Reg3[15]~I .input_register_mode = "none";
defparam \Reg3[15]~I .input_sync_reset = "none";
defparam \Reg3[15]~I .oe_async_reset = "none";
defparam \Reg3[15]~I .oe_power_up = "low";
defparam \Reg3[15]~I .oe_register_mode = "none";
defparam \Reg3[15]~I .oe_sync_reset = "none";
defparam \Reg3[15]~I .operation_mode = "output";
defparam \Reg3[15]~I .output_async_reset = "none";
defparam \Reg3[15]~I .output_power_up = "low";
defparam \Reg3[15]~I .output_register_mode = "none";
defparam \Reg3[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[0]~I (
	.datain(\processador|R4|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[0]));
// synopsys translate_off
defparam \Reg4[0]~I .input_async_reset = "none";
defparam \Reg4[0]~I .input_power_up = "low";
defparam \Reg4[0]~I .input_register_mode = "none";
defparam \Reg4[0]~I .input_sync_reset = "none";
defparam \Reg4[0]~I .oe_async_reset = "none";
defparam \Reg4[0]~I .oe_power_up = "low";
defparam \Reg4[0]~I .oe_register_mode = "none";
defparam \Reg4[0]~I .oe_sync_reset = "none";
defparam \Reg4[0]~I .operation_mode = "output";
defparam \Reg4[0]~I .output_async_reset = "none";
defparam \Reg4[0]~I .output_power_up = "low";
defparam \Reg4[0]~I .output_register_mode = "none";
defparam \Reg4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[1]~I (
	.datain(\processador|R4|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[1]));
// synopsys translate_off
defparam \Reg4[1]~I .input_async_reset = "none";
defparam \Reg4[1]~I .input_power_up = "low";
defparam \Reg4[1]~I .input_register_mode = "none";
defparam \Reg4[1]~I .input_sync_reset = "none";
defparam \Reg4[1]~I .oe_async_reset = "none";
defparam \Reg4[1]~I .oe_power_up = "low";
defparam \Reg4[1]~I .oe_register_mode = "none";
defparam \Reg4[1]~I .oe_sync_reset = "none";
defparam \Reg4[1]~I .operation_mode = "output";
defparam \Reg4[1]~I .output_async_reset = "none";
defparam \Reg4[1]~I .output_power_up = "low";
defparam \Reg4[1]~I .output_register_mode = "none";
defparam \Reg4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[2]~I (
	.datain(\processador|R4|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[2]));
// synopsys translate_off
defparam \Reg4[2]~I .input_async_reset = "none";
defparam \Reg4[2]~I .input_power_up = "low";
defparam \Reg4[2]~I .input_register_mode = "none";
defparam \Reg4[2]~I .input_sync_reset = "none";
defparam \Reg4[2]~I .oe_async_reset = "none";
defparam \Reg4[2]~I .oe_power_up = "low";
defparam \Reg4[2]~I .oe_register_mode = "none";
defparam \Reg4[2]~I .oe_sync_reset = "none";
defparam \Reg4[2]~I .operation_mode = "output";
defparam \Reg4[2]~I .output_async_reset = "none";
defparam \Reg4[2]~I .output_power_up = "low";
defparam \Reg4[2]~I .output_register_mode = "none";
defparam \Reg4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[3]~I (
	.datain(\processador|R4|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[3]));
// synopsys translate_off
defparam \Reg4[3]~I .input_async_reset = "none";
defparam \Reg4[3]~I .input_power_up = "low";
defparam \Reg4[3]~I .input_register_mode = "none";
defparam \Reg4[3]~I .input_sync_reset = "none";
defparam \Reg4[3]~I .oe_async_reset = "none";
defparam \Reg4[3]~I .oe_power_up = "low";
defparam \Reg4[3]~I .oe_register_mode = "none";
defparam \Reg4[3]~I .oe_sync_reset = "none";
defparam \Reg4[3]~I .operation_mode = "output";
defparam \Reg4[3]~I .output_async_reset = "none";
defparam \Reg4[3]~I .output_power_up = "low";
defparam \Reg4[3]~I .output_register_mode = "none";
defparam \Reg4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[4]~I (
	.datain(\processador|R4|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[4]));
// synopsys translate_off
defparam \Reg4[4]~I .input_async_reset = "none";
defparam \Reg4[4]~I .input_power_up = "low";
defparam \Reg4[4]~I .input_register_mode = "none";
defparam \Reg4[4]~I .input_sync_reset = "none";
defparam \Reg4[4]~I .oe_async_reset = "none";
defparam \Reg4[4]~I .oe_power_up = "low";
defparam \Reg4[4]~I .oe_register_mode = "none";
defparam \Reg4[4]~I .oe_sync_reset = "none";
defparam \Reg4[4]~I .operation_mode = "output";
defparam \Reg4[4]~I .output_async_reset = "none";
defparam \Reg4[4]~I .output_power_up = "low";
defparam \Reg4[4]~I .output_register_mode = "none";
defparam \Reg4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[5]~I (
	.datain(\processador|R4|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[5]));
// synopsys translate_off
defparam \Reg4[5]~I .input_async_reset = "none";
defparam \Reg4[5]~I .input_power_up = "low";
defparam \Reg4[5]~I .input_register_mode = "none";
defparam \Reg4[5]~I .input_sync_reset = "none";
defparam \Reg4[5]~I .oe_async_reset = "none";
defparam \Reg4[5]~I .oe_power_up = "low";
defparam \Reg4[5]~I .oe_register_mode = "none";
defparam \Reg4[5]~I .oe_sync_reset = "none";
defparam \Reg4[5]~I .operation_mode = "output";
defparam \Reg4[5]~I .output_async_reset = "none";
defparam \Reg4[5]~I .output_power_up = "low";
defparam \Reg4[5]~I .output_register_mode = "none";
defparam \Reg4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[6]~I (
	.datain(\processador|R4|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[6]));
// synopsys translate_off
defparam \Reg4[6]~I .input_async_reset = "none";
defparam \Reg4[6]~I .input_power_up = "low";
defparam \Reg4[6]~I .input_register_mode = "none";
defparam \Reg4[6]~I .input_sync_reset = "none";
defparam \Reg4[6]~I .oe_async_reset = "none";
defparam \Reg4[6]~I .oe_power_up = "low";
defparam \Reg4[6]~I .oe_register_mode = "none";
defparam \Reg4[6]~I .oe_sync_reset = "none";
defparam \Reg4[6]~I .operation_mode = "output";
defparam \Reg4[6]~I .output_async_reset = "none";
defparam \Reg4[6]~I .output_power_up = "low";
defparam \Reg4[6]~I .output_register_mode = "none";
defparam \Reg4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[7]~I (
	.datain(\processador|R4|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[7]));
// synopsys translate_off
defparam \Reg4[7]~I .input_async_reset = "none";
defparam \Reg4[7]~I .input_power_up = "low";
defparam \Reg4[7]~I .input_register_mode = "none";
defparam \Reg4[7]~I .input_sync_reset = "none";
defparam \Reg4[7]~I .oe_async_reset = "none";
defparam \Reg4[7]~I .oe_power_up = "low";
defparam \Reg4[7]~I .oe_register_mode = "none";
defparam \Reg4[7]~I .oe_sync_reset = "none";
defparam \Reg4[7]~I .operation_mode = "output";
defparam \Reg4[7]~I .output_async_reset = "none";
defparam \Reg4[7]~I .output_power_up = "low";
defparam \Reg4[7]~I .output_register_mode = "none";
defparam \Reg4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[8]~I (
	.datain(\processador|R4|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[8]));
// synopsys translate_off
defparam \Reg4[8]~I .input_async_reset = "none";
defparam \Reg4[8]~I .input_power_up = "low";
defparam \Reg4[8]~I .input_register_mode = "none";
defparam \Reg4[8]~I .input_sync_reset = "none";
defparam \Reg4[8]~I .oe_async_reset = "none";
defparam \Reg4[8]~I .oe_power_up = "low";
defparam \Reg4[8]~I .oe_register_mode = "none";
defparam \Reg4[8]~I .oe_sync_reset = "none";
defparam \Reg4[8]~I .operation_mode = "output";
defparam \Reg4[8]~I .output_async_reset = "none";
defparam \Reg4[8]~I .output_power_up = "low";
defparam \Reg4[8]~I .output_register_mode = "none";
defparam \Reg4[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[9]~I (
	.datain(\processador|R4|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[9]));
// synopsys translate_off
defparam \Reg4[9]~I .input_async_reset = "none";
defparam \Reg4[9]~I .input_power_up = "low";
defparam \Reg4[9]~I .input_register_mode = "none";
defparam \Reg4[9]~I .input_sync_reset = "none";
defparam \Reg4[9]~I .oe_async_reset = "none";
defparam \Reg4[9]~I .oe_power_up = "low";
defparam \Reg4[9]~I .oe_register_mode = "none";
defparam \Reg4[9]~I .oe_sync_reset = "none";
defparam \Reg4[9]~I .operation_mode = "output";
defparam \Reg4[9]~I .output_async_reset = "none";
defparam \Reg4[9]~I .output_power_up = "low";
defparam \Reg4[9]~I .output_register_mode = "none";
defparam \Reg4[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[10]~I (
	.datain(\processador|R4|R_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[10]));
// synopsys translate_off
defparam \Reg4[10]~I .input_async_reset = "none";
defparam \Reg4[10]~I .input_power_up = "low";
defparam \Reg4[10]~I .input_register_mode = "none";
defparam \Reg4[10]~I .input_sync_reset = "none";
defparam \Reg4[10]~I .oe_async_reset = "none";
defparam \Reg4[10]~I .oe_power_up = "low";
defparam \Reg4[10]~I .oe_register_mode = "none";
defparam \Reg4[10]~I .oe_sync_reset = "none";
defparam \Reg4[10]~I .operation_mode = "output";
defparam \Reg4[10]~I .output_async_reset = "none";
defparam \Reg4[10]~I .output_power_up = "low";
defparam \Reg4[10]~I .output_register_mode = "none";
defparam \Reg4[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[11]~I (
	.datain(\processador|R4|R_output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[11]));
// synopsys translate_off
defparam \Reg4[11]~I .input_async_reset = "none";
defparam \Reg4[11]~I .input_power_up = "low";
defparam \Reg4[11]~I .input_register_mode = "none";
defparam \Reg4[11]~I .input_sync_reset = "none";
defparam \Reg4[11]~I .oe_async_reset = "none";
defparam \Reg4[11]~I .oe_power_up = "low";
defparam \Reg4[11]~I .oe_register_mode = "none";
defparam \Reg4[11]~I .oe_sync_reset = "none";
defparam \Reg4[11]~I .operation_mode = "output";
defparam \Reg4[11]~I .output_async_reset = "none";
defparam \Reg4[11]~I .output_power_up = "low";
defparam \Reg4[11]~I .output_register_mode = "none";
defparam \Reg4[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[12]~I (
	.datain(\processador|R4|R_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[12]));
// synopsys translate_off
defparam \Reg4[12]~I .input_async_reset = "none";
defparam \Reg4[12]~I .input_power_up = "low";
defparam \Reg4[12]~I .input_register_mode = "none";
defparam \Reg4[12]~I .input_sync_reset = "none";
defparam \Reg4[12]~I .oe_async_reset = "none";
defparam \Reg4[12]~I .oe_power_up = "low";
defparam \Reg4[12]~I .oe_register_mode = "none";
defparam \Reg4[12]~I .oe_sync_reset = "none";
defparam \Reg4[12]~I .operation_mode = "output";
defparam \Reg4[12]~I .output_async_reset = "none";
defparam \Reg4[12]~I .output_power_up = "low";
defparam \Reg4[12]~I .output_register_mode = "none";
defparam \Reg4[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[13]~I (
	.datain(\processador|R4|R_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[13]));
// synopsys translate_off
defparam \Reg4[13]~I .input_async_reset = "none";
defparam \Reg4[13]~I .input_power_up = "low";
defparam \Reg4[13]~I .input_register_mode = "none";
defparam \Reg4[13]~I .input_sync_reset = "none";
defparam \Reg4[13]~I .oe_async_reset = "none";
defparam \Reg4[13]~I .oe_power_up = "low";
defparam \Reg4[13]~I .oe_register_mode = "none";
defparam \Reg4[13]~I .oe_sync_reset = "none";
defparam \Reg4[13]~I .operation_mode = "output";
defparam \Reg4[13]~I .output_async_reset = "none";
defparam \Reg4[13]~I .output_power_up = "low";
defparam \Reg4[13]~I .output_register_mode = "none";
defparam \Reg4[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[14]~I (
	.datain(\processador|R4|R_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[14]));
// synopsys translate_off
defparam \Reg4[14]~I .input_async_reset = "none";
defparam \Reg4[14]~I .input_power_up = "low";
defparam \Reg4[14]~I .input_register_mode = "none";
defparam \Reg4[14]~I .input_sync_reset = "none";
defparam \Reg4[14]~I .oe_async_reset = "none";
defparam \Reg4[14]~I .oe_power_up = "low";
defparam \Reg4[14]~I .oe_register_mode = "none";
defparam \Reg4[14]~I .oe_sync_reset = "none";
defparam \Reg4[14]~I .operation_mode = "output";
defparam \Reg4[14]~I .output_async_reset = "none";
defparam \Reg4[14]~I .output_power_up = "low";
defparam \Reg4[14]~I .output_register_mode = "none";
defparam \Reg4[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg4[15]~I (
	.datain(\processador|R4|R_output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg4[15]));
// synopsys translate_off
defparam \Reg4[15]~I .input_async_reset = "none";
defparam \Reg4[15]~I .input_power_up = "low";
defparam \Reg4[15]~I .input_register_mode = "none";
defparam \Reg4[15]~I .input_sync_reset = "none";
defparam \Reg4[15]~I .oe_async_reset = "none";
defparam \Reg4[15]~I .oe_power_up = "low";
defparam \Reg4[15]~I .oe_register_mode = "none";
defparam \Reg4[15]~I .oe_sync_reset = "none";
defparam \Reg4[15]~I .operation_mode = "output";
defparam \Reg4[15]~I .output_async_reset = "none";
defparam \Reg4[15]~I .output_power_up = "low";
defparam \Reg4[15]~I .output_register_mode = "none";
defparam \Reg4[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[0]~I (
	.datain(\processador|R5|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[0]));
// synopsys translate_off
defparam \Reg5[0]~I .input_async_reset = "none";
defparam \Reg5[0]~I .input_power_up = "low";
defparam \Reg5[0]~I .input_register_mode = "none";
defparam \Reg5[0]~I .input_sync_reset = "none";
defparam \Reg5[0]~I .oe_async_reset = "none";
defparam \Reg5[0]~I .oe_power_up = "low";
defparam \Reg5[0]~I .oe_register_mode = "none";
defparam \Reg5[0]~I .oe_sync_reset = "none";
defparam \Reg5[0]~I .operation_mode = "output";
defparam \Reg5[0]~I .output_async_reset = "none";
defparam \Reg5[0]~I .output_power_up = "low";
defparam \Reg5[0]~I .output_register_mode = "none";
defparam \Reg5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[1]~I (
	.datain(\processador|R5|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[1]));
// synopsys translate_off
defparam \Reg5[1]~I .input_async_reset = "none";
defparam \Reg5[1]~I .input_power_up = "low";
defparam \Reg5[1]~I .input_register_mode = "none";
defparam \Reg5[1]~I .input_sync_reset = "none";
defparam \Reg5[1]~I .oe_async_reset = "none";
defparam \Reg5[1]~I .oe_power_up = "low";
defparam \Reg5[1]~I .oe_register_mode = "none";
defparam \Reg5[1]~I .oe_sync_reset = "none";
defparam \Reg5[1]~I .operation_mode = "output";
defparam \Reg5[1]~I .output_async_reset = "none";
defparam \Reg5[1]~I .output_power_up = "low";
defparam \Reg5[1]~I .output_register_mode = "none";
defparam \Reg5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[2]~I (
	.datain(\processador|R5|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[2]));
// synopsys translate_off
defparam \Reg5[2]~I .input_async_reset = "none";
defparam \Reg5[2]~I .input_power_up = "low";
defparam \Reg5[2]~I .input_register_mode = "none";
defparam \Reg5[2]~I .input_sync_reset = "none";
defparam \Reg5[2]~I .oe_async_reset = "none";
defparam \Reg5[2]~I .oe_power_up = "low";
defparam \Reg5[2]~I .oe_register_mode = "none";
defparam \Reg5[2]~I .oe_sync_reset = "none";
defparam \Reg5[2]~I .operation_mode = "output";
defparam \Reg5[2]~I .output_async_reset = "none";
defparam \Reg5[2]~I .output_power_up = "low";
defparam \Reg5[2]~I .output_register_mode = "none";
defparam \Reg5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[3]~I (
	.datain(\processador|R5|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[3]));
// synopsys translate_off
defparam \Reg5[3]~I .input_async_reset = "none";
defparam \Reg5[3]~I .input_power_up = "low";
defparam \Reg5[3]~I .input_register_mode = "none";
defparam \Reg5[3]~I .input_sync_reset = "none";
defparam \Reg5[3]~I .oe_async_reset = "none";
defparam \Reg5[3]~I .oe_power_up = "low";
defparam \Reg5[3]~I .oe_register_mode = "none";
defparam \Reg5[3]~I .oe_sync_reset = "none";
defparam \Reg5[3]~I .operation_mode = "output";
defparam \Reg5[3]~I .output_async_reset = "none";
defparam \Reg5[3]~I .output_power_up = "low";
defparam \Reg5[3]~I .output_register_mode = "none";
defparam \Reg5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[4]~I (
	.datain(\processador|R5|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[4]));
// synopsys translate_off
defparam \Reg5[4]~I .input_async_reset = "none";
defparam \Reg5[4]~I .input_power_up = "low";
defparam \Reg5[4]~I .input_register_mode = "none";
defparam \Reg5[4]~I .input_sync_reset = "none";
defparam \Reg5[4]~I .oe_async_reset = "none";
defparam \Reg5[4]~I .oe_power_up = "low";
defparam \Reg5[4]~I .oe_register_mode = "none";
defparam \Reg5[4]~I .oe_sync_reset = "none";
defparam \Reg5[4]~I .operation_mode = "output";
defparam \Reg5[4]~I .output_async_reset = "none";
defparam \Reg5[4]~I .output_power_up = "low";
defparam \Reg5[4]~I .output_register_mode = "none";
defparam \Reg5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[5]~I (
	.datain(\processador|R5|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[5]));
// synopsys translate_off
defparam \Reg5[5]~I .input_async_reset = "none";
defparam \Reg5[5]~I .input_power_up = "low";
defparam \Reg5[5]~I .input_register_mode = "none";
defparam \Reg5[5]~I .input_sync_reset = "none";
defparam \Reg5[5]~I .oe_async_reset = "none";
defparam \Reg5[5]~I .oe_power_up = "low";
defparam \Reg5[5]~I .oe_register_mode = "none";
defparam \Reg5[5]~I .oe_sync_reset = "none";
defparam \Reg5[5]~I .operation_mode = "output";
defparam \Reg5[5]~I .output_async_reset = "none";
defparam \Reg5[5]~I .output_power_up = "low";
defparam \Reg5[5]~I .output_register_mode = "none";
defparam \Reg5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[6]~I (
	.datain(\processador|R5|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[6]));
// synopsys translate_off
defparam \Reg5[6]~I .input_async_reset = "none";
defparam \Reg5[6]~I .input_power_up = "low";
defparam \Reg5[6]~I .input_register_mode = "none";
defparam \Reg5[6]~I .input_sync_reset = "none";
defparam \Reg5[6]~I .oe_async_reset = "none";
defparam \Reg5[6]~I .oe_power_up = "low";
defparam \Reg5[6]~I .oe_register_mode = "none";
defparam \Reg5[6]~I .oe_sync_reset = "none";
defparam \Reg5[6]~I .operation_mode = "output";
defparam \Reg5[6]~I .output_async_reset = "none";
defparam \Reg5[6]~I .output_power_up = "low";
defparam \Reg5[6]~I .output_register_mode = "none";
defparam \Reg5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[7]~I (
	.datain(\processador|R5|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[7]));
// synopsys translate_off
defparam \Reg5[7]~I .input_async_reset = "none";
defparam \Reg5[7]~I .input_power_up = "low";
defparam \Reg5[7]~I .input_register_mode = "none";
defparam \Reg5[7]~I .input_sync_reset = "none";
defparam \Reg5[7]~I .oe_async_reset = "none";
defparam \Reg5[7]~I .oe_power_up = "low";
defparam \Reg5[7]~I .oe_register_mode = "none";
defparam \Reg5[7]~I .oe_sync_reset = "none";
defparam \Reg5[7]~I .operation_mode = "output";
defparam \Reg5[7]~I .output_async_reset = "none";
defparam \Reg5[7]~I .output_power_up = "low";
defparam \Reg5[7]~I .output_register_mode = "none";
defparam \Reg5[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[8]~I (
	.datain(\processador|R5|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[8]));
// synopsys translate_off
defparam \Reg5[8]~I .input_async_reset = "none";
defparam \Reg5[8]~I .input_power_up = "low";
defparam \Reg5[8]~I .input_register_mode = "none";
defparam \Reg5[8]~I .input_sync_reset = "none";
defparam \Reg5[8]~I .oe_async_reset = "none";
defparam \Reg5[8]~I .oe_power_up = "low";
defparam \Reg5[8]~I .oe_register_mode = "none";
defparam \Reg5[8]~I .oe_sync_reset = "none";
defparam \Reg5[8]~I .operation_mode = "output";
defparam \Reg5[8]~I .output_async_reset = "none";
defparam \Reg5[8]~I .output_power_up = "low";
defparam \Reg5[8]~I .output_register_mode = "none";
defparam \Reg5[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[9]~I (
	.datain(\processador|R5|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[9]));
// synopsys translate_off
defparam \Reg5[9]~I .input_async_reset = "none";
defparam \Reg5[9]~I .input_power_up = "low";
defparam \Reg5[9]~I .input_register_mode = "none";
defparam \Reg5[9]~I .input_sync_reset = "none";
defparam \Reg5[9]~I .oe_async_reset = "none";
defparam \Reg5[9]~I .oe_power_up = "low";
defparam \Reg5[9]~I .oe_register_mode = "none";
defparam \Reg5[9]~I .oe_sync_reset = "none";
defparam \Reg5[9]~I .operation_mode = "output";
defparam \Reg5[9]~I .output_async_reset = "none";
defparam \Reg5[9]~I .output_power_up = "low";
defparam \Reg5[9]~I .output_register_mode = "none";
defparam \Reg5[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[10]~I (
	.datain(\processador|R5|R_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[10]));
// synopsys translate_off
defparam \Reg5[10]~I .input_async_reset = "none";
defparam \Reg5[10]~I .input_power_up = "low";
defparam \Reg5[10]~I .input_register_mode = "none";
defparam \Reg5[10]~I .input_sync_reset = "none";
defparam \Reg5[10]~I .oe_async_reset = "none";
defparam \Reg5[10]~I .oe_power_up = "low";
defparam \Reg5[10]~I .oe_register_mode = "none";
defparam \Reg5[10]~I .oe_sync_reset = "none";
defparam \Reg5[10]~I .operation_mode = "output";
defparam \Reg5[10]~I .output_async_reset = "none";
defparam \Reg5[10]~I .output_power_up = "low";
defparam \Reg5[10]~I .output_register_mode = "none";
defparam \Reg5[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[11]~I (
	.datain(\processador|R5|R_output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[11]));
// synopsys translate_off
defparam \Reg5[11]~I .input_async_reset = "none";
defparam \Reg5[11]~I .input_power_up = "low";
defparam \Reg5[11]~I .input_register_mode = "none";
defparam \Reg5[11]~I .input_sync_reset = "none";
defparam \Reg5[11]~I .oe_async_reset = "none";
defparam \Reg5[11]~I .oe_power_up = "low";
defparam \Reg5[11]~I .oe_register_mode = "none";
defparam \Reg5[11]~I .oe_sync_reset = "none";
defparam \Reg5[11]~I .operation_mode = "output";
defparam \Reg5[11]~I .output_async_reset = "none";
defparam \Reg5[11]~I .output_power_up = "low";
defparam \Reg5[11]~I .output_register_mode = "none";
defparam \Reg5[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[12]~I (
	.datain(\processador|R5|R_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[12]));
// synopsys translate_off
defparam \Reg5[12]~I .input_async_reset = "none";
defparam \Reg5[12]~I .input_power_up = "low";
defparam \Reg5[12]~I .input_register_mode = "none";
defparam \Reg5[12]~I .input_sync_reset = "none";
defparam \Reg5[12]~I .oe_async_reset = "none";
defparam \Reg5[12]~I .oe_power_up = "low";
defparam \Reg5[12]~I .oe_register_mode = "none";
defparam \Reg5[12]~I .oe_sync_reset = "none";
defparam \Reg5[12]~I .operation_mode = "output";
defparam \Reg5[12]~I .output_async_reset = "none";
defparam \Reg5[12]~I .output_power_up = "low";
defparam \Reg5[12]~I .output_register_mode = "none";
defparam \Reg5[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[13]~I (
	.datain(\processador|R5|R_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[13]));
// synopsys translate_off
defparam \Reg5[13]~I .input_async_reset = "none";
defparam \Reg5[13]~I .input_power_up = "low";
defparam \Reg5[13]~I .input_register_mode = "none";
defparam \Reg5[13]~I .input_sync_reset = "none";
defparam \Reg5[13]~I .oe_async_reset = "none";
defparam \Reg5[13]~I .oe_power_up = "low";
defparam \Reg5[13]~I .oe_register_mode = "none";
defparam \Reg5[13]~I .oe_sync_reset = "none";
defparam \Reg5[13]~I .operation_mode = "output";
defparam \Reg5[13]~I .output_async_reset = "none";
defparam \Reg5[13]~I .output_power_up = "low";
defparam \Reg5[13]~I .output_register_mode = "none";
defparam \Reg5[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[14]~I (
	.datain(\processador|R5|R_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[14]));
// synopsys translate_off
defparam \Reg5[14]~I .input_async_reset = "none";
defparam \Reg5[14]~I .input_power_up = "low";
defparam \Reg5[14]~I .input_register_mode = "none";
defparam \Reg5[14]~I .input_sync_reset = "none";
defparam \Reg5[14]~I .oe_async_reset = "none";
defparam \Reg5[14]~I .oe_power_up = "low";
defparam \Reg5[14]~I .oe_register_mode = "none";
defparam \Reg5[14]~I .oe_sync_reset = "none";
defparam \Reg5[14]~I .operation_mode = "output";
defparam \Reg5[14]~I .output_async_reset = "none";
defparam \Reg5[14]~I .output_power_up = "low";
defparam \Reg5[14]~I .output_register_mode = "none";
defparam \Reg5[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg5[15]~I (
	.datain(\processador|R5|R_output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg5[15]));
// synopsys translate_off
defparam \Reg5[15]~I .input_async_reset = "none";
defparam \Reg5[15]~I .input_power_up = "low";
defparam \Reg5[15]~I .input_register_mode = "none";
defparam \Reg5[15]~I .input_sync_reset = "none";
defparam \Reg5[15]~I .oe_async_reset = "none";
defparam \Reg5[15]~I .oe_power_up = "low";
defparam \Reg5[15]~I .oe_register_mode = "none";
defparam \Reg5[15]~I .oe_sync_reset = "none";
defparam \Reg5[15]~I .operation_mode = "output";
defparam \Reg5[15]~I .output_async_reset = "none";
defparam \Reg5[15]~I .output_power_up = "low";
defparam \Reg5[15]~I .output_register_mode = "none";
defparam \Reg5[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[0]~I (
	.datain(\processador|R6|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[0]));
// synopsys translate_off
defparam \Reg6[0]~I .input_async_reset = "none";
defparam \Reg6[0]~I .input_power_up = "low";
defparam \Reg6[0]~I .input_register_mode = "none";
defparam \Reg6[0]~I .input_sync_reset = "none";
defparam \Reg6[0]~I .oe_async_reset = "none";
defparam \Reg6[0]~I .oe_power_up = "low";
defparam \Reg6[0]~I .oe_register_mode = "none";
defparam \Reg6[0]~I .oe_sync_reset = "none";
defparam \Reg6[0]~I .operation_mode = "output";
defparam \Reg6[0]~I .output_async_reset = "none";
defparam \Reg6[0]~I .output_power_up = "low";
defparam \Reg6[0]~I .output_register_mode = "none";
defparam \Reg6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[1]~I (
	.datain(\processador|R6|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[1]));
// synopsys translate_off
defparam \Reg6[1]~I .input_async_reset = "none";
defparam \Reg6[1]~I .input_power_up = "low";
defparam \Reg6[1]~I .input_register_mode = "none";
defparam \Reg6[1]~I .input_sync_reset = "none";
defparam \Reg6[1]~I .oe_async_reset = "none";
defparam \Reg6[1]~I .oe_power_up = "low";
defparam \Reg6[1]~I .oe_register_mode = "none";
defparam \Reg6[1]~I .oe_sync_reset = "none";
defparam \Reg6[1]~I .operation_mode = "output";
defparam \Reg6[1]~I .output_async_reset = "none";
defparam \Reg6[1]~I .output_power_up = "low";
defparam \Reg6[1]~I .output_register_mode = "none";
defparam \Reg6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[2]~I (
	.datain(\processador|R6|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[2]));
// synopsys translate_off
defparam \Reg6[2]~I .input_async_reset = "none";
defparam \Reg6[2]~I .input_power_up = "low";
defparam \Reg6[2]~I .input_register_mode = "none";
defparam \Reg6[2]~I .input_sync_reset = "none";
defparam \Reg6[2]~I .oe_async_reset = "none";
defparam \Reg6[2]~I .oe_power_up = "low";
defparam \Reg6[2]~I .oe_register_mode = "none";
defparam \Reg6[2]~I .oe_sync_reset = "none";
defparam \Reg6[2]~I .operation_mode = "output";
defparam \Reg6[2]~I .output_async_reset = "none";
defparam \Reg6[2]~I .output_power_up = "low";
defparam \Reg6[2]~I .output_register_mode = "none";
defparam \Reg6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[3]~I (
	.datain(\processador|R6|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[3]));
// synopsys translate_off
defparam \Reg6[3]~I .input_async_reset = "none";
defparam \Reg6[3]~I .input_power_up = "low";
defparam \Reg6[3]~I .input_register_mode = "none";
defparam \Reg6[3]~I .input_sync_reset = "none";
defparam \Reg6[3]~I .oe_async_reset = "none";
defparam \Reg6[3]~I .oe_power_up = "low";
defparam \Reg6[3]~I .oe_register_mode = "none";
defparam \Reg6[3]~I .oe_sync_reset = "none";
defparam \Reg6[3]~I .operation_mode = "output";
defparam \Reg6[3]~I .output_async_reset = "none";
defparam \Reg6[3]~I .output_power_up = "low";
defparam \Reg6[3]~I .output_register_mode = "none";
defparam \Reg6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[4]~I (
	.datain(\processador|R6|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[4]));
// synopsys translate_off
defparam \Reg6[4]~I .input_async_reset = "none";
defparam \Reg6[4]~I .input_power_up = "low";
defparam \Reg6[4]~I .input_register_mode = "none";
defparam \Reg6[4]~I .input_sync_reset = "none";
defparam \Reg6[4]~I .oe_async_reset = "none";
defparam \Reg6[4]~I .oe_power_up = "low";
defparam \Reg6[4]~I .oe_register_mode = "none";
defparam \Reg6[4]~I .oe_sync_reset = "none";
defparam \Reg6[4]~I .operation_mode = "output";
defparam \Reg6[4]~I .output_async_reset = "none";
defparam \Reg6[4]~I .output_power_up = "low";
defparam \Reg6[4]~I .output_register_mode = "none";
defparam \Reg6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[5]~I (
	.datain(\processador|R6|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[5]));
// synopsys translate_off
defparam \Reg6[5]~I .input_async_reset = "none";
defparam \Reg6[5]~I .input_power_up = "low";
defparam \Reg6[5]~I .input_register_mode = "none";
defparam \Reg6[5]~I .input_sync_reset = "none";
defparam \Reg6[5]~I .oe_async_reset = "none";
defparam \Reg6[5]~I .oe_power_up = "low";
defparam \Reg6[5]~I .oe_register_mode = "none";
defparam \Reg6[5]~I .oe_sync_reset = "none";
defparam \Reg6[5]~I .operation_mode = "output";
defparam \Reg6[5]~I .output_async_reset = "none";
defparam \Reg6[5]~I .output_power_up = "low";
defparam \Reg6[5]~I .output_register_mode = "none";
defparam \Reg6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[6]~I (
	.datain(\processador|R6|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[6]));
// synopsys translate_off
defparam \Reg6[6]~I .input_async_reset = "none";
defparam \Reg6[6]~I .input_power_up = "low";
defparam \Reg6[6]~I .input_register_mode = "none";
defparam \Reg6[6]~I .input_sync_reset = "none";
defparam \Reg6[6]~I .oe_async_reset = "none";
defparam \Reg6[6]~I .oe_power_up = "low";
defparam \Reg6[6]~I .oe_register_mode = "none";
defparam \Reg6[6]~I .oe_sync_reset = "none";
defparam \Reg6[6]~I .operation_mode = "output";
defparam \Reg6[6]~I .output_async_reset = "none";
defparam \Reg6[6]~I .output_power_up = "low";
defparam \Reg6[6]~I .output_register_mode = "none";
defparam \Reg6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[7]~I (
	.datain(\processador|R6|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[7]));
// synopsys translate_off
defparam \Reg6[7]~I .input_async_reset = "none";
defparam \Reg6[7]~I .input_power_up = "low";
defparam \Reg6[7]~I .input_register_mode = "none";
defparam \Reg6[7]~I .input_sync_reset = "none";
defparam \Reg6[7]~I .oe_async_reset = "none";
defparam \Reg6[7]~I .oe_power_up = "low";
defparam \Reg6[7]~I .oe_register_mode = "none";
defparam \Reg6[7]~I .oe_sync_reset = "none";
defparam \Reg6[7]~I .operation_mode = "output";
defparam \Reg6[7]~I .output_async_reset = "none";
defparam \Reg6[7]~I .output_power_up = "low";
defparam \Reg6[7]~I .output_register_mode = "none";
defparam \Reg6[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[8]~I (
	.datain(\processador|R6|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[8]));
// synopsys translate_off
defparam \Reg6[8]~I .input_async_reset = "none";
defparam \Reg6[8]~I .input_power_up = "low";
defparam \Reg6[8]~I .input_register_mode = "none";
defparam \Reg6[8]~I .input_sync_reset = "none";
defparam \Reg6[8]~I .oe_async_reset = "none";
defparam \Reg6[8]~I .oe_power_up = "low";
defparam \Reg6[8]~I .oe_register_mode = "none";
defparam \Reg6[8]~I .oe_sync_reset = "none";
defparam \Reg6[8]~I .operation_mode = "output";
defparam \Reg6[8]~I .output_async_reset = "none";
defparam \Reg6[8]~I .output_power_up = "low";
defparam \Reg6[8]~I .output_register_mode = "none";
defparam \Reg6[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[9]~I (
	.datain(\processador|R6|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[9]));
// synopsys translate_off
defparam \Reg6[9]~I .input_async_reset = "none";
defparam \Reg6[9]~I .input_power_up = "low";
defparam \Reg6[9]~I .input_register_mode = "none";
defparam \Reg6[9]~I .input_sync_reset = "none";
defparam \Reg6[9]~I .oe_async_reset = "none";
defparam \Reg6[9]~I .oe_power_up = "low";
defparam \Reg6[9]~I .oe_register_mode = "none";
defparam \Reg6[9]~I .oe_sync_reset = "none";
defparam \Reg6[9]~I .operation_mode = "output";
defparam \Reg6[9]~I .output_async_reset = "none";
defparam \Reg6[9]~I .output_power_up = "low";
defparam \Reg6[9]~I .output_register_mode = "none";
defparam \Reg6[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[10]~I (
	.datain(\processador|R6|R_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[10]));
// synopsys translate_off
defparam \Reg6[10]~I .input_async_reset = "none";
defparam \Reg6[10]~I .input_power_up = "low";
defparam \Reg6[10]~I .input_register_mode = "none";
defparam \Reg6[10]~I .input_sync_reset = "none";
defparam \Reg6[10]~I .oe_async_reset = "none";
defparam \Reg6[10]~I .oe_power_up = "low";
defparam \Reg6[10]~I .oe_register_mode = "none";
defparam \Reg6[10]~I .oe_sync_reset = "none";
defparam \Reg6[10]~I .operation_mode = "output";
defparam \Reg6[10]~I .output_async_reset = "none";
defparam \Reg6[10]~I .output_power_up = "low";
defparam \Reg6[10]~I .output_register_mode = "none";
defparam \Reg6[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[11]~I (
	.datain(\processador|R6|R_output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[11]));
// synopsys translate_off
defparam \Reg6[11]~I .input_async_reset = "none";
defparam \Reg6[11]~I .input_power_up = "low";
defparam \Reg6[11]~I .input_register_mode = "none";
defparam \Reg6[11]~I .input_sync_reset = "none";
defparam \Reg6[11]~I .oe_async_reset = "none";
defparam \Reg6[11]~I .oe_power_up = "low";
defparam \Reg6[11]~I .oe_register_mode = "none";
defparam \Reg6[11]~I .oe_sync_reset = "none";
defparam \Reg6[11]~I .operation_mode = "output";
defparam \Reg6[11]~I .output_async_reset = "none";
defparam \Reg6[11]~I .output_power_up = "low";
defparam \Reg6[11]~I .output_register_mode = "none";
defparam \Reg6[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[12]~I (
	.datain(\processador|R6|R_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[12]));
// synopsys translate_off
defparam \Reg6[12]~I .input_async_reset = "none";
defparam \Reg6[12]~I .input_power_up = "low";
defparam \Reg6[12]~I .input_register_mode = "none";
defparam \Reg6[12]~I .input_sync_reset = "none";
defparam \Reg6[12]~I .oe_async_reset = "none";
defparam \Reg6[12]~I .oe_power_up = "low";
defparam \Reg6[12]~I .oe_register_mode = "none";
defparam \Reg6[12]~I .oe_sync_reset = "none";
defparam \Reg6[12]~I .operation_mode = "output";
defparam \Reg6[12]~I .output_async_reset = "none";
defparam \Reg6[12]~I .output_power_up = "low";
defparam \Reg6[12]~I .output_register_mode = "none";
defparam \Reg6[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[13]~I (
	.datain(\processador|R6|R_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[13]));
// synopsys translate_off
defparam \Reg6[13]~I .input_async_reset = "none";
defparam \Reg6[13]~I .input_power_up = "low";
defparam \Reg6[13]~I .input_register_mode = "none";
defparam \Reg6[13]~I .input_sync_reset = "none";
defparam \Reg6[13]~I .oe_async_reset = "none";
defparam \Reg6[13]~I .oe_power_up = "low";
defparam \Reg6[13]~I .oe_register_mode = "none";
defparam \Reg6[13]~I .oe_sync_reset = "none";
defparam \Reg6[13]~I .operation_mode = "output";
defparam \Reg6[13]~I .output_async_reset = "none";
defparam \Reg6[13]~I .output_power_up = "low";
defparam \Reg6[13]~I .output_register_mode = "none";
defparam \Reg6[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[14]~I (
	.datain(\processador|R6|R_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[14]));
// synopsys translate_off
defparam \Reg6[14]~I .input_async_reset = "none";
defparam \Reg6[14]~I .input_power_up = "low";
defparam \Reg6[14]~I .input_register_mode = "none";
defparam \Reg6[14]~I .input_sync_reset = "none";
defparam \Reg6[14]~I .oe_async_reset = "none";
defparam \Reg6[14]~I .oe_power_up = "low";
defparam \Reg6[14]~I .oe_register_mode = "none";
defparam \Reg6[14]~I .oe_sync_reset = "none";
defparam \Reg6[14]~I .operation_mode = "output";
defparam \Reg6[14]~I .output_async_reset = "none";
defparam \Reg6[14]~I .output_power_up = "low";
defparam \Reg6[14]~I .output_register_mode = "none";
defparam \Reg6[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Reg6[15]~I (
	.datain(\processador|R6|R_output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Reg6[15]));
// synopsys translate_off
defparam \Reg6[15]~I .input_async_reset = "none";
defparam \Reg6[15]~I .input_power_up = "low";
defparam \Reg6[15]~I .input_register_mode = "none";
defparam \Reg6[15]~I .input_sync_reset = "none";
defparam \Reg6[15]~I .oe_async_reset = "none";
defparam \Reg6[15]~I .oe_power_up = "low";
defparam \Reg6[15]~I .oe_register_mode = "none";
defparam \Reg6[15]~I .oe_sync_reset = "none";
defparam \Reg6[15]~I .operation_mode = "output";
defparam \Reg6[15]~I .output_async_reset = "none";
defparam \Reg6[15]~I .output_power_up = "low";
defparam \Reg6[15]~I .output_register_mode = "none";
defparam \Reg6[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[0]~I (
	.datain(\processador|R7|PC_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[0]));
// synopsys translate_off
defparam \PC[0]~I .input_async_reset = "none";
defparam \PC[0]~I .input_power_up = "low";
defparam \PC[0]~I .input_register_mode = "none";
defparam \PC[0]~I .input_sync_reset = "none";
defparam \PC[0]~I .oe_async_reset = "none";
defparam \PC[0]~I .oe_power_up = "low";
defparam \PC[0]~I .oe_register_mode = "none";
defparam \PC[0]~I .oe_sync_reset = "none";
defparam \PC[0]~I .operation_mode = "output";
defparam \PC[0]~I .output_async_reset = "none";
defparam \PC[0]~I .output_power_up = "low";
defparam \PC[0]~I .output_register_mode = "none";
defparam \PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[1]~I (
	.datain(!\processador|R7|PC_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[1]));
// synopsys translate_off
defparam \PC[1]~I .input_async_reset = "none";
defparam \PC[1]~I .input_power_up = "low";
defparam \PC[1]~I .input_register_mode = "none";
defparam \PC[1]~I .input_sync_reset = "none";
defparam \PC[1]~I .oe_async_reset = "none";
defparam \PC[1]~I .oe_power_up = "low";
defparam \PC[1]~I .oe_register_mode = "none";
defparam \PC[1]~I .oe_sync_reset = "none";
defparam \PC[1]~I .operation_mode = "output";
defparam \PC[1]~I .output_async_reset = "none";
defparam \PC[1]~I .output_power_up = "low";
defparam \PC[1]~I .output_register_mode = "none";
defparam \PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[2]~I (
	.datain(\processador|R7|PC_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[2]));
// synopsys translate_off
defparam \PC[2]~I .input_async_reset = "none";
defparam \PC[2]~I .input_power_up = "low";
defparam \PC[2]~I .input_register_mode = "none";
defparam \PC[2]~I .input_sync_reset = "none";
defparam \PC[2]~I .oe_async_reset = "none";
defparam \PC[2]~I .oe_power_up = "low";
defparam \PC[2]~I .oe_register_mode = "none";
defparam \PC[2]~I .oe_sync_reset = "none";
defparam \PC[2]~I .operation_mode = "output";
defparam \PC[2]~I .output_async_reset = "none";
defparam \PC[2]~I .output_power_up = "low";
defparam \PC[2]~I .output_register_mode = "none";
defparam \PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[3]~I (
	.datain(!\processador|R7|PC_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[3]));
// synopsys translate_off
defparam \PC[3]~I .input_async_reset = "none";
defparam \PC[3]~I .input_power_up = "low";
defparam \PC[3]~I .input_register_mode = "none";
defparam \PC[3]~I .input_sync_reset = "none";
defparam \PC[3]~I .oe_async_reset = "none";
defparam \PC[3]~I .oe_power_up = "low";
defparam \PC[3]~I .oe_register_mode = "none";
defparam \PC[3]~I .oe_sync_reset = "none";
defparam \PC[3]~I .operation_mode = "output";
defparam \PC[3]~I .output_async_reset = "none";
defparam \PC[3]~I .output_power_up = "low";
defparam \PC[3]~I .output_register_mode = "none";
defparam \PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[4]~I (
	.datain(\processador|R7|PC_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[4]));
// synopsys translate_off
defparam \PC[4]~I .input_async_reset = "none";
defparam \PC[4]~I .input_power_up = "low";
defparam \PC[4]~I .input_register_mode = "none";
defparam \PC[4]~I .input_sync_reset = "none";
defparam \PC[4]~I .oe_async_reset = "none";
defparam \PC[4]~I .oe_power_up = "low";
defparam \PC[4]~I .oe_register_mode = "none";
defparam \PC[4]~I .oe_sync_reset = "none";
defparam \PC[4]~I .operation_mode = "output";
defparam \PC[4]~I .output_async_reset = "none";
defparam \PC[4]~I .output_power_up = "low";
defparam \PC[4]~I .output_register_mode = "none";
defparam \PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[5]~I (
	.datain(\processador|R7|PC_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[5]));
// synopsys translate_off
defparam \PC[5]~I .input_async_reset = "none";
defparam \PC[5]~I .input_power_up = "low";
defparam \PC[5]~I .input_register_mode = "none";
defparam \PC[5]~I .input_sync_reset = "none";
defparam \PC[5]~I .oe_async_reset = "none";
defparam \PC[5]~I .oe_power_up = "low";
defparam \PC[5]~I .oe_register_mode = "none";
defparam \PC[5]~I .oe_sync_reset = "none";
defparam \PC[5]~I .operation_mode = "output";
defparam \PC[5]~I .output_async_reset = "none";
defparam \PC[5]~I .output_power_up = "low";
defparam \PC[5]~I .output_register_mode = "none";
defparam \PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[6]~I (
	.datain(\processador|R7|PC_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[6]));
// synopsys translate_off
defparam \PC[6]~I .input_async_reset = "none";
defparam \PC[6]~I .input_power_up = "low";
defparam \PC[6]~I .input_register_mode = "none";
defparam \PC[6]~I .input_sync_reset = "none";
defparam \PC[6]~I .oe_async_reset = "none";
defparam \PC[6]~I .oe_power_up = "low";
defparam \PC[6]~I .oe_register_mode = "none";
defparam \PC[6]~I .oe_sync_reset = "none";
defparam \PC[6]~I .operation_mode = "output";
defparam \PC[6]~I .output_async_reset = "none";
defparam \PC[6]~I .output_power_up = "low";
defparam \PC[6]~I .output_register_mode = "none";
defparam \PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[7]~I (
	.datain(\processador|R7|PC_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[7]));
// synopsys translate_off
defparam \PC[7]~I .input_async_reset = "none";
defparam \PC[7]~I .input_power_up = "low";
defparam \PC[7]~I .input_register_mode = "none";
defparam \PC[7]~I .input_sync_reset = "none";
defparam \PC[7]~I .oe_async_reset = "none";
defparam \PC[7]~I .oe_power_up = "low";
defparam \PC[7]~I .oe_register_mode = "none";
defparam \PC[7]~I .oe_sync_reset = "none";
defparam \PC[7]~I .operation_mode = "output";
defparam \PC[7]~I .output_async_reset = "none";
defparam \PC[7]~I .output_power_up = "low";
defparam \PC[7]~I .output_register_mode = "none";
defparam \PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[8]~I (
	.datain(\processador|R7|PC_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[8]));
// synopsys translate_off
defparam \PC[8]~I .input_async_reset = "none";
defparam \PC[8]~I .input_power_up = "low";
defparam \PC[8]~I .input_register_mode = "none";
defparam \PC[8]~I .input_sync_reset = "none";
defparam \PC[8]~I .oe_async_reset = "none";
defparam \PC[8]~I .oe_power_up = "low";
defparam \PC[8]~I .oe_register_mode = "none";
defparam \PC[8]~I .oe_sync_reset = "none";
defparam \PC[8]~I .operation_mode = "output";
defparam \PC[8]~I .output_async_reset = "none";
defparam \PC[8]~I .output_power_up = "low";
defparam \PC[8]~I .output_register_mode = "none";
defparam \PC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[9]~I (
	.datain(\processador|R7|PC_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[9]));
// synopsys translate_off
defparam \PC[9]~I .input_async_reset = "none";
defparam \PC[9]~I .input_power_up = "low";
defparam \PC[9]~I .input_register_mode = "none";
defparam \PC[9]~I .input_sync_reset = "none";
defparam \PC[9]~I .oe_async_reset = "none";
defparam \PC[9]~I .oe_power_up = "low";
defparam \PC[9]~I .oe_register_mode = "none";
defparam \PC[9]~I .oe_sync_reset = "none";
defparam \PC[9]~I .operation_mode = "output";
defparam \PC[9]~I .output_async_reset = "none";
defparam \PC[9]~I .output_power_up = "low";
defparam \PC[9]~I .output_register_mode = "none";
defparam \PC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[10]~I (
	.datain(\processador|R7|PC_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[10]));
// synopsys translate_off
defparam \PC[10]~I .input_async_reset = "none";
defparam \PC[10]~I .input_power_up = "low";
defparam \PC[10]~I .input_register_mode = "none";
defparam \PC[10]~I .input_sync_reset = "none";
defparam \PC[10]~I .oe_async_reset = "none";
defparam \PC[10]~I .oe_power_up = "low";
defparam \PC[10]~I .oe_register_mode = "none";
defparam \PC[10]~I .oe_sync_reset = "none";
defparam \PC[10]~I .operation_mode = "output";
defparam \PC[10]~I .output_async_reset = "none";
defparam \PC[10]~I .output_power_up = "low";
defparam \PC[10]~I .output_register_mode = "none";
defparam \PC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[11]~I (
	.datain(\processador|R7|PC_output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[11]));
// synopsys translate_off
defparam \PC[11]~I .input_async_reset = "none";
defparam \PC[11]~I .input_power_up = "low";
defparam \PC[11]~I .input_register_mode = "none";
defparam \PC[11]~I .input_sync_reset = "none";
defparam \PC[11]~I .oe_async_reset = "none";
defparam \PC[11]~I .oe_power_up = "low";
defparam \PC[11]~I .oe_register_mode = "none";
defparam \PC[11]~I .oe_sync_reset = "none";
defparam \PC[11]~I .operation_mode = "output";
defparam \PC[11]~I .output_async_reset = "none";
defparam \PC[11]~I .output_power_up = "low";
defparam \PC[11]~I .output_register_mode = "none";
defparam \PC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[12]~I (
	.datain(\processador|R7|PC_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[12]));
// synopsys translate_off
defparam \PC[12]~I .input_async_reset = "none";
defparam \PC[12]~I .input_power_up = "low";
defparam \PC[12]~I .input_register_mode = "none";
defparam \PC[12]~I .input_sync_reset = "none";
defparam \PC[12]~I .oe_async_reset = "none";
defparam \PC[12]~I .oe_power_up = "low";
defparam \PC[12]~I .oe_register_mode = "none";
defparam \PC[12]~I .oe_sync_reset = "none";
defparam \PC[12]~I .operation_mode = "output";
defparam \PC[12]~I .output_async_reset = "none";
defparam \PC[12]~I .output_power_up = "low";
defparam \PC[12]~I .output_register_mode = "none";
defparam \PC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[13]~I (
	.datain(\processador|R7|PC_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[13]));
// synopsys translate_off
defparam \PC[13]~I .input_async_reset = "none";
defparam \PC[13]~I .input_power_up = "low";
defparam \PC[13]~I .input_register_mode = "none";
defparam \PC[13]~I .input_sync_reset = "none";
defparam \PC[13]~I .oe_async_reset = "none";
defparam \PC[13]~I .oe_power_up = "low";
defparam \PC[13]~I .oe_register_mode = "none";
defparam \PC[13]~I .oe_sync_reset = "none";
defparam \PC[13]~I .operation_mode = "output";
defparam \PC[13]~I .output_async_reset = "none";
defparam \PC[13]~I .output_power_up = "low";
defparam \PC[13]~I .output_register_mode = "none";
defparam \PC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[14]~I (
	.datain(\processador|R7|PC_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[14]));
// synopsys translate_off
defparam \PC[14]~I .input_async_reset = "none";
defparam \PC[14]~I .input_power_up = "low";
defparam \PC[14]~I .input_register_mode = "none";
defparam \PC[14]~I .input_sync_reset = "none";
defparam \PC[14]~I .oe_async_reset = "none";
defparam \PC[14]~I .oe_power_up = "low";
defparam \PC[14]~I .oe_register_mode = "none";
defparam \PC[14]~I .oe_sync_reset = "none";
defparam \PC[14]~I .operation_mode = "output";
defparam \PC[14]~I .output_async_reset = "none";
defparam \PC[14]~I .output_power_up = "low";
defparam \PC[14]~I .output_register_mode = "none";
defparam \PC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[15]~I (
	.datain(\processador|R7|PC_output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[15]));
// synopsys translate_off
defparam \PC[15]~I .input_async_reset = "none";
defparam \PC[15]~I .input_power_up = "low";
defparam \PC[15]~I .input_register_mode = "none";
defparam \PC[15]~I .input_sync_reset = "none";
defparam \PC[15]~I .oe_async_reset = "none";
defparam \PC[15]~I .oe_power_up = "low";
defparam \PC[15]~I .oe_register_mode = "none";
defparam \PC[15]~I .oe_sync_reset = "none";
defparam \PC[15]~I .operation_mode = "output";
defparam \PC[15]~I .output_async_reset = "none";
defparam \PC[15]~I .output_power_up = "low";
defparam \PC[15]~I .output_register_mode = "none";
defparam \PC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[0]~I (
	.datain(\processador|reg_addr|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[0]));
// synopsys translate_off
defparam \Addr[0]~I .input_async_reset = "none";
defparam \Addr[0]~I .input_power_up = "low";
defparam \Addr[0]~I .input_register_mode = "none";
defparam \Addr[0]~I .input_sync_reset = "none";
defparam \Addr[0]~I .oe_async_reset = "none";
defparam \Addr[0]~I .oe_power_up = "low";
defparam \Addr[0]~I .oe_register_mode = "none";
defparam \Addr[0]~I .oe_sync_reset = "none";
defparam \Addr[0]~I .operation_mode = "output";
defparam \Addr[0]~I .output_async_reset = "none";
defparam \Addr[0]~I .output_power_up = "low";
defparam \Addr[0]~I .output_register_mode = "none";
defparam \Addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[1]~I (
	.datain(!\processador|reg_addr|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[1]));
// synopsys translate_off
defparam \Addr[1]~I .input_async_reset = "none";
defparam \Addr[1]~I .input_power_up = "low";
defparam \Addr[1]~I .input_register_mode = "none";
defparam \Addr[1]~I .input_sync_reset = "none";
defparam \Addr[1]~I .oe_async_reset = "none";
defparam \Addr[1]~I .oe_power_up = "low";
defparam \Addr[1]~I .oe_register_mode = "none";
defparam \Addr[1]~I .oe_sync_reset = "none";
defparam \Addr[1]~I .operation_mode = "output";
defparam \Addr[1]~I .output_async_reset = "none";
defparam \Addr[1]~I .output_power_up = "low";
defparam \Addr[1]~I .output_register_mode = "none";
defparam \Addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[2]~I (
	.datain(\processador|reg_addr|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[2]));
// synopsys translate_off
defparam \Addr[2]~I .input_async_reset = "none";
defparam \Addr[2]~I .input_power_up = "low";
defparam \Addr[2]~I .input_register_mode = "none";
defparam \Addr[2]~I .input_sync_reset = "none";
defparam \Addr[2]~I .oe_async_reset = "none";
defparam \Addr[2]~I .oe_power_up = "low";
defparam \Addr[2]~I .oe_register_mode = "none";
defparam \Addr[2]~I .oe_sync_reset = "none";
defparam \Addr[2]~I .operation_mode = "output";
defparam \Addr[2]~I .output_async_reset = "none";
defparam \Addr[2]~I .output_power_up = "low";
defparam \Addr[2]~I .output_register_mode = "none";
defparam \Addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[3]~I (
	.datain(!\processador|reg_addr|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[3]));
// synopsys translate_off
defparam \Addr[3]~I .input_async_reset = "none";
defparam \Addr[3]~I .input_power_up = "low";
defparam \Addr[3]~I .input_register_mode = "none";
defparam \Addr[3]~I .input_sync_reset = "none";
defparam \Addr[3]~I .oe_async_reset = "none";
defparam \Addr[3]~I .oe_power_up = "low";
defparam \Addr[3]~I .oe_register_mode = "none";
defparam \Addr[3]~I .oe_sync_reset = "none";
defparam \Addr[3]~I .operation_mode = "output";
defparam \Addr[3]~I .output_async_reset = "none";
defparam \Addr[3]~I .output_power_up = "low";
defparam \Addr[3]~I .output_register_mode = "none";
defparam \Addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[4]~I (
	.datain(\processador|reg_addr|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[4]));
// synopsys translate_off
defparam \Addr[4]~I .input_async_reset = "none";
defparam \Addr[4]~I .input_power_up = "low";
defparam \Addr[4]~I .input_register_mode = "none";
defparam \Addr[4]~I .input_sync_reset = "none";
defparam \Addr[4]~I .oe_async_reset = "none";
defparam \Addr[4]~I .oe_power_up = "low";
defparam \Addr[4]~I .oe_register_mode = "none";
defparam \Addr[4]~I .oe_sync_reset = "none";
defparam \Addr[4]~I .operation_mode = "output";
defparam \Addr[4]~I .output_async_reset = "none";
defparam \Addr[4]~I .output_power_up = "low";
defparam \Addr[4]~I .output_register_mode = "none";
defparam \Addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[5]~I (
	.datain(\processador|reg_addr|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[5]));
// synopsys translate_off
defparam \Addr[5]~I .input_async_reset = "none";
defparam \Addr[5]~I .input_power_up = "low";
defparam \Addr[5]~I .input_register_mode = "none";
defparam \Addr[5]~I .input_sync_reset = "none";
defparam \Addr[5]~I .oe_async_reset = "none";
defparam \Addr[5]~I .oe_power_up = "low";
defparam \Addr[5]~I .oe_register_mode = "none";
defparam \Addr[5]~I .oe_sync_reset = "none";
defparam \Addr[5]~I .operation_mode = "output";
defparam \Addr[5]~I .output_async_reset = "none";
defparam \Addr[5]~I .output_power_up = "low";
defparam \Addr[5]~I .output_register_mode = "none";
defparam \Addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[6]~I (
	.datain(\processador|reg_addr|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[6]));
// synopsys translate_off
defparam \Addr[6]~I .input_async_reset = "none";
defparam \Addr[6]~I .input_power_up = "low";
defparam \Addr[6]~I .input_register_mode = "none";
defparam \Addr[6]~I .input_sync_reset = "none";
defparam \Addr[6]~I .oe_async_reset = "none";
defparam \Addr[6]~I .oe_power_up = "low";
defparam \Addr[6]~I .oe_register_mode = "none";
defparam \Addr[6]~I .oe_sync_reset = "none";
defparam \Addr[6]~I .operation_mode = "output";
defparam \Addr[6]~I .output_async_reset = "none";
defparam \Addr[6]~I .output_power_up = "low";
defparam \Addr[6]~I .output_register_mode = "none";
defparam \Addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[7]~I (
	.datain(\processador|reg_addr|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[7]));
// synopsys translate_off
defparam \Addr[7]~I .input_async_reset = "none";
defparam \Addr[7]~I .input_power_up = "low";
defparam \Addr[7]~I .input_register_mode = "none";
defparam \Addr[7]~I .input_sync_reset = "none";
defparam \Addr[7]~I .oe_async_reset = "none";
defparam \Addr[7]~I .oe_power_up = "low";
defparam \Addr[7]~I .oe_register_mode = "none";
defparam \Addr[7]~I .oe_sync_reset = "none";
defparam \Addr[7]~I .operation_mode = "output";
defparam \Addr[7]~I .output_async_reset = "none";
defparam \Addr[7]~I .output_power_up = "low";
defparam \Addr[7]~I .output_register_mode = "none";
defparam \Addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[8]~I (
	.datain(\processador|reg_addr|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[8]));
// synopsys translate_off
defparam \Addr[8]~I .input_async_reset = "none";
defparam \Addr[8]~I .input_power_up = "low";
defparam \Addr[8]~I .input_register_mode = "none";
defparam \Addr[8]~I .input_sync_reset = "none";
defparam \Addr[8]~I .oe_async_reset = "none";
defparam \Addr[8]~I .oe_power_up = "low";
defparam \Addr[8]~I .oe_register_mode = "none";
defparam \Addr[8]~I .oe_sync_reset = "none";
defparam \Addr[8]~I .operation_mode = "output";
defparam \Addr[8]~I .output_async_reset = "none";
defparam \Addr[8]~I .output_power_up = "low";
defparam \Addr[8]~I .output_register_mode = "none";
defparam \Addr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[9]~I (
	.datain(\processador|reg_addr|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[9]));
// synopsys translate_off
defparam \Addr[9]~I .input_async_reset = "none";
defparam \Addr[9]~I .input_power_up = "low";
defparam \Addr[9]~I .input_register_mode = "none";
defparam \Addr[9]~I .input_sync_reset = "none";
defparam \Addr[9]~I .oe_async_reset = "none";
defparam \Addr[9]~I .oe_power_up = "low";
defparam \Addr[9]~I .oe_register_mode = "none";
defparam \Addr[9]~I .oe_sync_reset = "none";
defparam \Addr[9]~I .operation_mode = "output";
defparam \Addr[9]~I .output_async_reset = "none";
defparam \Addr[9]~I .output_power_up = "low";
defparam \Addr[9]~I .output_register_mode = "none";
defparam \Addr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[10]~I (
	.datain(\processador|reg_addr|R_output [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[10]));
// synopsys translate_off
defparam \Addr[10]~I .input_async_reset = "none";
defparam \Addr[10]~I .input_power_up = "low";
defparam \Addr[10]~I .input_register_mode = "none";
defparam \Addr[10]~I .input_sync_reset = "none";
defparam \Addr[10]~I .oe_async_reset = "none";
defparam \Addr[10]~I .oe_power_up = "low";
defparam \Addr[10]~I .oe_register_mode = "none";
defparam \Addr[10]~I .oe_sync_reset = "none";
defparam \Addr[10]~I .operation_mode = "output";
defparam \Addr[10]~I .output_async_reset = "none";
defparam \Addr[10]~I .output_power_up = "low";
defparam \Addr[10]~I .output_register_mode = "none";
defparam \Addr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[11]~I (
	.datain(\processador|reg_addr|R_output [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[11]));
// synopsys translate_off
defparam \Addr[11]~I .input_async_reset = "none";
defparam \Addr[11]~I .input_power_up = "low";
defparam \Addr[11]~I .input_register_mode = "none";
defparam \Addr[11]~I .input_sync_reset = "none";
defparam \Addr[11]~I .oe_async_reset = "none";
defparam \Addr[11]~I .oe_power_up = "low";
defparam \Addr[11]~I .oe_register_mode = "none";
defparam \Addr[11]~I .oe_sync_reset = "none";
defparam \Addr[11]~I .operation_mode = "output";
defparam \Addr[11]~I .output_async_reset = "none";
defparam \Addr[11]~I .output_power_up = "low";
defparam \Addr[11]~I .output_register_mode = "none";
defparam \Addr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[12]~I (
	.datain(\processador|reg_addr|R_output [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[12]));
// synopsys translate_off
defparam \Addr[12]~I .input_async_reset = "none";
defparam \Addr[12]~I .input_power_up = "low";
defparam \Addr[12]~I .input_register_mode = "none";
defparam \Addr[12]~I .input_sync_reset = "none";
defparam \Addr[12]~I .oe_async_reset = "none";
defparam \Addr[12]~I .oe_power_up = "low";
defparam \Addr[12]~I .oe_register_mode = "none";
defparam \Addr[12]~I .oe_sync_reset = "none";
defparam \Addr[12]~I .operation_mode = "output";
defparam \Addr[12]~I .output_async_reset = "none";
defparam \Addr[12]~I .output_power_up = "low";
defparam \Addr[12]~I .output_register_mode = "none";
defparam \Addr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[13]~I (
	.datain(\processador|reg_addr|R_output [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[13]));
// synopsys translate_off
defparam \Addr[13]~I .input_async_reset = "none";
defparam \Addr[13]~I .input_power_up = "low";
defparam \Addr[13]~I .input_register_mode = "none";
defparam \Addr[13]~I .input_sync_reset = "none";
defparam \Addr[13]~I .oe_async_reset = "none";
defparam \Addr[13]~I .oe_power_up = "low";
defparam \Addr[13]~I .oe_register_mode = "none";
defparam \Addr[13]~I .oe_sync_reset = "none";
defparam \Addr[13]~I .operation_mode = "output";
defparam \Addr[13]~I .output_async_reset = "none";
defparam \Addr[13]~I .output_power_up = "low";
defparam \Addr[13]~I .output_register_mode = "none";
defparam \Addr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[14]~I (
	.datain(\processador|reg_addr|R_output [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[14]));
// synopsys translate_off
defparam \Addr[14]~I .input_async_reset = "none";
defparam \Addr[14]~I .input_power_up = "low";
defparam \Addr[14]~I .input_register_mode = "none";
defparam \Addr[14]~I .input_sync_reset = "none";
defparam \Addr[14]~I .oe_async_reset = "none";
defparam \Addr[14]~I .oe_power_up = "low";
defparam \Addr[14]~I .oe_register_mode = "none";
defparam \Addr[14]~I .oe_sync_reset = "none";
defparam \Addr[14]~I .operation_mode = "output";
defparam \Addr[14]~I .output_async_reset = "none";
defparam \Addr[14]~I .output_power_up = "low";
defparam \Addr[14]~I .output_register_mode = "none";
defparam \Addr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[15]~I (
	.datain(\processador|reg_addr|R_output [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[15]));
// synopsys translate_off
defparam \Addr[15]~I .input_async_reset = "none";
defparam \Addr[15]~I .input_power_up = "low";
defparam \Addr[15]~I .input_register_mode = "none";
defparam \Addr[15]~I .input_sync_reset = "none";
defparam \Addr[15]~I .oe_async_reset = "none";
defparam \Addr[15]~I .oe_power_up = "low";
defparam \Addr[15]~I .oe_register_mode = "none";
defparam \Addr[15]~I .oe_sync_reset = "none";
defparam \Addr[15]~I .operation_mode = "output";
defparam \Addr[15]~I .output_async_reset = "none";
defparam \Addr[15]~I .output_power_up = "low";
defparam \Addr[15]~I .output_register_mode = "none";
defparam \Addr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[0]~I (
	.datain(\processador|IR_reg|R_output [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[0]));
// synopsys translate_off
defparam \ir[0]~I .input_async_reset = "none";
defparam \ir[0]~I .input_power_up = "low";
defparam \ir[0]~I .input_register_mode = "none";
defparam \ir[0]~I .input_sync_reset = "none";
defparam \ir[0]~I .oe_async_reset = "none";
defparam \ir[0]~I .oe_power_up = "low";
defparam \ir[0]~I .oe_register_mode = "none";
defparam \ir[0]~I .oe_sync_reset = "none";
defparam \ir[0]~I .operation_mode = "output";
defparam \ir[0]~I .output_async_reset = "none";
defparam \ir[0]~I .output_power_up = "low";
defparam \ir[0]~I .output_register_mode = "none";
defparam \ir[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[1]~I (
	.datain(\processador|IR_reg|R_output [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[1]));
// synopsys translate_off
defparam \ir[1]~I .input_async_reset = "none";
defparam \ir[1]~I .input_power_up = "low";
defparam \ir[1]~I .input_register_mode = "none";
defparam \ir[1]~I .input_sync_reset = "none";
defparam \ir[1]~I .oe_async_reset = "none";
defparam \ir[1]~I .oe_power_up = "low";
defparam \ir[1]~I .oe_register_mode = "none";
defparam \ir[1]~I .oe_sync_reset = "none";
defparam \ir[1]~I .operation_mode = "output";
defparam \ir[1]~I .output_async_reset = "none";
defparam \ir[1]~I .output_power_up = "low";
defparam \ir[1]~I .output_register_mode = "none";
defparam \ir[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[2]~I (
	.datain(\processador|IR_reg|R_output [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[2]));
// synopsys translate_off
defparam \ir[2]~I .input_async_reset = "none";
defparam \ir[2]~I .input_power_up = "low";
defparam \ir[2]~I .input_register_mode = "none";
defparam \ir[2]~I .input_sync_reset = "none";
defparam \ir[2]~I .oe_async_reset = "none";
defparam \ir[2]~I .oe_power_up = "low";
defparam \ir[2]~I .oe_register_mode = "none";
defparam \ir[2]~I .oe_sync_reset = "none";
defparam \ir[2]~I .operation_mode = "output";
defparam \ir[2]~I .output_async_reset = "none";
defparam \ir[2]~I .output_power_up = "low";
defparam \ir[2]~I .output_register_mode = "none";
defparam \ir[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[3]~I (
	.datain(\processador|IR_reg|R_output [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[3]));
// synopsys translate_off
defparam \ir[3]~I .input_async_reset = "none";
defparam \ir[3]~I .input_power_up = "low";
defparam \ir[3]~I .input_register_mode = "none";
defparam \ir[3]~I .input_sync_reset = "none";
defparam \ir[3]~I .oe_async_reset = "none";
defparam \ir[3]~I .oe_power_up = "low";
defparam \ir[3]~I .oe_register_mode = "none";
defparam \ir[3]~I .oe_sync_reset = "none";
defparam \ir[3]~I .operation_mode = "output";
defparam \ir[3]~I .output_async_reset = "none";
defparam \ir[3]~I .output_power_up = "low";
defparam \ir[3]~I .output_register_mode = "none";
defparam \ir[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[4]~I (
	.datain(\processador|IR_reg|R_output [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[4]));
// synopsys translate_off
defparam \ir[4]~I .input_async_reset = "none";
defparam \ir[4]~I .input_power_up = "low";
defparam \ir[4]~I .input_register_mode = "none";
defparam \ir[4]~I .input_sync_reset = "none";
defparam \ir[4]~I .oe_async_reset = "none";
defparam \ir[4]~I .oe_power_up = "low";
defparam \ir[4]~I .oe_register_mode = "none";
defparam \ir[4]~I .oe_sync_reset = "none";
defparam \ir[4]~I .operation_mode = "output";
defparam \ir[4]~I .output_async_reset = "none";
defparam \ir[4]~I .output_power_up = "low";
defparam \ir[4]~I .output_register_mode = "none";
defparam \ir[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[5]~I (
	.datain(\processador|IR_reg|R_output [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[5]));
// synopsys translate_off
defparam \ir[5]~I .input_async_reset = "none";
defparam \ir[5]~I .input_power_up = "low";
defparam \ir[5]~I .input_register_mode = "none";
defparam \ir[5]~I .input_sync_reset = "none";
defparam \ir[5]~I .oe_async_reset = "none";
defparam \ir[5]~I .oe_power_up = "low";
defparam \ir[5]~I .oe_register_mode = "none";
defparam \ir[5]~I .oe_sync_reset = "none";
defparam \ir[5]~I .operation_mode = "output";
defparam \ir[5]~I .output_async_reset = "none";
defparam \ir[5]~I .output_power_up = "low";
defparam \ir[5]~I .output_register_mode = "none";
defparam \ir[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[6]~I (
	.datain(\processador|IR_reg|R_output [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[6]));
// synopsys translate_off
defparam \ir[6]~I .input_async_reset = "none";
defparam \ir[6]~I .input_power_up = "low";
defparam \ir[6]~I .input_register_mode = "none";
defparam \ir[6]~I .input_sync_reset = "none";
defparam \ir[6]~I .oe_async_reset = "none";
defparam \ir[6]~I .oe_power_up = "low";
defparam \ir[6]~I .oe_register_mode = "none";
defparam \ir[6]~I .oe_sync_reset = "none";
defparam \ir[6]~I .operation_mode = "output";
defparam \ir[6]~I .output_async_reset = "none";
defparam \ir[6]~I .output_power_up = "low";
defparam \ir[6]~I .output_register_mode = "none";
defparam \ir[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[7]~I (
	.datain(\processador|IR_reg|R_output [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[7]));
// synopsys translate_off
defparam \ir[7]~I .input_async_reset = "none";
defparam \ir[7]~I .input_power_up = "low";
defparam \ir[7]~I .input_register_mode = "none";
defparam \ir[7]~I .input_sync_reset = "none";
defparam \ir[7]~I .oe_async_reset = "none";
defparam \ir[7]~I .oe_power_up = "low";
defparam \ir[7]~I .oe_register_mode = "none";
defparam \ir[7]~I .oe_sync_reset = "none";
defparam \ir[7]~I .operation_mode = "output";
defparam \ir[7]~I .output_async_reset = "none";
defparam \ir[7]~I .output_power_up = "low";
defparam \ir[7]~I .output_register_mode = "none";
defparam \ir[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[8]~I (
	.datain(\processador|IR_reg|R_output [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[8]));
// synopsys translate_off
defparam \ir[8]~I .input_async_reset = "none";
defparam \ir[8]~I .input_power_up = "low";
defparam \ir[8]~I .input_register_mode = "none";
defparam \ir[8]~I .input_sync_reset = "none";
defparam \ir[8]~I .oe_async_reset = "none";
defparam \ir[8]~I .oe_power_up = "low";
defparam \ir[8]~I .oe_register_mode = "none";
defparam \ir[8]~I .oe_sync_reset = "none";
defparam \ir[8]~I .operation_mode = "output";
defparam \ir[8]~I .output_async_reset = "none";
defparam \ir[8]~I .output_power_up = "low";
defparam \ir[8]~I .output_register_mode = "none";
defparam \ir[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ir[9]~I (
	.datain(\processador|IR_reg|R_output [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[9]));
// synopsys translate_off
defparam \ir[9]~I .input_async_reset = "none";
defparam \ir[9]~I .input_power_up = "low";
defparam \ir[9]~I .input_register_mode = "none";
defparam \ir[9]~I .input_sync_reset = "none";
defparam \ir[9]~I .oe_async_reset = "none";
defparam \ir[9]~I .oe_power_up = "low";
defparam \ir[9]~I .oe_register_mode = "none";
defparam \ir[9]~I .oe_sync_reset = "none";
defparam \ir[9]~I .operation_mode = "output";
defparam \ir[9]~I .output_async_reset = "none";
defparam \ir[9]~I .output_power_up = "low";
defparam \ir[9]~I .output_register_mode = "none";
defparam \ir[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[0]~I (
	.datain(\processador|C|Counter [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[0]));
// synopsys translate_off
defparam \counter[0]~I .input_async_reset = "none";
defparam \counter[0]~I .input_power_up = "low";
defparam \counter[0]~I .input_register_mode = "none";
defparam \counter[0]~I .input_sync_reset = "none";
defparam \counter[0]~I .oe_async_reset = "none";
defparam \counter[0]~I .oe_power_up = "low";
defparam \counter[0]~I .oe_register_mode = "none";
defparam \counter[0]~I .oe_sync_reset = "none";
defparam \counter[0]~I .operation_mode = "output";
defparam \counter[0]~I .output_async_reset = "none";
defparam \counter[0]~I .output_power_up = "low";
defparam \counter[0]~I .output_register_mode = "none";
defparam \counter[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[1]~I (
	.datain(\processador|C|Counter [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[1]));
// synopsys translate_off
defparam \counter[1]~I .input_async_reset = "none";
defparam \counter[1]~I .input_power_up = "low";
defparam \counter[1]~I .input_register_mode = "none";
defparam \counter[1]~I .input_sync_reset = "none";
defparam \counter[1]~I .oe_async_reset = "none";
defparam \counter[1]~I .oe_power_up = "low";
defparam \counter[1]~I .oe_register_mode = "none";
defparam \counter[1]~I .oe_sync_reset = "none";
defparam \counter[1]~I .operation_mode = "output";
defparam \counter[1]~I .output_async_reset = "none";
defparam \counter[1]~I .output_power_up = "low";
defparam \counter[1]~I .output_register_mode = "none";
defparam \counter[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[2]~I (
	.datain(\processador|C|Counter [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[2]));
// synopsys translate_off
defparam \counter[2]~I .input_async_reset = "none";
defparam \counter[2]~I .input_power_up = "low";
defparam \counter[2]~I .input_register_mode = "none";
defparam \counter[2]~I .input_sync_reset = "none";
defparam \counter[2]~I .oe_async_reset = "none";
defparam \counter[2]~I .oe_power_up = "low";
defparam \counter[2]~I .oe_register_mode = "none";
defparam \counter[2]~I .oe_sync_reset = "none";
defparam \counter[2]~I .operation_mode = "output";
defparam \counter[2]~I .output_async_reset = "none";
defparam \counter[2]~I .output_power_up = "low";
defparam \counter[2]~I .output_register_mode = "none";
defparam \counter[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOp[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOp[0]));
// synopsys translate_off
defparam \aluOp[0]~I .input_async_reset = "none";
defparam \aluOp[0]~I .input_power_up = "low";
defparam \aluOp[0]~I .input_register_mode = "none";
defparam \aluOp[0]~I .input_sync_reset = "none";
defparam \aluOp[0]~I .oe_async_reset = "none";
defparam \aluOp[0]~I .oe_power_up = "low";
defparam \aluOp[0]~I .oe_register_mode = "none";
defparam \aluOp[0]~I .oe_sync_reset = "none";
defparam \aluOp[0]~I .operation_mode = "output";
defparam \aluOp[0]~I .output_async_reset = "none";
defparam \aluOp[0]~I .output_power_up = "low";
defparam \aluOp[0]~I .output_register_mode = "none";
defparam \aluOp[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOp[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOp[1]));
// synopsys translate_off
defparam \aluOp[1]~I .input_async_reset = "none";
defparam \aluOp[1]~I .input_power_up = "low";
defparam \aluOp[1]~I .input_register_mode = "none";
defparam \aluOp[1]~I .input_sync_reset = "none";
defparam \aluOp[1]~I .oe_async_reset = "none";
defparam \aluOp[1]~I .oe_power_up = "low";
defparam \aluOp[1]~I .oe_register_mode = "none";
defparam \aluOp[1]~I .oe_sync_reset = "none";
defparam \aluOp[1]~I .operation_mode = "output";
defparam \aluOp[1]~I .output_async_reset = "none";
defparam \aluOp[1]~I .output_power_up = "low";
defparam \aluOp[1]~I .output_register_mode = "none";
defparam \aluOp[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluOp[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluOp[2]));
// synopsys translate_off
defparam \aluOp[2]~I .input_async_reset = "none";
defparam \aluOp[2]~I .input_power_up = "low";
defparam \aluOp[2]~I .input_register_mode = "none";
defparam \aluOp[2]~I .input_sync_reset = "none";
defparam \aluOp[2]~I .oe_async_reset = "none";
defparam \aluOp[2]~I .oe_power_up = "low";
defparam \aluOp[2]~I .oe_register_mode = "none";
defparam \aluOp[2]~I .oe_sync_reset = "none";
defparam \aluOp[2]~I .operation_mode = "output";
defparam \aluOp[2]~I .output_async_reset = "none";
defparam \aluOp[2]~I .output_power_up = "low";
defparam \aluOp[2]~I .output_register_mode = "none";
defparam \aluOp[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
