#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr  9 12:21:43 2024
# Process ID: 18492
# Current directory: C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1
# Command line: vivado.exe -log cache_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cache_top.tcl
# Log file: C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/cache_top.vds
# Journal file: C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cache_top.tcl -notrace
Command: synth_design -top cache_top -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1026.684 ; gain = 234.926
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cache_top' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache_top.v:1]
	Parameter SIMULATION bound to: 1'b0 
	Parameter PREPARE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-18492-gb/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/.Xil/Vivado-18492-gb/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cache' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM_256X32' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/RAM_256X32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM_256X32' (2#1) [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/RAM_256X32.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM_256X21' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/RAM_256X21.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RAM_256X21' (3#1) [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/RAM_256X21.v:1]
INFO: [Synth 8-6157] synthesizing module 'Regfile_256X1' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/Regfile_256X1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Regfile_256X1' (4#1) [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/Regfile_256X1.v:1]
WARNING: [Synth 8-689] width (128) of port connection 'DINA' does not match port width (1) of module 'Regfile_256X1' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:402]
WARNING: [Synth 8-689] width (8) of port connection 'ADDRA' does not match port width (7) of module 'Regfile_256X1' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:403]
WARNING: [Synth 8-689] width (128) of port connection 'DINA' does not match port width (1) of module 'Regfile_256X1' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:402]
WARNING: [Synth 8-689] width (8) of port connection 'ADDRA' does not match port width (7) of module 'Regfile_256X1' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:403]
INFO: [Synth 8-6157] synthesizing module 'uncache' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/uncache.v:1]
WARNING: [Synth 8-6014] Unused sequential element dirty_wsignal_reg was removed.  [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/uncache.v:55]
WARNING: [Synth 8-6014] Unused sequential element axi_rready_reg was removed.  [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/uncache.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uncache' (5#1) [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/uncache.v:1]
WARNING: [Synth 8-7023] instance 'uncache' of module 'uncache' has 30 connections declared, but only 26 given [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:321]
WARNING: [Synth 8-689] width (8) of port connection 'ADDRA' does not match port width (7) of module 'Regfile_256X1' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:413]
WARNING: [Synth 8-6014] Unused sequential element last_r_reg was removed.  [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:146]
WARNING: [Synth 8-3848] Net lru_wsignal in module/entity cache does not have driver. [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:414]
INFO: [Synth 8-6155] done synthesizing module 'cache' (6#1) [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:1]
WARNING: [Synth 8-7023] instance 'cache' of module 'cache' has 26 connections declared, but only 25 given [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache_top.v:231]
INFO: [Synth 8-6155] done synthesizing module 'cache_top' (7#1) [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache_top.v:1]
WARNING: [Synth 8-3917] design cache_top has port led[15] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[0] driven by constant 1
WARNING: [Synth 8-3331] design RAM_256X21 has unconnected port RST
WARNING: [Synth 8-3331] design RAM_256X32 has unconnected port RST
WARNING: [Synth 8-3331] design uncache has unconnected port cache_offset[1]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_offset[0]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_r
WARNING: [Synth 8-3331] design uncache has unconnected port cache_wstrb[3]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_wstrb[2]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_wstrb[1]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_wstrb[0]
WARNING: [Synth 8-3331] design uncache has unconnected port ret_last
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.668 ; gain = 308.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.668 ; gain = 308.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.668 ; gain = 308.910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1100.668 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [c:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1214.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1214.609 ; gain = 422.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1214.609 ; gain = 422.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/xilinx_ip/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_pll. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1214.609 ; gain = 422.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1214.609 ; gain = 422.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              128 Bit    Registers := 8     
	               32 Bit    Registers := 11    
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 7     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 16    
+---RAMs : 
	               8K Bit         RAMs := 8     
	               5K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 6     
	   4 Input    128 Bit        Muxes := 3     
	   4 Input     96 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     20 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cache_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     96 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   4 Input     20 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 2     
Module uncache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   4 Input    128 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Regfile_256X1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module RAM_256X32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module RAM_256X21 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module cache 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'cnt_reg[1:0]' into 'cnt_reg[1:0]' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/uncache.v:112]
WARNING: [Synth 8-3917] design cache_top has port led[15] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[14] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[13] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[12] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[11] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[9] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[8] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[6] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[4] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[3] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[2] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design cache_top has port led[0] driven by constant 1
WARNING: [Synth 8-3331] design uncache has unconnected port cache_offset[1]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_offset[0]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_r
WARNING: [Synth 8-3331] design uncache has unconnected port cache_wstrb[3]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_wstrb[2]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_wstrb[1]
WARNING: [Synth 8-3331] design uncache has unconnected port cache_wstrb[0]
WARNING: [Synth 8-3331] design uncache has unconnected port ret_last
INFO: [Synth 8-3886] merging instance 'data_reg[0][112]' (FDRE) to 'data_reg[0][89]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][112]' (FDRE) to 'tag_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][112]' (FDRE) to 'data_reg[2][89]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][112]' (FDRE) to 'tag_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][80]' (FDRE) to 'data_reg[0][126]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][80]' (FDRE) to 'data_reg[3][34]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][80]' (FDRE) to 'data_reg[2][126]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][80]' (FDRE) to 'data_reg[1][34]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][48]' (FDRE) to 'data_reg[0][117]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][48]' (FDRE) to 'tag_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][48]' (FDRE) to 'data_reg[2][117]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][48]' (FDRE) to 'tag_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][113]' (FDRE) to 'data_reg[0][90]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][113]' (FDRE) to 'tag_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][113]' (FDRE) to 'data_reg[2][90]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][113]' (FDRE) to 'tag_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][81]' (FDRE) to 'data_reg[0][127]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][81]' (FDRE) to 'data_reg[3][35]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][81]' (FDRE) to 'data_reg[2][127]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][81]' (FDRE) to 'data_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][49]' (FDRE) to 'data_reg[0][118]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][49]' (FDRE) to 'tag_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][49]' (FDRE) to 'data_reg[2][118]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][49]' (FDRE) to 'tag_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][114]' (FDRE) to 'data_reg[0][91]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][114]' (FDRE) to 'tag_reg[3][9]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][114]' (FDRE) to 'data_reg[2][91]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][114]' (FDRE) to 'tag_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][82]' (FDRE) to 'data_reg[0][105]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][82]' (FDRE) to 'tag_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][82]' (FDRE) to 'data_reg[2][105]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][82]' (FDRE) to 'tag_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][50]' (FDRE) to 'data_reg[0][119]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][50]' (FDRE) to 'tag_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][50]' (FDRE) to 'data_reg[2][119]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][50]' (FDRE) to 'tag_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][115]' (FDRE) to 'data_reg[0][92]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][115]' (FDRE) to 'tag_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][115]' (FDRE) to 'data_reg[2][92]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][115]' (FDRE) to 'tag_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][83]' (FDRE) to 'data_reg[0][106]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][83]' (FDRE) to 'tag_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][83]' (FDRE) to 'data_reg[2][106]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][83]' (FDRE) to 'tag_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][51]' (FDRE) to 'data_reg[0][120]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][51]' (FDRE) to 'tag_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][51]' (FDRE) to 'data_reg[2][120]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][51]' (FDRE) to 'tag_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][116]' (FDRE) to 'data_reg[0][93]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][116]' (FDRE) to 'tag_reg[3][11]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][116]' (FDRE) to 'data_reg[2][93]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][116]' (FDRE) to 'tag_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][84]' (FDRE) to 'data_reg[0][107]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][84]' (FDRE) to 'tag_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][84]' (FDRE) to 'data_reg[2][107]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][84]' (FDRE) to 'tag_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][52]' (FDRE) to 'data_reg[0][121]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][52]' (FDRE) to 'tag_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][52]' (FDRE) to 'data_reg[2][121]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][52]' (FDRE) to 'tag_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][117]' (FDRE) to 'data_reg[0][94]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][117]' (FDRE) to 'tag_reg[3][12]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][117]' (FDRE) to 'data_reg[2][94]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][117]' (FDRE) to 'tag_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][85]' (FDRE) to 'data_reg[0][108]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][85]' (FDRE) to 'tag_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][85]' (FDRE) to 'data_reg[2][108]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][85]' (FDRE) to 'tag_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][53]' (FDRE) to 'data_reg[0][122]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][53]' (FDRE) to 'tag_reg[3][17]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][53]' (FDRE) to 'data_reg[2][122]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][53]' (FDRE) to 'tag_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][118]' (FDRE) to 'data_reg[0][95]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][118]' (FDRE) to 'tag_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][118]' (FDRE) to 'data_reg[2][95]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][118]' (FDRE) to 'tag_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][86]' (FDRE) to 'data_reg[0][109]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][86]' (FDRE) to 'tag_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][86]' (FDRE) to 'data_reg[2][109]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][86]' (FDRE) to 'tag_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][54]' (FDRE) to 'data_reg[0][123]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][54]' (FDRE) to 'tag_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][54]' (FDRE) to 'data_reg[2][123]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][54]' (FDRE) to 'tag_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][119]' (FDRE) to 'data_reg[0][96]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][119]' (FDRE) to 'tag_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][119]' (FDRE) to 'data_reg[2][96]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][119]' (FDRE) to 'tag_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][87]' (FDRE) to 'data_reg[0][110]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][87]' (FDRE) to 'tag_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][87]' (FDRE) to 'data_reg[2][110]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][87]' (FDRE) to 'tag_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][55]' (FDRE) to 'data_reg[0][124]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][55]' (FDRE) to 'tag_reg[3][19]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][55]' (FDRE) to 'data_reg[2][124]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][55]' (FDRE) to 'tag_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'data_reg[3][120]' (FDRE) to 'tag_reg[3][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[2][120]' (FDRE) to 'data_reg[2][97]'
INFO: [Synth 8-3886] merging instance 'data_reg[1][120]' (FDRE) to 'tag_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[0][120]' (FDRE) to 'data_reg[0][97]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache/LRU/\data_reg[28] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1214.609 ; gain = 422.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cache       | TAGV[0].TAGV/RAM_reg      | 256 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|cache       | TAGV[1].TAGV/RAM_reg      | 256 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|cache       | WAY1[0].DATA_WAY1/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY1[1].DATA_WAY1/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY1[3].DATA_WAY1/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY1[2].DATA_WAY1/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY0[0].DATA_WAY0/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY0[1].DATA_WAY0/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY0[3].DATA_WAY0/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY0[2].DATA_WAY0/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1214.609 ; gain = 422.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1259.977 ; gain = 468.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cache       | TAGV[0].TAGV/RAM_reg      | 256 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|cache       | TAGV[1].TAGV/RAM_reg      | 256 x 21(NO_CHANGE)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|cache       | WAY1[0].DATA_WAY1/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY1[1].DATA_WAY1/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY1[3].DATA_WAY1/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY1[2].DATA_WAY1/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY0[0].DATA_WAY0/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY0[1].DATA_WAY0/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY0[3].DATA_WAY0/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|cache       | WAY0[2].DATA_WAY0/RAM_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance cache/TAGV[0].TAGV/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/TAGV[0].TAGV/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/TAGV[1].TAGV/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/TAGV[1].TAGV/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/WAY1[0].DATA_WAY1/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/WAY1[1].DATA_WAY1/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/WAY1[3].DATA_WAY1/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/WAY1[2].DATA_WAY1/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/WAY0[0].DATA_WAY0/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/WAY0[1].DATA_WAY0/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/WAY0[3].DATA_WAY0/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance cache/WAY0[2].DATA_WAY0/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1259.977 ; gain = 468.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.820 ; gain = 470.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.820 ; gain = 470.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.820 ; gain = 470.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.820 ; gain = 470.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.840 ; gain = 470.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.840 ; gain = 470.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_pll    |     1|
|2     |CARRY4     |    35|
|3     |LUT1       |    31|
|4     |LUT2       |    15|
|5     |LUT3       |    48|
|6     |LUT4       |    45|
|7     |LUT5       |    89|
|8     |LUT6       |   581|
|9     |RAMB18E1   |     2|
|10    |RAMB18E1_1 |     8|
|11    |FDRE       |   581|
|12    |FDSE       |    18|
|13    |IBUF       |     9|
|14    |OBUF       |    31|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+-------------+------+
|      |Instance                |Module       |Cells |
+------+------------------------+-------------+------+
|1     |top                     |             |  1494|
|2     |  cache                 |cache        |  1060|
|3     |    \TAGV[0].TAGV       |RAM_256X21   |    12|
|4     |    \TAGV[1].TAGV       |RAM_256X21_0 |    26|
|5     |    \WAY0[0].DATA_WAY0  |RAM_256X32   |     1|
|6     |    \WAY0[1].DATA_WAY0  |RAM_256X32_1 |    78|
|7     |    \WAY0[2].DATA_WAY0  |RAM_256X32_2 |     9|
|8     |    \WAY0[3].DATA_WAY0  |RAM_256X32_3 |     1|
|9     |    \WAY1[0].DATA_WAY1  |RAM_256X32_4 |     2|
|10    |    \WAY1[1].DATA_WAY1  |RAM_256X32_5 |    35|
|11    |    \WAY1[2].DATA_WAY1  |RAM_256X32_6 |     2|
|12    |    \WAY1[3].DATA_WAY1  |RAM_256X32_7 |     2|
|13    |    uncache             |uncache      |   595|
+------+------------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.840 ; gain = 470.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1261.840 ; gain = 356.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1261.840 ; gain = 470.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1273.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1273.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
240 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1273.855 ; gain = 801.480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1273.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/run_vivado/project/loongson.runs/synth_1/cache_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cache_top_utilization_synth.rpt -pb cache_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 12:22:35 2024...
