<dec f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='129' type='3'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMSubtarget.h' l='127'>/// Can load/store 1 register/cycle, but needs an extra cycle for address
    /// computation and potentially also for register writeback.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='296' u='r' c='_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='308' u='r' c='_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_'/>
