Loading plugins phase: Elapsed time ==> 0s.146ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cyprj -d CY8C4145LQI-PS433 -s C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.149ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.181ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TJ Temperature Spatial Profile.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cyprj -dcpsoc3 TJ Temperature Spatial Profile.v -verilog
======================================================================

======================================================================
Compiling:  TJ Temperature Spatial Profile.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cyprj -dcpsoc3 TJ Temperature Spatial Profile.v -verilog
======================================================================

======================================================================
Compiling:  TJ Temperature Spatial Profile.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cyprj -dcpsoc3 -verilog TJ Temperature Spatial Profile.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Mar 07 20:34:53 2021


======================================================================
Compiling:  TJ Temperature Spatial Profile.v
Program  :   vpp
Options  :    -yv2 -q10 TJ Temperature Spatial Profile.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Mar 07 20:34:53 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TJ Temperature Spatial Profile.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  TJ Temperature Spatial Profile.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cyprj -dcpsoc3 -verilog TJ Temperature Spatial Profile.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Mar 07 20:34:53 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\codegentemp\TJ Temperature Spatial Profile.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\codegentemp\TJ Temperature Spatial Profile.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
TJ Temperature Spatial Profile.v (line 592, col 24):  Warning: (W460) 't_fvalid' unassigned in module 'Scan_ADC_v3_10_3'.

tovif:  No errors.  1 warning.


======================================================================
Compiling:  TJ Temperature Spatial Profile.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cyprj -dcpsoc3 -verilog TJ Temperature Spatial Profile.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Mar 07 20:34:54 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\codegentemp\TJ Temperature Spatial Profile.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\codegentemp\TJ Temperature Spatial Profile.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C_1:Net_1257\
	\I2C_1:uncfg_rx_irq\
	\I2C_1:Net_1099\
	\I2C_1:Net_1258\
	Net_2048
	Net_2049
	Net_2050
	Net_2051
	Net_2052
	Net_2053
	Net_2039
	Net_2059
	Net_2054
	Net_2056
	\ADC_1:Net_448\
	\ADC_1:Net_446\
	\ADC_1:Net_1002\
	\ADC_1:Net_1009\
	\ADC_1:Net_1003\
	\ADC_1:Net_1007\
	\ADC_1:Net_991\
	\ADC_1:Net_987\
	\ADC_1:Net_993\
	\ADC_1:Net_986\
	\UART_1:Net_1257\
	\UART_1:uncfg_rx_irq\
	\UART_1:Net_1099\
	\UART_1:Net_1258\
	Net_2092
	Net_2093
	Net_2094
	Net_2095
	Net_2096
	Net_2097
	Net_2083
	Net_2103
	Net_2098


Deleted 37 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_1:rx_wire\ to \I2C_1:select_s_wire\
Aliasing \I2C_1:sclk_s_wire\ to \I2C_1:select_s_wire\
Aliasing \I2C_1:mosi_s_wire\ to \I2C_1:select_s_wire\
Aliasing \I2C_1:miso_m_wire\ to \I2C_1:select_s_wire\
Aliasing zero to \I2C_1:select_s_wire\
Aliasing one to \I2C_1:tmpOE__sda_net_0\
Aliasing \I2C_1:tmpOE__scl_net_0\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \I2C_1:cts_wire\ to \I2C_1:select_s_wire\
Aliasing tmpOE__Pin_1_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_2_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_3_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_4_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_5_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_6_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_7_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_8_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_9_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_10_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_11_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_12_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_13_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_14_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_15_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_16_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_17_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_18_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_19_Addr0_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_20_Addr1_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing \ADC_1:Net_410\ to \I2C_1:select_s_wire\
Aliasing \ADC_1:st_sel_1\ to \I2C_1:select_s_wire\
Aliasing \ADC_1:st_sel_0\ to \I2C_1:select_s_wire\
Aliasing \ADC_1:Net_412\ to \I2C_1:select_s_wire\
Aliasing \ADC_1:Net_413\ to \I2C_1:select_s_wire\
Aliasing \ADC_1:Net_414\ to \I2C_1:select_s_wire\
Aliasing \ADC_1:Net_416\ to \I2C_1:select_s_wire\
Aliasing \ADC_1:Net_431\ to \I2C_1:select_s_wire\
Aliasing \ADC_1:tmpOE__Bypass_net_0\ to \I2C_1:tmpOE__sda_net_0\
Aliasing \UART_1:select_s_wire\ to \I2C_1:select_s_wire\
Aliasing \UART_1:sclk_s_wire\ to \I2C_1:select_s_wire\
Aliasing \UART_1:mosi_s_wire\ to \I2C_1:select_s_wire\
Aliasing \UART_1:miso_m_wire\ to \I2C_1:select_s_wire\
Aliasing \UART_1:cts_wire\ to \I2C_1:select_s_wire\
Aliasing tmpOE__RX_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__TX_net_0 to \I2C_1:tmpOE__sda_net_0\
Aliasing tmpOE__LED_net_0 to \I2C_1:tmpOE__sda_net_0\
Removing Lhs of wire \I2C_1:rx_wire\[36] = \I2C_1:select_s_wire\[35]
Removing Lhs of wire \I2C_1:Net_1170\[39] = \I2C_1:Net_847\[34]
Removing Lhs of wire \I2C_1:sclk_s_wire\[40] = \I2C_1:select_s_wire\[35]
Removing Lhs of wire \I2C_1:mosi_s_wire\[41] = \I2C_1:select_s_wire\[35]
Removing Lhs of wire \I2C_1:miso_m_wire\[42] = \I2C_1:select_s_wire\[35]
Removing Rhs of wire zero[45] = \I2C_1:select_s_wire\[35]
Removing Rhs of wire one[49] = \I2C_1:tmpOE__sda_net_0\[44]
Removing Lhs of wire \I2C_1:tmpOE__scl_net_0\[52] = one[49]
Removing Lhs of wire \I2C_1:cts_wire\[61] = zero[45]
Removing Lhs of wire tmpOE__Pin_1_net_0[125] = one[49]
Removing Lhs of wire tmpOE__Pin_2_net_0[131] = one[49]
Removing Lhs of wire tmpOE__Pin_3_net_0[137] = one[49]
Removing Lhs of wire tmpOE__Pin_4_net_0[143] = one[49]
Removing Lhs of wire tmpOE__Pin_5_net_0[149] = one[49]
Removing Lhs of wire tmpOE__Pin_6_net_0[155] = one[49]
Removing Lhs of wire tmpOE__Pin_7_net_0[161] = one[49]
Removing Lhs of wire tmpOE__Pin_8_net_0[167] = one[49]
Removing Lhs of wire tmpOE__Pin_9_net_0[173] = one[49]
Removing Lhs of wire tmpOE__Pin_10_net_0[179] = one[49]
Removing Lhs of wire tmpOE__Pin_11_net_0[185] = one[49]
Removing Lhs of wire tmpOE__Pin_12_net_0[191] = one[49]
Removing Lhs of wire tmpOE__Pin_13_net_0[197] = one[49]
Removing Lhs of wire tmpOE__Pin_14_net_0[203] = one[49]
Removing Lhs of wire tmpOE__Pin_15_net_0[209] = one[49]
Removing Lhs of wire tmpOE__Pin_16_net_0[215] = one[49]
Removing Lhs of wire tmpOE__Pin_17_net_0[221] = one[49]
Removing Lhs of wire tmpOE__Pin_18_net_0[227] = one[49]
Removing Lhs of wire tmpOE__Pin_19_Addr0_net_0[246] = one[49]
Removing Lhs of wire tmpOE__Pin_20_Addr1_net_0[252] = one[49]
Removing Rhs of wire \ADC_1:sarClock\[800] = \ADC_1:Net_428\[830]
Removing Lhs of wire \ADC_1:Net_410\[822] = zero[45]
Removing Lhs of wire \ADC_1:st_sel_1\[823] = zero[45]
Removing Lhs of wire \ADC_1:st_sel_0\[824] = zero[45]
Removing Lhs of wire \ADC_1:Net_412\[825] = zero[45]
Removing Lhs of wire \ADC_1:Net_413\[826] = zero[45]
Removing Lhs of wire \ADC_1:Net_414\[827] = zero[45]
Removing Lhs of wire \ADC_1:Net_415\[828] = zero[45]
Removing Lhs of wire \ADC_1:Net_416\[829] = zero[45]
Removing Lhs of wire \ADC_1:Net_431\[831] = zero[45]
Removing Lhs of wire \ADC_1:tmpOE__Bypass_net_0\[837] = one[49]
Removing Lhs of wire \UART_1:select_s_wire\[1202] = zero[45]
Removing Lhs of wire \UART_1:rx_wire\[1203] = Net_2099[1204]
Removing Lhs of wire \UART_1:Net_1170\[1207] = \UART_1:Net_847\[1201]
Removing Lhs of wire \UART_1:sclk_s_wire\[1208] = zero[45]
Removing Lhs of wire \UART_1:mosi_s_wire\[1209] = zero[45]
Removing Lhs of wire \UART_1:miso_m_wire\[1210] = zero[45]
Removing Lhs of wire \UART_1:cts_wire\[1213] = zero[45]
Removing Rhs of wire Net_2100[1239] = \UART_1:tx_wire\[1216]
Removing Lhs of wire tmpOE__RX_net_0[1241] = one[49]
Removing Lhs of wire tmpOE__TX_net_0[1246] = one[49]
Removing Lhs of wire tmpOE__LED_net_0[1271] = one[49]

------------------------------------------------------
Aliased 0 equations, 51 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cyprj" -dcpsoc3 "TJ Temperature Spatial Profile.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.171ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 07 March 2021 20:34:55
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\cdrow\Downloads\PSoC Project TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cydsn\TJ Temperature Spatial Profile.cyprj -d CY8C4145LQI-PS433 TJ Temperature Spatial Profile.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'ADC_1_intUabClock'. Fanout=0
    Fixed Function Clock 12: Automatic-assigning  clock 'ADC_1_intSarClock'. Signal=\ADC_1:sarClock_ff12\
    Fixed Function Clock 0: Automatic-assigning  clock 'I2C_1_SCBCLK'. Signal=\I2C_1:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff1\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \I2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:sda(0)\__PA ,
            fb => Net_2058 ,
            pad => \I2C_1:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:scl(0)\__PA ,
            fb => Net_2057 ,
            pad => \I2C_1:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_2148 ,
            annotation => Net_106 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            analog_term => Net_2149 ,
            annotation => Net_108 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            analog_term => Net_2152 ,
            annotation => Net_110 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            analog_term => Net_2154 ,
            annotation => Net_112 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            analog_term => Net_2156 ,
            annotation => Net_114 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            analog_term => Net_2158 ,
            annotation => Net_116 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            analog_term => Net_2160 ,
            annotation => Net_118 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            analog_term => Net_2162 ,
            annotation => Net_120 ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_9(0)__PA ,
            analog_term => Net_2164 ,
            annotation => Net_122 ,
            pad => Pin_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_10(0)__PA ,
            analog_term => Net_2166 ,
            annotation => Net_124 ,
            pad => Pin_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_11(0)__PA ,
            analog_term => Net_2168 ,
            annotation => Net_126 ,
            pad => Pin_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_12(0)__PA ,
            analog_term => Net_2170 ,
            annotation => Net_128 ,
            pad => Pin_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_13(0)__PA ,
            analog_term => Net_2172 ,
            annotation => Net_130 ,
            pad => Pin_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_14(0)__PA ,
            analog_term => Net_2174 ,
            annotation => Net_132 ,
            pad => Pin_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_15(0)__PA ,
            analog_term => Net_2176 ,
            annotation => Net_134 ,
            pad => Pin_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_16(0)__PA ,
            analog_term => Net_2178 ,
            annotation => Net_136 ,
            pad => Pin_16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_17(0)__PA ,
            analog_term => Net_184 ,
            annotation => Net_49 ,
            pad => Pin_17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_18(0)__PA ,
            analog_term => Net_338 ,
            annotation => Net_129 ,
            pad => Pin_18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_19_Addr0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_19_Addr0(0)__PA ,
            pad => Pin_19_Addr0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_20_Addr1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_20_Addr1(0)__PA ,
            pad => Pin_20_Addr1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_1:Bypass(0)\__PA ,
            analog_term => \ADC_1:Net_408\ ,
            pad => \ADC_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX(0)__PA ,
            fb => Net_2099 ,
            pad => RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TX(0)__PA ,
            pin_input => Net_2100 ,
            pad => TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_2040 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    2 :   23 :   25 :  8.00 %
IO                            :   28 :   10 :   38 : 73.68 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    1 :    3 : 66.67 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
Comparator/Opamp              :    3 :    1 :    4 : 75.00 %
Comparator                    :    0 :    1 :    1 :  0.00 %
UAB Channels                  :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    2 :    2 :    4 : 50.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.060ms
Tech Mapping phase: Elapsed time ==> 0s.075ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\I2C_1:sda(0)\                      : [IOP=(3)][IoId=(7)]                
\I2C_1:scl(0)\                      : [IOP=(3)][IoId=(6)]                
Pin_1(0)                            : [IOP=(3)][IoId=(1)]                
Pin_2(0)                            : [IOP=(3)][IoId=(2)]                
Pin_3(0)                            : [IOP=(3)][IoId=(3)]                
Pin_4(0)                            : [IOP=(3)][IoId=(4)]                
Pin_5(0)                            : [IOP=(3)][IoId=(0)]                
Pin_6(0)                            : [IOP=(1)][IoId=(7)]                
Pin_7(0)                            : [IOP=(1)][IoId=(6)]                
Pin_8(0)                            : [IOP=(1)][IoId=(5)]                
Pin_9(0)                            : [IOP=(1)][IoId=(4)]                
Pin_10(0)                           : [IOP=(1)][IoId=(3)]                
Pin_11(0)                           : [IOP=(1)][IoId=(2)]                
Pin_12(0)                           : [IOP=(1)][IoId=(1)]                
Pin_13(0)                           : [IOP=(1)][IoId=(0)]                
Pin_14(0)                           : [IOP=(2)][IoId=(4)]                
Pin_15(0)                           : [IOP=(2)][IoId=(3)]                
Pin_16(0)                           : [IOP=(2)][IoId=(1)]                
Pin_17(0)                           : [IOP=(3)][IoId=(5)]                
Pin_18(0)                           : [IOP=(2)][IoId=(2)]                
Pin_19_Addr0(0)                     : [IOP=(0)][IoId=(6)]                
Pin_20_Addr1(0)                     : [IOP=(0)][IoId=(7)]                
\ADC_1:Bypass(0)\                   : [IOP=(2)][IoId=(7)]                
RX(0)                               : [IOP=(0)][IoId=(4)]                
TX(0)                               : [IOP=(0)][IoId=(5)]                
LED(0)                              : [IOP=(0)][IoId=(2)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\I2C_1:SCB\                         : SCB_[FFB(SCB,2)]                   
\ADC_1:cy_psoc4_sar_1\              : SARADC_[FFB(SARADC,0)]             
\UART_1:SCB\                        : SCB_[FFB(SCB,1)]                   
\Opamp_1:cy_psoc4_abuf\             : OA_CTB0.OA0                        
\Opamp_2:cy_psoc4_abuf\             : OA_CTB0.OA1                        
\Opamp_3:cy_psoc4_abuf\             : OA_CTB1.OA0                        
\PVref_1:cy_psoc4_pref\             : REF_PRB0.REF0                      
CyDesignWideVoltageReference        : REF_PRB0.REF1                      
\ADC_1:vssa_kelvin_0\               : Vref_[FFB(Vref,0)]                 

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Info: plm.M0038: The pin named Pin_10(0) at location [IOP=(1)][IoId=(3)] prevents usage of special purposes: F(OA,3). (App=cydsfit)
Info: plm.M0038: The pin named Pin_11(0) at location [IOP=(1)][IoId=(2)] prevents usage of special purposes: F(OA,2). (App=cydsfit)
Info: plm.M0038: The pin named Pin_15(0) at location [IOP=(2)][IoId=(3)] prevents usage of special purposes: F(OA,1). (App=cydsfit)
Elapsed time ==> 0.1539402s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0762203 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.083ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_184 {
    p3_5
  }
  Net: Net_2106 {
    PASS0_vref0
    PASS0_AROUTE0_CTB0_V00
    PASS0_ctb0_vref0
    PASS0_CTB0_A70
    PASS0_CTB0_oa0_vplus
  }
  Net: Net_2148 {
    p3_1
  }
  Net: Net_2149 {
    p3_2
  }
  Net: Net_2152 {
    p3_3
  }
  Net: Net_2154 {
    p3_4
  }
  Net: Net_2156 {
    p3_0
  }
  Net: Net_2158 {
    p1_7
  }
  Net: Net_2160 {
    p1_6
  }
  Net: Net_2162 {
    p1_5
  }
  Net: Net_2164 {
    p1_4
  }
  Net: Net_2166 {
    p1_3
  }
  Net: Net_2168 {
    p1_2
  }
  Net: Net_2170 {
    p1_1
  }
  Net: Net_2172 {
    p1_0
  }
  Net: Net_2174 {
    p2_4
  }
  Net: Net_2176 {
    p2_3
  }
  Net: Net_2178 {
    p2_1
  }
  Net: Net_299 {
    PASS0_ctb1_vout1
    PASS0_CTB1_A82
    PASS0_CTB1_oa1_vminus
    PASS0_AROUTE0_SMC1_C1O1
    PASS0_sarmux_coreio1
    PASS0_AROUTE0_SMC1_SRM
    PASS0_sar_vminus
  }
  Net: Net_338 {
    p2_2
    PASS0_CTB0_A91
    PASS0_CTB0_oa0_vminus
  }
  Net: Net_511 {
    PASS0_ctb0_vout1
    PASS0_CTB0_A82
    PASS0_CTB0_oa1_vminus
    PASS0_AROUTE0_SMP_C0O1
    PASS0_sarmux_vplus
    PASS0_AROUTE0_SMP_SRP
    PASS0_sar_vplus
  }
  Net: \ADC_1:Net_1448\ {
  }
  Net: \ADC_1:Net_408\ {
    p2_7
    swh_1
    sar_ext_vref
    PASS0_SW_SAR_VREF_EXT
    PASS0_ext_vref0
  }
  Net: Net_2182 {
    PASS0_CTB0_oa1_vplus
  }
  Net: AMuxNet::AMux_1_CYAMUXSIDE_A {
    PASS0_CTB0_A33
    PASS0_ctb0_ctbus0
    PASS0_CTB0_P02
    PASS0_CTB0_A03
    amuxbusb_sar
    P3_P51
    P3_P52
    P3_P53
    P3_P54
    P3_P50
    PASS0_CTB0_G33
    PASS0_ctb1_ctbus0
    PASS0_CTB1_P07
    PASS0_CTB1_P06
    PASS0_CTB1_P05
    PASS0_CTB1_P04
    PASS0_CTB1_P03
    PASS0_CTB1_P02
    PASS0_CTB1_P01
    PASS0_CTB1_P00
    PASS0_CTB0_A23
    PASS0_CTB0_P03
    PASS0_CTB0_P01
  }
  Net: Net_2187 {
    PASS0_CTB1_oa1_vplus
  }
  Net: AMuxNet::AMux_1_CYAMUXSIDE_B {
    PASS0_CTB1_A93
    PASS0_uab1_vout1
    PASS0_AROUTE0_SMM_U1O1
    PASS0_sarmux_vminus
    PASS0_SARMUX0_sw9
    PASS0_SARMUX0_sw13
    PASS0_SARMUX0_sw10
    PASS0_SARMUX0_sw11
    PASS0_SARMUX0_sw12
    PASS0_SARMUX0_sw8
    PASS0_CTB1_A63
    PASS0_ctb1_ctbus3
    PASS0_CTB1_P37
    PASS0_CTB1_A53
    PASS0_ctb1_ctbus2
    PASS0_CTB1_P26
    PASS0_CTB1_A13
    PASS0_CTB1_A23
    PASS0_CTB1_P33
    PASS0_CTB1_P22
    PASS0_CTB1_P31
    PASS0_CTB1_P20
    PASS0_CTB0_G53
    PASS0_ctb0_ctbus2
    PASS0_CTB0_P24
    PASS0_CTB0_G63
    PASS0_ctb0_ctbus3
    PASS0_CTB0_P33
    PASS0_CTB0_P31
  }
}
Map of item to net {
  p3_5                                             -> Net_184
  PASS0_vref0                                      -> Net_2106
  PASS0_AROUTE0_CTB0_V00                           -> Net_2106
  PASS0_ctb0_vref0                                 -> Net_2106
  PASS0_CTB0_A70                                   -> Net_2106
  PASS0_CTB0_oa0_vplus                             -> Net_2106
  p3_1                                             -> Net_2148
  p3_2                                             -> Net_2149
  p3_3                                             -> Net_2152
  p3_4                                             -> Net_2154
  p3_0                                             -> Net_2156
  p1_7                                             -> Net_2158
  p1_6                                             -> Net_2160
  p1_5                                             -> Net_2162
  p1_4                                             -> Net_2164
  p1_3                                             -> Net_2166
  p1_2                                             -> Net_2168
  p1_1                                             -> Net_2170
  p1_0                                             -> Net_2172
  p2_4                                             -> Net_2174
  p2_3                                             -> Net_2176
  p2_1                                             -> Net_2178
  PASS0_ctb1_vout1                                 -> Net_299
  PASS0_CTB1_A82                                   -> Net_299
  PASS0_CTB1_oa1_vminus                            -> Net_299
  PASS0_AROUTE0_SMC1_C1O1                          -> Net_299
  PASS0_sarmux_coreio1                             -> Net_299
  PASS0_AROUTE0_SMC1_SRM                           -> Net_299
  PASS0_sar_vminus                                 -> Net_299
  p2_2                                             -> Net_338
  PASS0_CTB0_A91                                   -> Net_338
  PASS0_CTB0_oa0_vminus                            -> Net_338
  PASS0_ctb0_vout1                                 -> Net_511
  PASS0_CTB0_A82                                   -> Net_511
  PASS0_CTB0_oa1_vminus                            -> Net_511
  PASS0_AROUTE0_SMP_C0O1                           -> Net_511
  PASS0_sarmux_vplus                               -> Net_511
  PASS0_AROUTE0_SMP_SRP                            -> Net_511
  PASS0_sar_vplus                                  -> Net_511
  p2_7                                             -> \ADC_1:Net_408\
  swh_1                                            -> \ADC_1:Net_408\
  sar_ext_vref                                     -> \ADC_1:Net_408\
  PASS0_SW_SAR_VREF_EXT                            -> \ADC_1:Net_408\
  PASS0_ext_vref0                                  -> \ADC_1:Net_408\
  PASS0_CTB0_oa1_vplus                             -> Net_2182
  PASS0_CTB0_A33                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_ctb0_ctbus0                                -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB0_P02                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB0_A03                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  amuxbusb_sar                                     -> AMuxNet::AMux_1_CYAMUXSIDE_A
  P3_P51                                           -> AMuxNet::AMux_1_CYAMUXSIDE_A
  P3_P52                                           -> AMuxNet::AMux_1_CYAMUXSIDE_A
  P3_P53                                           -> AMuxNet::AMux_1_CYAMUXSIDE_A
  P3_P54                                           -> AMuxNet::AMux_1_CYAMUXSIDE_A
  P3_P50                                           -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB0_G33                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_ctb1_ctbus0                                -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_P07                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_P06                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_P05                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_P04                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_P03                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_P02                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_P01                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_P00                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB0_A23                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB0_P03                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB0_P01                                   -> AMuxNet::AMux_1_CYAMUXSIDE_A
  PASS0_CTB1_oa1_vplus                             -> Net_2187
  PASS0_CTB1_A93                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_uab1_vout1                                 -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_AROUTE0_SMM_U1O1                           -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_sarmux_vminus                              -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_SARMUX0_sw9                                -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_SARMUX0_sw13                               -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_SARMUX0_sw10                               -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_SARMUX0_sw11                               -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_SARMUX0_sw12                               -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_SARMUX0_sw8                                -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_A63                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_ctb1_ctbus3                                -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_P37                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_A53                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_ctb1_ctbus2                                -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_P26                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_A13                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_A23                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_P33                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_P22                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_P31                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB1_P20                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB0_G53                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_ctb0_ctbus2                                -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB0_P24                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB0_G63                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_ctb0_ctbus3                                -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB0_P33                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
  PASS0_CTB0_P31                                   -> AMuxNet::AMux_1_CYAMUXSIDE_B
}
Mux Info {
  Mux: AMux_1_CYAMUXSIDE_A {
     Mouth: Net_2182
     Guts:  AMuxNet::AMux_1_CYAMUXSIDE_A
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 1 {
      Net:   Net_2148
      Outer: P3_P51
      Inner: __open__
      Path {
        PASS0_CTB0_A03
        amuxbusb_sar
        P3_P51
        p3_1
      }
    }
    Arm: 2 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 3 {
      Net:   Net_2149
      Outer: P3_P52
      Inner: __open__
      Path {
        PASS0_CTB0_A03
        amuxbusb_sar
        P3_P52
        p3_2
      }
    }
    Arm: 4 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 5 {
      Net:   Net_2152
      Outer: P3_P53
      Inner: __open__
      Path {
        PASS0_CTB0_A03
        amuxbusb_sar
        P3_P53
        p3_3
      }
    }
    Arm: 6 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 7 {
      Net:   Net_2154
      Outer: P3_P54
      Inner: __open__
      Path {
        PASS0_CTB0_A03
        amuxbusb_sar
        P3_P54
        p3_4
      }
    }
    Arm: 8 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 9 {
      Net:   Net_2156
      Outer: P3_P50
      Inner: __open__
      Path {
        PASS0_CTB0_A03
        amuxbusb_sar
        P3_P50
        p3_0
      }
    }
    Arm: 10 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 11 {
      Net:   Net_2158
      Outer: PASS0_CTB1_P07
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_G33
        PASS0_ctb1_ctbus0
        PASS0_CTB1_P07
        p1_7
      }
    }
    Arm: 12 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 13 {
      Net:   Net_2160
      Outer: PASS0_CTB1_P06
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_G33
        PASS0_ctb1_ctbus0
        PASS0_CTB1_P06
        p1_6
      }
    }
    Arm: 14 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 15 {
      Net:   Net_2162
      Outer: PASS0_CTB1_P05
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_G33
        PASS0_ctb1_ctbus0
        PASS0_CTB1_P05
        p1_5
      }
    }
    Arm: 16 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 17 {
      Net:   Net_2164
      Outer: PASS0_CTB1_P04
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_G33
        PASS0_ctb1_ctbus0
        PASS0_CTB1_P04
        p1_4
      }
    }
    Arm: 18 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 19 {
      Net:   Net_2166
      Outer: PASS0_CTB1_P03
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_G33
        PASS0_ctb1_ctbus0
        PASS0_CTB1_P03
        p1_3
      }
    }
    Arm: 20 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 21 {
      Net:   Net_2168
      Outer: PASS0_CTB1_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_G33
        PASS0_ctb1_ctbus0
        PASS0_CTB1_P02
        p1_2
      }
    }
    Arm: 22 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 23 {
      Net:   Net_2170
      Outer: PASS0_CTB1_P01
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_G33
        PASS0_ctb1_ctbus0
        PASS0_CTB1_P01
        p1_1
      }
    }
    Arm: 24 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 25 {
      Net:   Net_2172
      Outer: PASS0_CTB1_P00
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_G33
        PASS0_ctb1_ctbus0
        PASS0_CTB1_P00
        p1_0
      }
    }
    Arm: 26 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 27 {
      Net:   Net_2174
      Outer: PASS0_CTB0_A23
      Inner: __open__
      Path {
        PASS0_CTB0_A23
        p2_4
      }
    }
    Arm: 28 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 29 {
      Net:   Net_2176
      Outer: PASS0_CTB0_P03
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P03
        p2_3
      }
    }
    Arm: 30 {
      Net:   Net_338
      Outer: PASS0_CTB0_P02
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P02
        p2_2
      }
    }
    Arm: 31 {
      Net:   Net_2178
      Outer: PASS0_CTB0_P01
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P01
        p2_1
      }
    }
    Arm: 32 {
      Net:   Net_2178
      Outer: PASS0_CTB0_P01
      Inner: __open__
      Path {
        PASS0_CTB0_A33
        PASS0_ctb0_ctbus0
        PASS0_CTB0_P01
        p2_1
      }
    }
  }
  Mux: AMux_1_CYAMUXSIDE_B {
     Mouth: Net_2187
     Guts:  AMuxNet::AMux_1_CYAMUXSIDE_B
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_2148
      Outer: PASS0_SARMUX0_sw9
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw9
        p3_1
      }
    }
    Arm: 1 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 2 {
      Net:   Net_2149
      Outer: PASS0_SARMUX0_sw10
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw10
        p3_2
      }
    }
    Arm: 3 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 4 {
      Net:   Net_2152
      Outer: PASS0_SARMUX0_sw11
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw11
        p3_3
      }
    }
    Arm: 5 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 6 {
      Net:   Net_2154
      Outer: PASS0_SARMUX0_sw12
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw12
        p3_4
      }
    }
    Arm: 7 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 8 {
      Net:   Net_2156
      Outer: PASS0_SARMUX0_sw8
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw8
        p3_0
      }
    }
    Arm: 9 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 10 {
      Net:   Net_2158
      Outer: PASS0_CTB1_P37
      Inner: __open__
      Path {
        PASS0_CTB1_A63
        PASS0_ctb1_ctbus3
        PASS0_CTB1_P37
        p1_7
      }
    }
    Arm: 11 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 12 {
      Net:   Net_2160
      Outer: PASS0_CTB1_P26
      Inner: __open__
      Path {
        PASS0_CTB1_A53
        PASS0_ctb1_ctbus2
        PASS0_CTB1_P26
        p1_6
      }
    }
    Arm: 13 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 14 {
      Net:   Net_2162
      Outer: PASS0_CTB1_A13
      Inner: __open__
      Path {
        PASS0_CTB1_A13
        p1_5
      }
    }
    Arm: 15 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 16 {
      Net:   Net_2164
      Outer: PASS0_CTB1_A23
      Inner: __open__
      Path {
        PASS0_CTB1_A23
        p1_4
      }
    }
    Arm: 17 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 18 {
      Net:   Net_2166
      Outer: PASS0_CTB1_P33
      Inner: __open__
      Path {
        PASS0_CTB1_A63
        PASS0_ctb1_ctbus3
        PASS0_CTB1_P33
        p1_3
      }
    }
    Arm: 19 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 20 {
      Net:   Net_2168
      Outer: PASS0_CTB1_P22
      Inner: __open__
      Path {
        PASS0_CTB1_A53
        PASS0_ctb1_ctbus2
        PASS0_CTB1_P22
        p1_2
      }
    }
    Arm: 21 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 22 {
      Net:   Net_2170
      Outer: PASS0_CTB1_P31
      Inner: __open__
      Path {
        PASS0_CTB1_A63
        PASS0_ctb1_ctbus3
        PASS0_CTB1_P31
        p1_1
      }
    }
    Arm: 23 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 24 {
      Net:   Net_2172
      Outer: PASS0_CTB1_P20
      Inner: __open__
      Path {
        PASS0_CTB1_A53
        PASS0_ctb1_ctbus2
        PASS0_CTB1_P20
        p1_0
      }
    }
    Arm: 25 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 26 {
      Net:   Net_2174
      Outer: PASS0_CTB0_P24
      Inner: PASS0_CTB0_G53
      Path {
        PASS0_CTB1_A53
        PASS0_ctb1_ctbus2
        PASS0_CTB0_G53
        PASS0_ctb0_ctbus2
        PASS0_CTB0_P24
        p2_4
      }
    }
    Arm: 27 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 28 {
      Net:   Net_2176
      Outer: PASS0_CTB0_P33
      Inner: __open__
      Path {
        PASS0_CTB1_A63
        PASS0_ctb1_ctbus3
        PASS0_CTB0_G63
        PASS0_ctb0_ctbus3
        PASS0_CTB0_P33
        p2_3
      }
    }
    Arm: 29 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 30 {
      Net:   Net_2178
      Outer: PASS0_CTB0_P31
      Inner: __open__
      Path {
        PASS0_CTB1_A63
        PASS0_ctb1_ctbus3
        PASS0_CTB0_G63
        PASS0_ctb0_ctbus3
        PASS0_CTB0_P31
        p2_1
      }
    }
    Arm: 31 {
      Net:   Net_184
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_CTB1_A93
        PASS0_uab1_vout1
        PASS0_AROUTE0_SMM_U1O1
        PASS0_sarmux_vminus
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 32 {
      Net:   Net_2178
      Outer: PASS0_CTB0_P31
      Inner: __open__
      Path {
        PASS0_CTB1_A63
        PASS0_ctb1_ctbus3
        PASS0_CTB0_G63
        PASS0_ctb0_ctbus3
        PASS0_CTB0_P31
        p2_1
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_2040 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC_1:IRQ\
        PORT MAP (
            interrupt => \ADC_1:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX(0)__PA ,
        fb => Net_2099 ,
        pad => RX(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TX(0)__PA ,
        pin_input => Net_2100 ,
        pad => TX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_19_Addr0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_19_Addr0(0)__PA ,
        pad => Pin_19_Addr0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_20_Addr1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_20_Addr1(0)__PA ,
        pad => Pin_20_Addr1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_13(0)__PA ,
        analog_term => Net_2172 ,
        annotation => Net_130 ,
        pad => Pin_13(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_12(0)__PA ,
        analog_term => Net_2170 ,
        annotation => Net_128 ,
        pad => Pin_12(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_11(0)__PA ,
        analog_term => Net_2168 ,
        annotation => Net_126 ,
        pad => Pin_11(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_10(0)__PA ,
        analog_term => Net_2166 ,
        annotation => Net_124 ,
        pad => Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_9(0)__PA ,
        analog_term => Net_2164 ,
        annotation => Net_122 ,
        pad => Pin_9(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        analog_term => Net_2162 ,
        annotation => Net_120 ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        analog_term => Net_2160 ,
        annotation => Net_118 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        analog_term => Net_2158 ,
        annotation => Net_116 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_16(0)__PA ,
        analog_term => Net_2178 ,
        annotation => Net_136 ,
        pad => Pin_16(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_18(0)__PA ,
        analog_term => Net_338 ,
        annotation => Net_129 ,
        pad => Pin_18(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_15(0)__PA ,
        analog_term => Net_2176 ,
        annotation => Net_134 ,
        pad => Pin_15(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_14(0)__PA ,
        analog_term => Net_2174 ,
        annotation => Net_132 ,
        pad => Pin_14(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_1:Bypass(0)\__PA ,
        analog_term => \ADC_1:Net_408\ ,
        pad => \ADC_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        analog_term => Net_2156 ,
        annotation => Net_114 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_2148 ,
        annotation => Net_106 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        analog_term => Net_2149 ,
        annotation => Net_108 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        analog_term => Net_2152 ,
        annotation => Net_110 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        analog_term => Net_2154 ,
        annotation => Net_112 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_17(0)__PA ,
        analog_term => Net_184 ,
        annotation => Net_49 ,
        pad => Pin_17(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \I2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:scl(0)\__PA ,
        fb => Net_2057 ,
        pad => \I2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \I2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:sda(0)\__PA ,
        fb => Net_2058 ,
        pad => \I2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_12 => \ADC_1:sarClock_ff12\ ,
            ff_div_0 => \I2C_1:Net_847_ff0\ ,
            ff_div_1 => \UART_1:Net_847_ff1\ );
        Properties:
        {
        }
Decimator group 0: empty
LCD group 0: empty
PICU group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =\ADC_1:vssa_kelvin_0\
        PORT MAP (
            vout => \ADC_1:Net_1405\ );
        Properties:
        {
            autoenable = 1
            guid = "27E55207-D708-4E0A-9CA9-208BEFB90B23"
            ignoresleep = 0
            name = "CY_INTERNAL_VSSA_KELVIN"
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff1\ ,
            interrupt => Net_2084 ,
            uart_rx => Net_2099 ,
            uart_tx => Net_2100 ,
            uart_rts => \UART_1:rts_wire\ ,
            mosi_m => \UART_1:mosi_m_wire\ ,
            select_m_3 => \UART_1:select_m_wire_3\ ,
            select_m_2 => \UART_1:select_m_wire_2\ ,
            select_m_1 => \UART_1:select_m_wire_1\ ,
            select_m_0 => \UART_1:select_m_wire_0\ ,
            sclk_m => \UART_1:sclk_m_wire\ ,
            miso_s => \UART_1:miso_s_wire\ ,
            tr_tx_req => Net_2087 ,
            tr_rx_req => Net_2086 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\I2C_1:SCB\
        PORT MAP (
            clock => \I2C_1:Net_847_ff0\ ,
            interrupt => Net_2040 ,
            uart_tx => \I2C_1:tx_wire\ ,
            uart_rts => \I2C_1:rts_wire\ ,
            mosi_m => \I2C_1:mosi_m_wire\ ,
            select_m_3 => \I2C_1:select_m_wire_3\ ,
            select_m_2 => \I2C_1:select_m_wire_2\ ,
            select_m_1 => \I2C_1:select_m_wire_1\ ,
            select_m_0 => \I2C_1:select_m_wire_0\ ,
            sclk_m => \I2C_1:sclk_m_wire\ ,
            miso_s => \I2C_1:miso_s_wire\ ,
            i2c_scl => Net_2057 ,
            i2c_sda => Net_2058 ,
            tr_tx_req => Net_2043 ,
            tr_rx_req => Net_2042 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Opamp_1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_2106 ,
            vminus => Net_338 ,
            vout1 => \Opamp_1:Net_18\ ,
            vout10 => Net_338 ,
            ctb_dsi_comp => \Opamp_1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,1): 
    p4abufcell: Name =\Opamp_2:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_2182 ,
            vminus => Net_511 ,
            vout1 => Net_511 ,
            vout10 => \Opamp_2:Net_19\ ,
            ctb_dsi_comp => \Opamp_2:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,3): 
    p4abufcell: Name =\Opamp_3:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_2187 ,
            vminus => Net_299 ,
            vout1 => Net_299 ,
            vout10 => \Opamp_3:Net_19\ ,
            ctb_dsi_comp => \Opamp_3:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
RSB group 0: empty
HALFUAB group 0: empty
TEMP group 0: empty
REF group 0: 
    Voltage References @ F(REF,0): 
    p4prefcell: Name =\PVref_1:cy_psoc4_pref\
        PORT MAP (
            vout => Net_2106 );
        Properties:
        {
            cy_registers = ""
            referenceid = 0
            tapid = 0
        }
    Voltage References @ F(REF,1): 
    p4prefcell: Name =CyDesignWideVoltageReference
        PORT MAP (
            vout => \ADC_1:Net_1379\ );
        Properties:
        {
        }
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC_1:cy_psoc4_sar_1\
        PORT MAP (
            vplus => Net_511 ,
            vminus => Net_299 ,
            vref => \ADC_1:Net_1448\ ,
            ext_vref => \ADC_1:Net_408\ ,
            clock => \ADC_1:sarClock_ff12\ ,
            sample_done => Net_1984 ,
            chan_id_valid => Net_1986 ,
            chan_id_3 => Net_1987_3 ,
            chan_id_2 => Net_1987_2 ,
            chan_id_1 => Net_1987_1 ,
            chan_id_0 => Net_1987_0 ,
            data_valid => Net_1988 ,
            data_11 => Net_1989_11 ,
            data_10 => Net_1989_10 ,
            data_9 => Net_1989_9 ,
            data_8 => Net_1989_8 ,
            data_7 => Net_1989_7 ,
            data_6 => Net_1989_6 ,
            data_5 => Net_1989_5 ,
            data_4 => Net_1989_4 ,
            data_3 => Net_1989_3 ,
            data_2 => Net_1989_2 ,
            data_1 => Net_1989_1 ,
            data_0 => Net_1989_0 ,
            tr_sar_out => Net_1985 ,
            irq => \ADC_1:Net_423\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
LNFE group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1_CYAMUXSIDE_A
        PORT MAP (
            muxin_32 => Net_2178 ,
            muxin_31 => Net_2178 ,
            muxin_30 => Net_338 ,
            muxin_29 => Net_2176 ,
            muxin_28 => Net_338 ,
            muxin_27 => Net_2174 ,
            muxin_26 => Net_338 ,
            muxin_25 => Net_2172 ,
            muxin_24 => Net_338 ,
            muxin_23 => Net_2170 ,
            muxin_22 => Net_338 ,
            muxin_21 => Net_2168 ,
            muxin_20 => Net_338 ,
            muxin_19 => Net_2166 ,
            muxin_18 => Net_338 ,
            muxin_17 => Net_2164 ,
            muxin_16 => Net_338 ,
            muxin_15 => Net_2162 ,
            muxin_14 => Net_338 ,
            muxin_13 => Net_2160 ,
            muxin_12 => Net_338 ,
            muxin_11 => Net_2158 ,
            muxin_10 => Net_338 ,
            muxin_9 => Net_2156 ,
            muxin_8 => Net_338 ,
            muxin_7 => Net_2154 ,
            muxin_6 => Net_338 ,
            muxin_5 => Net_2152 ,
            muxin_4 => Net_338 ,
            muxin_3 => Net_2149 ,
            muxin_2 => Net_338 ,
            muxin_1 => Net_2148 ,
            muxin_0 => Net_338 ,
            vout => Net_2182 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000000000000000000000000000000"
            muxin_width = 33
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1_CYAMUXSIDE_B
        PORT MAP (
            muxin_32 => Net_2178 ,
            muxin_31 => Net_184 ,
            muxin_30 => Net_2178 ,
            muxin_29 => Net_184 ,
            muxin_28 => Net_2176 ,
            muxin_27 => Net_184 ,
            muxin_26 => Net_2174 ,
            muxin_25 => Net_184 ,
            muxin_24 => Net_2172 ,
            muxin_23 => Net_184 ,
            muxin_22 => Net_2170 ,
            muxin_21 => Net_184 ,
            muxin_20 => Net_2168 ,
            muxin_19 => Net_184 ,
            muxin_18 => Net_2166 ,
            muxin_17 => Net_184 ,
            muxin_16 => Net_2164 ,
            muxin_15 => Net_184 ,
            muxin_14 => Net_2162 ,
            muxin_13 => Net_184 ,
            muxin_12 => Net_2160 ,
            muxin_11 => Net_184 ,
            muxin_10 => Net_2158 ,
            muxin_9 => Net_184 ,
            muxin_8 => Net_2156 ,
            muxin_7 => Net_184 ,
            muxin_6 => Net_2154 ,
            muxin_5 => Net_184 ,
            muxin_4 => Net_2152 ,
            muxin_3 => Net_184 ,
            muxin_2 => Net_2149 ,
            muxin_1 => Net_184 ,
            muxin_0 => Net_2148 ,
            vout => Net_2187 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000000000000000000000000000000000"
            muxin_width = 33
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------------------
   0 |   2 |     * |      NONE |         CMOS_OUT |            LED(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |             RX(0) | FB(Net_2099)
     |   5 |     * |      NONE |         CMOS_OUT |             TX(0) | In(Net_2100)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |   Pin_19_Addr0(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |   Pin_20_Addr1(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |         Pin_13(0) | Analog(Net_2172)
     |   1 |     * |      NONE |      HI_Z_ANALOG |         Pin_12(0) | Analog(Net_2170)
     |   2 |     * |      NONE |      HI_Z_ANALOG |         Pin_11(0) | Analog(Net_2168)
     |   3 |     * |      NONE |      HI_Z_ANALOG |         Pin_10(0) | Analog(Net_2166)
     |   4 |     * |      NONE |      HI_Z_ANALOG |          Pin_9(0) | Analog(Net_2164)
     |   5 |     * |      NONE |      HI_Z_ANALOG |          Pin_8(0) | Analog(Net_2162)
     |   6 |     * |      NONE |      HI_Z_ANALOG |          Pin_7(0) | Analog(Net_2160)
     |   7 |     * |      NONE |      HI_Z_ANALOG |          Pin_6(0) | Analog(Net_2158)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   2 |   1 |     * |      NONE |      HI_Z_ANALOG |         Pin_16(0) | Analog(Net_2178)
     |   2 |     * |      NONE |      HI_Z_ANALOG |         Pin_18(0) | Analog(Net_338)
     |   3 |     * |      NONE |      HI_Z_ANALOG |         Pin_15(0) | Analog(Net_2176)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         Pin_14(0) | Analog(Net_2174)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \ADC_1:Bypass(0)\ | Analog(\ADC_1:Net_408\)
-----+-----+-------+-----------+------------------+-------------------+------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |          Pin_5(0) | Analog(Net_2156)
     |   1 |     * |      NONE |      HI_Z_ANALOG |          Pin_1(0) | Analog(Net_2148)
     |   2 |     * |      NONE |      HI_Z_ANALOG |          Pin_2(0) | Analog(Net_2149)
     |   3 |     * |      NONE |      HI_Z_ANALOG |          Pin_3(0) | Analog(Net_2152)
     |   4 |     * |      NONE |      HI_Z_ANALOG |          Pin_4(0) | Analog(Net_2154)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         Pin_17(0) | Analog(Net_184)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |    \I2C_1:scl(0)\ | FB(Net_2057)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |    \I2C_1:sda(0)\ | FB(Net_2058)
-----------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.043ms
Digital Placement phase: Elapsed time ==> 0s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/8/route_arch-rrg.cydata" --vh2-path "TJ Temperature Spatial Profile_r.vh2" --pcf-path "TJ Temperature Spatial Profile.pco" --des-name "TJ Temperature Spatial Profile" --dsf-path "TJ Temperature Spatial Profile.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.162ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4145LQI-PS433
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.152ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.152ms
API generation phase: Elapsed time ==> 4s.247ms
Dependency generation phase: Elapsed time ==> 0s.035ms
Cleanup phase: Elapsed time ==> 0s.000ms
