// Seed: 2076743724
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    output uwire id_5
);
endmodule
module module_1 #(
    parameter id_2 = 32'd93
) (
    output supply1 id_0,
    input supply1 id_1,
    input tri0 _id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri0 id_7
    , id_15,
    input wire id_8,
    output wire id_9,
    input wor id_10,
    output wand id_11,
    output supply0 id_12,
    input wand id_13
);
  wire id_16;
  assign id_11.id_10 = 1;
  wire [id_2 : 1 'h0 &&  -1] id_17;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_10,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_9 = id_2;
endmodule
