/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [22:0] celloutsig_0_22z;
  wire [18:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_1_5z = ~in_data[144];
  assign celloutsig_1_10z = ~in_data[173];
  assign celloutsig_1_13z = ~celloutsig_1_11z;
  assign celloutsig_0_15z = ~celloutsig_0_12z;
  assign celloutsig_0_2z = ~celloutsig_0_0z;
  assign celloutsig_0_4z = ~((celloutsig_0_1z | 1'h1) & (in_data[62] | celloutsig_0_0z));
  assign celloutsig_1_18z = ~((celloutsig_1_10z | celloutsig_1_5z) & (celloutsig_1_16z[1] | celloutsig_1_0z));
  assign celloutsig_0_25z = ~((celloutsig_0_9z | 1'h1) & (celloutsig_0_15z | 1'h1));
  assign celloutsig_0_9z = celloutsig_0_8z[8] | ~(celloutsig_0_0z);
  assign celloutsig_0_17z = celloutsig_0_7z | ~(celloutsig_0_15z);
  assign celloutsig_0_5z = in_data[31] | celloutsig_0_4z;
  reg [4:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _15_ <= 5'h00;
    else _15_ <= { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_11z, 1'h1 };
  assign { _02_[4], _00_, _02_[2:1], _01_ } = _15_;
  assign celloutsig_0_18z = { celloutsig_0_10z[5:3], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_0z, 1'h1, celloutsig_0_12z, celloutsig_0_9z } / { 1'h1, celloutsig_0_8z[9:4], 1'h1, celloutsig_0_12z };
  assign celloutsig_1_4z = { in_data[97:96], celloutsig_1_3z, celloutsig_1_1z } === in_data[181:178];
  assign celloutsig_1_11z = { celloutsig_1_8z[8:3], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z } === { in_data[142:138], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_9z } === in_data[88:84];
  assign celloutsig_0_36z = { celloutsig_0_20z[2:0], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_21z } >= { celloutsig_0_19z, 1'h0, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[159:141] >= in_data[183:165];
  assign celloutsig_0_11z = { in_data[16:8], celloutsig_0_2z } >= { celloutsig_0_10z[4:2], 1'h1, celloutsig_0_10z };
  assign celloutsig_0_42z = { celloutsig_0_37z[3:1], celloutsig_0_19z } <= { celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_36z };
  assign celloutsig_0_7z = { in_data[45:40], celloutsig_0_0z, celloutsig_0_5z, 1'h1, celloutsig_0_2z, 2'h3, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } <= in_data[50:36];
  assign celloutsig_0_1z = in_data[44:34] <= in_data[15:5];
  assign celloutsig_1_3z = ! { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_41z = { celloutsig_0_11z, celloutsig_0_2z } || { celloutsig_0_23z[9:8], celloutsig_0_1z };
  assign celloutsig_1_12z = celloutsig_1_4z & ~(celloutsig_1_8z[5]);
  assign celloutsig_0_21z = celloutsig_0_14z & ~(celloutsig_0_9z);
  assign celloutsig_0_23z = celloutsig_0_14z ? celloutsig_0_20z[22:4] : { celloutsig_0_18z[7:2], celloutsig_0_10z, 1'h1, celloutsig_0_10z };
  assign celloutsig_0_0z = | in_data[13:9];
  assign celloutsig_1_2z = | { celloutsig_1_1z, in_data[104:103] };
  assign celloutsig_0_32z = | celloutsig_0_10z[4:1];
  assign celloutsig_1_7z = ^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_19z = ^ { in_data[56:52], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_37z = { celloutsig_0_22z[19:13], 1'h1 } >> { celloutsig_0_10z[1], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_32z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } >> { in_data[149:143], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_12z } >> { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_11z } >> { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_8z[12:11], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z } >> { in_data[63:59], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_8z[15:12], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_15z } >> { celloutsig_0_20z[16:2], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_7z, _02_[4], _00_, _02_[2:1], _01_ };
  assign celloutsig_0_8z = { in_data[18:17], 1'h1, celloutsig_0_4z, celloutsig_0_1z, 1'h1, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, 1'h1, celloutsig_0_5z, 3'h7, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z } - in_data[21:3];
  assign celloutsig_0_20z = { _02_[4], _00_, _02_[2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_8z } - { celloutsig_0_18z[8:4], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_19z, 1'h1, _02_[4], _00_, _02_[2:1], _01_, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_6z = ~((celloutsig_1_1z & in_data[145]) | celloutsig_1_1z);
  assign celloutsig_1_15z = ~((celloutsig_1_5z & celloutsig_1_4z) | celloutsig_1_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_10z[4] & in_data[49]) | celloutsig_0_7z);
  assign { _02_[3], _02_[0] } = { _00_, _01_ };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
