// Seed: 3313718864
module module_0 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    output supply0 id_7,
    output wor id_8,
    input supply1 id_9,
    input wor id_10
);
  parameter id_12 = -1;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input tri1 id_2,
    output wand id_3,
    output supply1 id_4,
    output tri0 id_5,
    output tri1 id_6
);
  always return -1;
  bit id_8, id_9, id_10;
  always id_1 <= id_8;
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_0,
      id_6,
      id_2,
      id_0,
      id_5,
      id_3,
      id_0,
      id_2
  );
  wire id_12;
  for (id_13 = id_11; id_12; id_5 = 1'b0) begin : LABEL_0
    begin : LABEL_0
      wire id_14;
      begin : LABEL_0
        assign id_9 = 1;
      end
    end
    wire id_15;
  end
endmodule
