#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 16 20:54:49 2019
# Process ID: 9408
# Current directory: /home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/cnna/xsim_script.tcl}
# Log file: /home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/xsim.log
# Journal file: /home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/cnna/xsim_script.tcl
# xsim {cnna} -autoloadwcfg -tclbatch {cnna.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source cnna.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group [add_wave_group wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_cnna_top/AESL_inst_cnna/interrupt -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_BRESP -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_BREADY -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_BVALID -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_RRESP -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_RDATA -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_RREADY -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_RVALID -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_ARREADY -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_ARVALID -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_ARADDR -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_WSTRB -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_WDATA -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_WREADY -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_WVALID -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_AWREADY -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_AWVALID -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/s_axi_axilite_AWADDR -into $wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set foddr_group [add_wave_group foddr(axi_master) -into $coutputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $foddr_group]
## set wdata_group [add_wave_group "Write Channel" -into $foddr_group]
## set ctrl_group [add_wave_group "Handshakes" -into $foddr_group]
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_BUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_BID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_BRESP -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_RRESP -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_RUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_RID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_RDATA -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_WUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_WID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_WDATA -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FOUT_DDR_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set fiddr_group [add_wave_group fiddr(axi_master) -into $cinputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $fiddr_group]
## set wdata_group [add_wave_group "Write Channel" -into $fiddr_group]
## set ctrl_group [add_wave_group "Handshakes" -into $fiddr_group]
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_BUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_BID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_BRESP -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_RRESP -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_RUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_RID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_RDATA -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_WUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_WID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_WDATA -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_FIN_DDR_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set wddr_group [add_wave_group wddr(axi_master) -into $cinputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $wddr_group]
## set wdata_group [add_wave_group "Write Channel" -into $wddr_group]
## set ctrl_group [add_wave_group "Handshakes" -into $wddr_group]
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_BUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_BID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_BRESP -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_RRESP -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_RUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_RID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_RDATA -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_WUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_WID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_WDATA -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/AESL_inst_cnna/m_axi_WEIGHTS_DDR_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_cnna_top/AESL_inst_cnna/ap_done -into $blocksiggroup
## add_wave /apatb_cnna_top/AESL_inst_cnna/ap_idle -into $blocksiggroup
## add_wave /apatb_cnna_top/AESL_inst_cnna/ap_ready -into $blocksiggroup
## add_wave /apatb_cnna_top/AESL_inst_cnna/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cnna_top/AESL_inst_cnna/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cnna_top/AESL_inst_cnna/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cnna_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cnna_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cnna_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_WEIGHTS_DDR -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_FIN_DDR -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_FOUT_DDR -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_wddr_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_fiddr_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_foddr_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_layer_wParaNext_memAddrBias_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_layer_iPara_width -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_layer_iPara_height -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_layer_iPara_ciAlign_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_layer_iPara_memAddrImgIn_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_layer_oPara_co_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_layer_oPara_memAddrImgOut_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnna_top/LENGTH_layer_oParaNext_co_V -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group [add_wave_group wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_cnna_top/axilite_INTERRUPT -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_BRESP -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/axilite_BREADY -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_BVALID -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_RRESP -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/axilite_RDATA -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/axilite_RREADY -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_RVALID -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_ARREADY -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_ARVALID -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_ARADDR -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/axilite_WSTRB -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/axilite_WDATA -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## add_wave /apatb_cnna_top/axilite_WREADY -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_WVALID -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_AWREADY -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_AWVALID -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/axilite_AWADDR -into $tb_wddr_V__fiddr_V__foddr_V__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__layer__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_foddr_group [add_wave_group foddr(axi_master) -into $tbcoutputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_foddr_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_foddr_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_foddr_group]
## add_wave /apatb_cnna_top/FOUT_DDR_BUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_BID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_BRESP -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_RRESP -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_RUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_RID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_RDATA -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_WUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_WID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_WDATA -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FOUT_DDR_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_fiddr_group [add_wave_group fiddr(axi_master) -into $tbcinputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_fiddr_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_fiddr_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_fiddr_group]
## add_wave /apatb_cnna_top/FIN_DDR_BUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_BID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_BRESP -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_RRESP -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_RUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_RID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_RDATA -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_WUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_WID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_WDATA -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/FIN_DDR_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_wddr_group [add_wave_group wddr(axi_master) -into $tbcinputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_wddr_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_wddr_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_wddr_group]
## add_wave /apatb_cnna_top/WEIGHTS_DDR_BUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_BID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_BRESP -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_RRESP -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_RUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_RID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_RDATA -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARID -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_WUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_WID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_WDATA -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWID -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_cnna_top/WEIGHTS_DDR_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## save_wave_config cnna.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "27265000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 27305 ns : File "/home/cqiu/work/prj/AIPrj/hlsProject/CNNAHLSPrj/CNNAHLSProject/HLS102CNNA190716a/ipcodeCNNA190716a/solution1/sim/verilog/cnna.autotb.v" Line 929
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 16 20:55:01 2019...
