

================================================================
== Vivado HLS Report for 'Conv_forward'
================================================================
* Date:           Mon Jan  7 16:14:02 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.718|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     2|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|         ?|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond1)
	4  / (exitcond1)
6 --> 
	7  / (!exitcond3)
	5  / (exitcond3)
7 --> 
	8  / (tmp_19)
	6  / (!tmp_19)
8 --> 
	9  / (tmp_20)
	7  / (!tmp_20)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @Padding([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [32 x i16]* %conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V)" [CNN/conv.hpp:77]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 13 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_output_data_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 14 'specmemcore' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @Padding([8 x i16]* %conv_layer1_2_2_2_1_2_2_2_input_data_V, [32 x i16]* %conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V)" [CNN/conv.hpp:77]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit4" [CNN/conv.hpp:79]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p_z_assign = phi i2 [ 0, %0 ], [ %filter_N, %.loopexit4.loopexit ]"   --->   Operation 17 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %p_z_assign, -2" [CNN/conv.hpp:79]   --->   Operation 18 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 19 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.56ns)   --->   "%filter_N = add i2 %p_z_assign, 1" [CNN/conv.hpp:79]   --->   Operation 20 'add' 'filter_N' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %.preheader47.preheader" [CNN/conv.hpp:79]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_z_assign, i3 0)" [CNN/conv.hpp:79]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i5 %tmp to i6" [CNN/conv.hpp:81]   --->   Operation 23 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader47" [CNN/conv.hpp:81]   --->   Operation 24 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [CNN/conv.hpp:108]   --->   Operation 25 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_x_assign = phi i2 [ 0, %.preheader47.preheader ], [ %i, %.preheader47.loopexit ]"   --->   Operation 26 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 27 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %p_x_assign, -2" [CNN/conv.hpp:81]   --->   Operation 28 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (1.56ns)   --->   "%i = add i2 %p_x_assign, 1" [CNN/conv.hpp:81]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit4.loopexit, label %.preheader46.preheader" [CNN/conv.hpp:81]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%v_2 = shl i2 %p_x_assign, 1" [CNN/conv.hpp:89]   --->   Operation 31 'shl' 'v_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%v_2_cast7 = zext i2 %v_2 to i3" [CNN/conv.hpp:89]   --->   Operation 32 'zext' 'v_2_cast7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%v_2_cast6 = zext i2 %v_2 to i32" [CNN/conv.hpp:89]   --->   Operation 33 'zext' 'v_2_cast6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%v_2_cast = zext i2 %v_2 to i4" [CNN/conv.hpp:89]   --->   Operation 34 'zext' 'v_2_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.65ns)   --->   "%vert_end = add i3 2, %v_2_cast7" [CNN/conv.hpp:90]   --->   Operation 35 'add' 'vert_end' <Predicate = (!exitcond2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%vert_end_cast = zext i3 %vert_end to i32" [CNN/conv.hpp:90]   --->   Operation 36 'zext' 'vert_end_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader46" [CNN/conv.hpp:83]   --->   Operation 37 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 38 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.88>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%p_y_assign = phi i2 [ 0, %.preheader46.preheader ], [ %j, %.preheader46.loopexit ]"   --->   Operation 39 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 40 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %p_y_assign, -2" [CNN/conv.hpp:83]   --->   Operation 41 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.56ns)   --->   "%j = add i2 %p_y_assign, 1" [CNN/conv.hpp:83]   --->   Operation 42 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader47.loopexit, label %1" [CNN/conv.hpp:83]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%horiz_start = shl i2 %p_y_assign, 1" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 44 'shl' 'horiz_start' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%horiz_start_cast5 = zext i2 %horiz_start to i3" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 45 'zext' 'horiz_start_cast5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%horiz_start_cast = zext i2 %horiz_start to i32" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 46 'zext' 'horiz_start_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.56ns)   --->   "%tmp1 = add i2 %horiz_start, %p_x_assign" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 47 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i2 %p_z_assign to i1" [CNN/conv.hpp:79]   --->   Operation 48 'trunc' 'tmp_40' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_40, i2 %tmp1)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_15 = zext i3 %tmp_s to i64" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85]   --->   Operation 50 'zext' 'tmp_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%conv_layer1_output_d = getelementptr [8 x i16]* %conv_layer1_2_2_2_1_2_2_2_output_data_V, i64 0, i64 %tmp_15" [CNN/conv.hpp:85]   --->   Operation 51 'getelementptr' 'conv_layer1_output_d' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (2.32ns)   --->   "store i16 0, i16* %conv_layer1_output_d, align 2" [CNN/conv.hpp:85]   --->   Operation 52 'store' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 53 [1/1] (1.65ns)   --->   "%horiz_end = add i3 2, %horiz_start_cast5" [CNN/conv.hpp:92]   --->   Operation 53 'add' 'horiz_end' <Predicate = (!exitcond1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%horiz_end_cast = zext i3 %horiz_end to i32" [CNN/conv.hpp:92]   --->   Operation 54 'zext' 'horiz_end_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_16 = zext i2 %horiz_start to i31" [CNN/conv.hpp:99]   --->   Operation 55 'zext' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.76ns)   --->   "br label %.loopexit" [CNN/conv.hpp:86]   --->   Operation 56 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader47"   --->   Operation 57 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_z_assign_2 = phi i2 [ 0, %1 ], [ %ch, %.loopexit.loopexit ]"   --->   Operation 58 'phi' 'p_z_assign_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 0)"   --->   Operation 59 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.95ns)   --->   "%exitcond3 = icmp eq i2 %p_z_assign_2, -2" [CNN/conv.hpp:86]   --->   Operation 60 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.56ns)   --->   "%ch = add i2 %p_z_assign_2, 1" [CNN/conv.hpp:86]   --->   Operation 61 'add' 'ch' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader46.loopexit, label %.preheader48.preheader" [CNN/conv.hpp:86]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i2 %p_z_assign_2 to i1" [CNN/conv.hpp:86]   --->   Operation 63 'trunc' 'tmp_41' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_41, i4 0)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 64 'bitconcatenate' 'tmp_17' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_53_cast = zext i5 %tmp_17 to i32" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 65 'zext' 'tmp_53_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_18 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_41, i2 0)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 66 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i3 %tmp_18 to i4" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 67 'zext' 'tmp_54_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.65ns)   --->   "%p_x_assign_2 = sub i4 %tmp_54_cast, %v_2_cast" [CNN/conv.hpp:99]   --->   Operation 68 'sub' 'p_x_assign_2' <Predicate = (!exitcond3)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_x_assign_2_cast = sext i4 %p_x_assign_2 to i32" [CNN/conv.hpp:99]   --->   Operation 69 'sext' 'p_x_assign_2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader48" [CNN/conv.hpp:95]   --->   Operation 70 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader46"   --->   Operation 71 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.47>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_x_assign_1 = phi i32 [ %v, %3 ], [ %v_2_cast6, %.preheader48.preheader ]"   --->   Operation 72 'phi' 'p_x_assign_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.47ns)   --->   "%tmp_19 = icmp slt i32 %p_x_assign_1, %vert_end_cast" [CNN/conv.hpp:95]   --->   Operation 73 'icmp' 'tmp_19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %.preheader.preheader, label %.loopexit.loopexit" [CNN/conv.hpp:95]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.76ns)   --->   "br label %.preheader" [CNN/conv.hpp:97]   --->   Operation 75 'br' <Predicate = (tmp_19)> <Delay = 1.76>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 76 'br' <Predicate = (!tmp_19)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.71>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%p_y_assign_1 = phi i32 [ %ho_1, %2 ], [ %horiz_start_cast, %.preheader.preheader ]"   --->   Operation 77 'phi' 'p_y_assign_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (2.47ns)   --->   "%tmp_20 = icmp slt i32 %p_y_assign_1, %horiz_end_cast" [CNN/conv.hpp:97]   --->   Operation 78 'icmp' 'tmp_20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %2, label %3" [CNN/conv.hpp:97]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_42 = shl i32 %p_y_assign_1, 2" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 80 'shl' 'tmp_42' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %p_x_assign_1, %tmp_42" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 81 'add' 'tmp2' <Predicate = (tmp_20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_21 = add i32 %tmp2, %tmp_53_cast" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 82 'add' 'tmp_21' <Predicate = (tmp_20)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_22 = sext i32 %tmp_21 to i64" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 83 'sext' 'tmp_22' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i32 %p_y_assign_1 to i31" [CNN/conv.hpp:99]   --->   Operation 84 'trunc' 'tmp_43' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (2.52ns)   --->   "%p_y_assign_s = sub i31 %tmp_43, %tmp_16" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 85 'sub' 'p_y_assign_s' <Predicate = (tmp_20)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %p_y_assign_s, i1 false)" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 86 'bitconcatenate' 'tmp_23' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %p_x_assign_2_cast, %tmp_23" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 87 'add' 'tmp3' <Predicate = (tmp_20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 88 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_25 = add i32 %tmp3, %p_x_assign_1" [CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99]   --->   Operation 88 'add' 'tmp_25' <Predicate = (tmp_20)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i32 %tmp_25 to i6" [CNN/conv.hpp:99]   --->   Operation 89 'trunc' 'tmp_44' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.82ns)   --->   "%tmp_24 = add i6 %tmp_44, %tmp_18_cast" [CNN/conv.hpp:99]   --->   Operation 90 'add' 'tmp_24' <Predicate = (tmp_20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%conv_layer1_a_slice_s = getelementptr [32 x i16]* %conv_layer1_2_2_2_1_2_2_2_a_slice_pad_data_V, i64 0, i64 %tmp_22" [CNN/conv.hpp:99]   --->   Operation 91 'getelementptr' 'conv_layer1_a_slice_s' <Predicate = (tmp_20)> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (2.32ns)   --->   "%conv_layer1_a_slice_1 = load i16* %conv_layer1_a_slice_s, align 2" [CNN/conv.hpp:99]   --->   Operation 92 'load' 'conv_layer1_a_slice_1' <Predicate = (tmp_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 93 [1/1] (2.55ns)   --->   "%ho_1 = add nsw i32 1, %p_y_assign_1" [CNN/conv.hpp:97]   --->   Operation 93 'add' 'ho_1' <Predicate = (tmp_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (2.55ns)   --->   "%v = add nsw i32 %p_x_assign_1, 1" [CNN/conv.hpp:95]   --->   Operation 94 'add' 'v' <Predicate = (!tmp_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader48" [CNN/conv.hpp:95]   --->   Operation 95 'br' <Predicate = (!tmp_20)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i6 %tmp_24 to i64" [CNN/conv.hpp:99]   --->   Operation 96 'sext' 'tmp_24_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%conv1_W_data_V_addr = getelementptr [16 x i10]* @conv1_W_data_V, i64 0, i64 %tmp_24_cast" [CNN/conv.hpp:99]   --->   Operation 97 'getelementptr' 'conv1_W_data_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/2] (2.32ns)   --->   "%conv_layer1_a_slice_1 = load i16* %conv_layer1_a_slice_s, align 2" [CNN/conv.hpp:99]   --->   Operation 98 'load' 'conv_layer1_a_slice_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_9 : Operation 99 [2/2] (3.25ns)   --->   "%conv1_W_data_V_load = load i10* %conv1_W_data_V_addr, align 2" [CNN/conv.hpp:99]   --->   Operation 99 'load' 'conv1_W_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 100 [1/2] (3.25ns)   --->   "%conv1_W_data_V_load = load i10* %conv1_W_data_V_addr, align 2" [CNN/conv.hpp:99]   --->   Operation 100 'load' 'conv1_W_data_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 16> <ROM>
ST_10 : Operation 101 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %conv_layer1_output_d, align 2" [CNN/conv.hpp:99]   --->   Operation 101 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 8.70>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%OP1_V = sext i16 %conv_layer1_a_slice_1 to i24" [CNN/conv.hpp:99]   --->   Operation 102 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%OP2_V = sext i10 %conv1_W_data_V_load to i24" [CNN/conv.hpp:99]   --->   Operation 103 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (3.36ns)   --->   "%p_Val2_4 = mul i24 %OP1_V, %OP2_V" [CNN/conv.hpp:99]   --->   Operation 104 'mul' 'p_Val2_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 105 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %conv_layer1_output_d, align 2" [CNN/conv.hpp:99]   --->   Operation 105 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_26 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %p_Val2_s, i8 0)" [CNN/conv.hpp:99]   --->   Operation 106 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (3.02ns)   --->   "%p_Val2_5 = add i24 %tmp_26, %p_Val2_4" [CNN/conv.hpp:99]   --->   Operation 107 'add' 'p_Val2_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_27 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_5, i32 8, i32 23)" [CNN/conv.hpp:99]   --->   Operation 108 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (2.32ns)   --->   "store i16 %tmp_27, i16* %conv_layer1_output_d, align 2" [CNN/conv.hpp:99]   --->   Operation 109 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader" [CNN/conv.hpp:97]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('filter_N') with incoming values : ('filter_N', CNN/conv.hpp:79) [10]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', CNN/conv.hpp:81) [20]  (1.77 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', CNN/conv.hpp:83) [34]  (1.77 ns)

 <State 5>: 3.89ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', CNN/conv.hpp:83) [34]  (0 ns)
	'shl' operation ('horiz_start', CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85) [40]  (0 ns)
	'add' operation ('tmp1', CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85) [43]  (1.56 ns)
	'getelementptr' operation ('conv_layer1_output_d', CNN/conv.hpp:85) [47]  (0 ns)
	'store' operation (CNN/conv.hpp:85) of constant 0 on array 'conv_layer1_2_2_2_1_2_2_2_output_data_V' [48]  (2.32 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v') with incoming values : ('v_2_cast6', CNN/conv.hpp:89) ('v', CNN/conv.hpp:95) [69]  (1.77 ns)

 <State 7>: 2.47ns
The critical path consists of the following:
	'phi' operation ('v') with incoming values : ('v_2_cast6', CNN/conv.hpp:89) ('v', CNN/conv.hpp:95) [69]  (0 ns)
	'icmp' operation ('tmp_19', CNN/conv.hpp:95) [70]  (2.47 ns)

 <State 8>: 8.72ns
The critical path consists of the following:
	'phi' operation ('ho') with incoming values : ('horiz_start_cast', CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:85) ('ho', CNN/conv.hpp:97) [75]  (0 ns)
	'sub' operation ('p_y_assign_s', CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99) [84]  (2.52 ns)
	'add' operation ('tmp3', CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99) [86]  (0 ns)
	'add' operation ('tmp_25', CNN/Tensor.h:55->CNN/Tensor.h:51->CNN/conv.hpp:99) [87]  (4.37 ns)
	'add' operation ('tmp_24', CNN/conv.hpp:99) [89]  (1.83 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv1_W_data_V_addr', CNN/conv.hpp:99) [91]  (0 ns)
	'load' operation ('conv1_W_data_V_load', CNN/conv.hpp:99) on array 'conv1_W_data_V' [95]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv1_W_data_V_load', CNN/conv.hpp:99) on array 'conv1_W_data_V' [95]  (3.25 ns)

 <State 11>: 8.7ns
The critical path consists of the following:
	'mul' operation ('p_Val2_4', CNN/conv.hpp:99) [97]  (3.36 ns)
	'add' operation ('__Val2__', CNN/conv.hpp:99) [100]  (3.02 ns)
	'store' operation (CNN/conv.hpp:99) of variable 'tmp_27', CNN/conv.hpp:99 on array 'conv_layer1_2_2_2_1_2_2_2_output_data_V' [102]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
