<h1 align="center">SKY130 - RTL-Synthesis-Workshop</h1>

TABLE OF CONTENTS

[**Day 1**:  Introduction to Verilog RTL design and Synthesis](https://github.com/drvasanthi/SKY130-RTL-Synthesis-Workshop/blob/main/README.md#1-introduction-to-verilog-rtl-design-and-synthesis)
[SKY130 RTL Introduction to open-source iverilog simulator ](https://github.com/drvasanthi/SKY130-RTL-Synthesis-Workshop#11-SKY130-rtl-introduction-to-open-source-iverilog-simulator)
[iverilog](https://github.com/mrshashi4u/RTL-Design-and-Synthesis#i--iverilog)
