// Seed: 3763757877
module module_0;
  wire id_2;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    output tri1 id_3,
    input uwire id_4
);
  assign id_3 = 1;
  wire id_6;
  wand id_7;
  assign id_7 = id_0;
  assign id_7 = 1;
  rpmos #(1) (id_1, 1 - id_4, 1, 1, 1, 1'b0);
  module_0();
  wire id_8;
endmodule
module module_2 (
    input  tri  id_0,
    output tri  id_1,
    input  tri0 id_2
);
  wire id_4;
  or (id_1, id_2, id_4);
  module_0();
endmodule
