//------------------------------------------------------------------------------
// Copyright (c) 2012 by Silicon Laboratories. 
// All rights reserved. This program and the accompanying materials
// are made available under the terms of the Silicon Laboratories End User 
// License Agreement which accompanies this distribution, and is available at
// http://developer.silabs.com/legal/version/v10/License_Agreement_v10.htm
// Original content and implementation provided by Silicon Laboratories.
//------------------------------------------------------------------------------
/// @file SI32_PMU_A_Type.h
//
// This file applies to the SIM3C1XX_PMU_A module
//
// Script: 0.58
// HAL Source: 0.1
// Version: 1

#ifndef __SI32_PMU_A_TYPE_H__
#define __SI32_PMU_A_TYPE_H__

// compiler dependencies
#include <stdbool.h>
#include "si32WideTypes.h"

// register definitions
#include "SI32_SIM3C1XX_PMU_A_Registers.h"

// support definitions
#include "SI32_PMU_A_Support.h"

#ifdef __cplusplus
extern "C" {
#endif


/// @fn _SI32_PMU_A_initialize(SI32_PMU_A_Type* basePointer,
///      uint32_t control,
///      uint32_t config,
///      uint32_t wakeen,
///      uwide16_t pwen,
///      uwide16_t pwpol)
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  control
///  Valid range is 5 bits.
///
/// @param[in]
///  config
///  Valid range is 16 bits.
///
/// @param[in]
///  wakeen
///  Valid range is 9 bits.
///
/// @param[in]
///  pwen
///  Valid range is 16 bits.
///
/// @param[in]
///  pwpol
///  Valid range is 16 bits.
///
void
_SI32_PMU_A_initialize(SI32_PMU_A_Type* /*basePointer*/,
   uint32_t, /*control*/
   uint32_t, /*config*/
   uint32_t, /*wakeen*/
   uwide16_t, /*pwen*/
   uwide16_t /*pwpol*/);
///
/// @def SI32_PMU_A_initialize(basePointer, control, config, wakeen, pwen, pwpol)
#define SI32_PMU_A_initialize(basePointer, control, config, wakeen, pwen, pwpol) do{  \
   basePointer->CONTROL.U32 = control;\
   basePointer->CONFIG.U32 = config;\
   basePointer->WAKEEN.U32 = wakeen;\
   basePointer->PWEN.U32 = pwen;\
   basePointer->PWPOL.U32 = pwpol;\
} while(0)


/// @fn _SI32_PMU_A_read_control(SI32_PMU_A_Type* basePointer)
///
/// @brief
/// Read CONTROL register.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PMU_A_read_control(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_read_control(basePointer)
#define SI32_PMU_A_read_control(basePointer) \
(basePointer->CONTROL.U32)


/// @fn _SI32_PMU_A_write_control(SI32_PMU_A_Type* basePointer,
///      uint32_t control)
///
/// @brief
/// Write to CONTROL register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  control
///  Valid range is 5 bits.
///
void
_SI32_PMU_A_write_control(SI32_PMU_A_Type* /*basePointer*/,
   uint32_t /*control*/);
///
/// @def SI32_PMU_A_write_control(basePointer, control)
#define SI32_PMU_A_write_control(basePointer, control) \
   (basePointer->CONTROL.U32 = control)


/// @fn _SI32_PMU_A_clear_wakeup_flags(SI32_PMU_A_Type* basePointer)
///
/// @brief
/// Clears all PMU status flags.
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_clear_wakeup_flags(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_clear_wakeup_flags(basePointer)
#define SI32_PMU_A_clear_wakeup_flags(basePointer) do{  \
     basePointer->CONTROL_CLR = SI32_PMU_A_CONTROL_WAKECLR_MASK;\
     basePointer->STATUS_CLR  = SI32_PMU_A_STATUS_PORF_MASK\
                              | SI32_PMU_A_STATUS_PM9EF_MASK;\
} while(0)


/// @fn _SI32_PMU_A_clear_por_flag(SI32_PMU_A_Type* basePointer)
///
/// @brief
/// Clears POR flag in the PMU.
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_clear_por_flag(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_clear_por_flag(basePointer)
#define SI32_PMU_A_clear_por_flag(basePointer) \
   (basePointer->STATUS_CLR  = SI32_PMU_A_STATUS_PORF_MASK)


/// @fn _SI32_PMU_A_clear_pmu_level_shifter_hold(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_clear_pmu_level_shifter_hold(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_clear_pmu_level_shifter_hold(basePointer)
#define SI32_PMU_A_clear_pmu_level_shifter_hold(basePointer) \
   (basePointer->CONTROL_CLR = SI32_PMU_A_CONTROL_PERILPEN_MASK)


/// @fn _SI32_PMU_A_clear_pin_level_shifter_hold(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_clear_pin_level_shifter_hold(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_clear_pin_level_shifter_hold(basePointer)
#define SI32_PMU_A_clear_pin_level_shifter_hold(basePointer) \
   (basePointer->CONTROL_CLR = SI32_PMU_A_CONTROL_PINLPEN_MASK)


/// @fn _SI32_PMU_A_enable_pin_wake(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_pin_wake(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_pin_wake(basePointer)
#define SI32_PMU_A_enable_pin_wake(basePointer) \
   (basePointer->CONTROL_SET = SI32_PMU_A_CONTROL_PWAKEEN_MASK)


/// @fn _SI32_PMU_A_disable_pin_wake(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_pin_wake(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_pin_wake(basePointer)
#define SI32_PMU_A_disable_pin_wake(basePointer) \
   (basePointer->CONTROL_CLR = SI32_PMU_A_CONTROL_PWAKEEN_MASK)


/// @fn _SI32_PMU_A_enable_asleep_pin_out(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_asleep_pin_out(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_asleep_pin_out(basePointer)
#define SI32_PMU_A_enable_asleep_pin_out(basePointer) \
   (basePointer->CONTROL_SET = SI32_PMU_A_CONTROL_PMUASLPEN_MASK)


/// @fn _SI32_PMU_A_disable_asleep_pin_out(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_asleep_pin_out(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_asleep_pin_out(basePointer)
#define SI32_PMU_A_disable_asleep_pin_out(basePointer) \
   (basePointer->CONTROL_CLR = SI32_PMU_A_CONTROL_PMUASLPEN_MASK)


/// @fn _SI32_PMU_A_read_config(SI32_PMU_A_Type* basePointer)
///
/// @brief
/// Read CONFIG register.
///
/// @param[in]
///  basePointer
///
uwide16_t
_SI32_PMU_A_read_config(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_read_config(basePointer)
#define SI32_PMU_A_read_config(basePointer) \
(basePointer->CONFIG.U32)


/// @fn _SI32_PMU_A_write_config(SI32_PMU_A_Type* basePointer,
///      uwide16_t config)
///
/// @brief
/// Write to CONFIG register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  config
///  Valid range is 16 bits.
///
void
_SI32_PMU_A_write_config(SI32_PMU_A_Type* /*basePointer*/,
   uwide16_t /*config*/);
///
/// @def SI32_PMU_A_write_config(basePointer, config)
#define SI32_PMU_A_write_config(basePointer, config) \
   (basePointer->CONFIG.U32 = config)


/// @fn _SI32_PMU_A_enable_rtc0_fail_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_rtc0_fail_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_rtc0_fail_reset(basePointer)
#define SI32_PMU_A_enable_rtc0_fail_reset(basePointer) \
   (basePointer->CONFIG_SET = SI32_PMU_A_CONFIG_RTC0FREN_MASK)


/// @fn _SI32_PMU_A_disable_rtc0_fail_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_rtc0_fail_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_rtc0_fail_reset(basePointer)
#define SI32_PMU_A_disable_rtc0_fail_reset(basePointer) \
   (basePointer->CONFIG_CLR = SI32_PMU_A_CONFIG_RTC0FREN_MASK)


/// @fn _SI32_PMU_A_enable_rtc0_alarm_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_rtc0_alarm_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_rtc0_alarm_reset(basePointer)
#define SI32_PMU_A_enable_rtc0_alarm_reset(basePointer) \
   (basePointer->CONFIG_SET = SI32_PMU_A_CONFIG_RTC0AREN_MASK)


/// @fn _SI32_PMU_A_disable_rtc0_alarm_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_rtc0_alarm_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_rtc0_alarm_reset(basePointer)
#define SI32_PMU_A_disable_rtc0_alarm_reset(basePointer) \
   (basePointer->CONFIG_CLR = SI32_PMU_A_CONFIG_RTC0AREN_MASK)


/// @fn _SI32_PMU_A_enable_comparator0_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_comparator0_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_comparator0_reset(basePointer)
#define SI32_PMU_A_enable_comparator0_reset(basePointer) \
   (basePointer->CONFIG_SET = SI32_PMU_A_CONFIG_CMP0REN_MASK)


/// @fn _SI32_PMU_A_disable_comparator0_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_comparator0_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_comparator0_reset(basePointer)
#define SI32_PMU_A_disable_comparator0_reset(basePointer) \
   (basePointer->CONFIG_CLR = SI32_PMU_A_CONFIG_CMP0REN_MASK)


/// @fn _SI32_PMU_A_enable_pin_wake_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_pin_wake_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_pin_wake_reset(basePointer)
#define SI32_PMU_A_enable_pin_wake_reset(basePointer) \
   (basePointer->CONFIG_SET = SI32_PMU_A_CONFIG_PWAKEREN_MASK)


/// @fn _SI32_PMU_A_disable_pin_wake_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_pin_wake_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_pin_wake_reset(basePointer)
#define SI32_PMU_A_disable_pin_wake_reset(basePointer) \
   (basePointer->CONFIG_CLR = SI32_PMU_A_CONFIG_PWAKEREN_MASK)


/// @fn _SI32_PMU_A_enable_lptimer0_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_lptimer0_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_lptimer0_reset(basePointer)
#define SI32_PMU_A_enable_lptimer0_reset(basePointer) \
   (basePointer->CONFIG_SET = SI32_PMU_A_CONFIG_LPT0REN_MASK)


/// @fn _SI32_PMU_A_disable_lptimer0_reset(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_lptimer0_reset(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_lptimer0_reset(basePointer)
#define SI32_PMU_A_disable_lptimer0_reset(basePointer) \
   (basePointer->CONFIG_CLR = SI32_PMU_A_CONFIG_LPT0REN_MASK)


/// @fn _SI32_PMU_A_read_status(SI32_PMU_A_Type* basePointer)
///
/// @brief
/// Returns STATUS register.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PMU_A_read_status(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_read_status(basePointer)
#define SI32_PMU_A_read_status(basePointer) \
(basePointer->STATUS.U32)


/// @fn _SI32_PMU_A_is_wakeup_event_flag_set(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PMU_A_is_wakeup_event_flag_set(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_is_wakeup_event_flag_set(basePointer)
#define SI32_PMU_A_is_wakeup_event_flag_set(basePointer) \
((bool) basePointer->STATUS.PM9EF)


/// @fn _SI32_PMU_A_is_pin_wakeup_event_flag_set(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PMU_A_is_pin_wakeup_event_flag_set(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_is_pin_wakeup_event_flag_set(basePointer)
#define SI32_PMU_A_is_pin_wakeup_event_flag_set(basePointer) \
((bool) basePointer->STATUS.PWAKEF)


/// @fn _SI32_PMU_A_is_power_on_reset_event_flag_set(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PMU_A_is_power_on_reset_event_flag_set(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_is_power_on_reset_event_flag_set(basePointer)
#define SI32_PMU_A_is_power_on_reset_event_flag_set(basePointer) \
((bool) basePointer->STATUS.PORF)


/// @fn _SI32_PMU_A_get_last_wakeup_source(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
SI32_PMU_Wakeup_Enum_Type
_SI32_PMU_A_get_last_wakeup_source(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_get_last_wakeup_source(basePointer)
#define SI32_PMU_A_get_last_wakeup_source(basePointer) \
   _SI32_PMU_A_get_last_wakeup_source(basePointer)


/// @fn _SI32_PMU_A_read_wakeen(SI32_PMU_A_Type* basePointer)
///
/// @brief
/// Read WAKEEN register.
///
/// @param[in]
///  basePointer
///
uint32_t
_SI32_PMU_A_read_wakeen(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_read_wakeen(basePointer)
#define SI32_PMU_A_read_wakeen(basePointer) \
(basePointer->WAKEEN.U32)


/// @fn _SI32_PMU_A_write_wakeen(SI32_PMU_A_Type* basePointer,
///      uint32_t wakeen)
///
/// @brief
/// Write to WAKEEN register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  wakeen
///  Valid range is 9 bits.
///
void
_SI32_PMU_A_write_wakeen(SI32_PMU_A_Type* /*basePointer*/,
   uint32_t /*wakeen*/);
///
/// @def SI32_PMU_A_write_wakeen(basePointer, wakeen)
#define SI32_PMU_A_write_wakeen(basePointer, wakeen) \
   (basePointer->WAKEEN.U32 = wakeen)


/// @fn _SI32_PMU_A_enable_rtc0_fail_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_rtc0_fail_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_rtc0_fail_wake_event(basePointer)
#define SI32_PMU_A_enable_rtc0_fail_wake_event(basePointer) \
   (basePointer->WAKEEN_SET = SI32_PMU_A_WAKEEN_RTC0FWEN_MASK)


/// @fn _SI32_PMU_A_disable_rtc0_fail_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_rtc0_fail_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_rtc0_fail_wake_event(basePointer)
#define SI32_PMU_A_disable_rtc0_fail_wake_event(basePointer) \
   (basePointer->WAKEEN_CLR = SI32_PMU_A_WAKEEN_RTC0FWEN_MASK)


/// @fn _SI32_PMU_A_enable_rtc0_alarm_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_rtc0_alarm_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_rtc0_alarm_wake_event(basePointer)
#define SI32_PMU_A_enable_rtc0_alarm_wake_event(basePointer) \
   (basePointer->WAKEEN_SET = SI32_PMU_A_WAKEEN_RTC0AWEN_MASK)


/// @fn _SI32_PMU_A_disable_rtc0_alarm_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_rtc0_alarm_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_rtc0_alarm_wake_event(basePointer)
#define SI32_PMU_A_disable_rtc0_alarm_wake_event(basePointer) \
   (basePointer->WAKEEN_CLR = SI32_PMU_A_WAKEEN_RTC0AWEN_MASK)


/// @fn _SI32_PMU_A_enable_comparator0_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_comparator0_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_comparator0_wake_event(basePointer)
#define SI32_PMU_A_enable_comparator0_wake_event(basePointer) \
   (basePointer->WAKEEN_SET = SI32_PMU_A_WAKEEN_CMP0WEN_MASK)


/// @fn _SI32_PMU_A_disable_comparator0_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_comparator0_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_comparator0_wake_event(basePointer)
#define SI32_PMU_A_disable_comparator0_wake_event(basePointer) \
   (basePointer->WAKEEN_CLR = SI32_PMU_A_WAKEEN_CMP0WEN_MASK)


/// @fn _SI32_PMU_A_enable_pin_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_pin_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_pin_wake_event(basePointer)
#define SI32_PMU_A_enable_pin_wake_event(basePointer) \
   (basePointer->WAKEEN_SET = SI32_PMU_A_WAKEEN_PWAKEWEN_MASK)


/// @fn _SI32_PMU_A_disable_pin_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_pin_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_pin_wake_event(basePointer)
#define SI32_PMU_A_disable_pin_wake_event(basePointer) \
   (basePointer->WAKEEN_CLR = SI32_PMU_A_WAKEEN_PWAKEWEN_MASK)


/// @fn _SI32_PMU_A_enable_lptimer0_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_lptimer0_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_lptimer0_wake_event(basePointer)
#define SI32_PMU_A_enable_lptimer0_wake_event(basePointer) \
   (basePointer->WAKEEN_SET = SI32_PMU_A_WAKEEN_LPT0WEN_MASK)


/// @fn _SI32_PMU_A_disable_lptimer0_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_lptimer0_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_lptimer0_wake_event(basePointer)
#define SI32_PMU_A_disable_lptimer0_wake_event(basePointer) \
   (basePointer->WAKEEN_CLR = SI32_PMU_A_WAKEEN_LPT0WEN_MASK)


/// @fn _SI32_PMU_A_enable_reset_pin_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_enable_reset_pin_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_enable_reset_pin_wake_event(basePointer)
#define SI32_PMU_A_enable_reset_pin_wake_event(basePointer) \
   (basePointer->WAKEEN_SET = SI32_PMU_A_WAKEEN_RSTWEN_MASK)


/// @fn _SI32_PMU_A_disable_reset_pin_wake_event(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
void
_SI32_PMU_A_disable_reset_pin_wake_event(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_disable_reset_pin_wake_event(basePointer)
#define SI32_PMU_A_disable_reset_pin_wake_event(basePointer) \
   (basePointer->WAKEEN_CLR = SI32_PMU_A_WAKEEN_RSTWEN_MASK)


/// @fn _SI32_PMU_A_read_pwen(SI32_PMU_A_Type* basePointer)
///
/// @brief
/// Read PWEN register.
///
/// @param[in]
///  basePointer
///
uwide16_t
_SI32_PMU_A_read_pwen(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_read_pwen(basePointer)
#define SI32_PMU_A_read_pwen(basePointer) \
(basePointer->PWEN.U32)


/// @fn _SI32_PMU_A_write_pwen(SI32_PMU_A_Type* basePointer,
///      uwide16_t pwen)
///
/// @brief
/// Write to PWEN register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  pwen
///  Valid range is 16 bits.
///
void
_SI32_PMU_A_write_pwen(SI32_PMU_A_Type* /*basePointer*/,
   uwide16_t /*pwen*/);
///
/// @def SI32_PMU_A_write_pwen(basePointer, pwen)
#define SI32_PMU_A_write_pwen(basePointer, pwen) \
   (basePointer->PWEN.U32 = pwen)


/// @fn _SI32_PMU_A_read_pwpol(SI32_PMU_A_Type* basePointer)
///
/// @brief
/// Read PWPOL register.
///
/// @param[in]
///  basePointer
///
uwide16_t
_SI32_PMU_A_read_pwpol(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_read_pwpol(basePointer)
#define SI32_PMU_A_read_pwpol(basePointer) \
(basePointer->PWPOL.U32)


/// @fn _SI32_PMU_A_write_pwpol(SI32_PMU_A_Type* basePointer,
///      uwide16_t pwpol)
///
/// @brief
/// Write to PWPOL register.
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  pwpol
///  Valid range is 16 bits.
///
void
_SI32_PMU_A_write_pwpol(SI32_PMU_A_Type* /*basePointer*/,
   uwide16_t /*pwpol*/);
///
/// @def SI32_PMU_A_write_pwpol(basePointer, pwpol)
#define SI32_PMU_A_write_pwpol(basePointer, pwpol) \
   (basePointer->PWPOL.U32 = pwpol)


/// @fn _SI32_PMU_A_set_pin_wake_events(SI32_PMU_A_Type* basePointer,
///      uwide16_t pwen,
///      uwide16_t pwpol)
///
/// @param[in]
///  basePointer
///
/// @param[in]
///  pwen
///  Valid range is 16 bits.
///  Write to PWEN register.
///
/// @param[in]
///  pwpol
///  Valid range is 16 bits.
///  Write to PWPOL register.
///
void
_SI32_PMU_A_set_pin_wake_events(SI32_PMU_A_Type* /*basePointer*/,
   uwide16_t, /*pwen*/
   uwide16_t /*pwpol*/);
///
/// @def SI32_PMU_A_set_pin_wake_events(basePointer, pwen, pwpol)
#define SI32_PMU_A_set_pin_wake_events(basePointer, pwen, pwpol) do{  \
   basePointer->PWEN.U32 = pwen;\
   basePointer->PWPOL.U32 = pwpol;\
} while(0)


/// @fn _SI32_PMU_A_is_rtc0_fail_wakeup_flag_set(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PMU_A_is_rtc0_fail_wakeup_flag_set(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_is_rtc0_fail_wakeup_flag_set(basePointer)
#define SI32_PMU_A_is_rtc0_fail_wakeup_flag_set(basePointer) \
((bool) basePointer->WAKESTATUS.RTC0FWF)


/// @fn _SI32_PMU_A_is_rtc0_alarm_wakeup_flag_set(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PMU_A_is_rtc0_alarm_wakeup_flag_set(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_is_rtc0_alarm_wakeup_flag_set(basePointer)
#define SI32_PMU_A_is_rtc0_alarm_wakeup_flag_set(basePointer) \
((bool) basePointer->WAKESTATUS.RTC0AWF)


/// @fn _SI32_PMU_A_is_comparator0_wakeup_flag_set(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PMU_A_is_comparator0_wakeup_flag_set(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_is_comparator0_wakeup_flag_set(basePointer)
#define SI32_PMU_A_is_comparator0_wakeup_flag_set(basePointer) \
((bool) basePointer->WAKESTATUS.CMP0WF)


/// @fn _SI32_PMU_A_is_pin_wakeup_flag_set(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PMU_A_is_pin_wakeup_flag_set(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_is_pin_wakeup_flag_set(basePointer)
#define SI32_PMU_A_is_pin_wakeup_flag_set(basePointer) \
((bool) basePointer->WAKESTATUS.PWAKEWF)


/// @fn _SI32_PMU_A_is_lptimer0_wakeup_flag_set(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PMU_A_is_lptimer0_wakeup_flag_set(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_is_lptimer0_wakeup_flag_set(basePointer)
#define SI32_PMU_A_is_lptimer0_wakeup_flag_set(basePointer) \
((bool) basePointer->WAKESTATUS.LPT0WF)


/// @fn _SI32_PMU_A_is_reset_pin_wakeup_flag_set(SI32_PMU_A_Type* basePointer)
///
/// @param[in]
///  basePointer
///
bool
_SI32_PMU_A_is_reset_pin_wakeup_flag_set(SI32_PMU_A_Type* /*basePointer*/);
///
/// @def SI32_PMU_A_is_reset_pin_wakeup_flag_set(basePointer)
#define SI32_PMU_A_is_reset_pin_wakeup_flag_set(basePointer) \
((bool) basePointer->WAKESTATUS.RSTWF)



#ifdef __cplusplus
}
#endif

#endif // __SI32_PMU_A_TYPE_H__

//-eof--------------------------------------------------------------------------
