
5. Printing statistics.

=== $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl ===

   Number of wires:                 65
   Number of wire bits:            147
   Number of public wires:          18
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $adff                           1
     $adffe                          9
     $and                           17
     $eq                             8
     $logic_not                      4
     $mux                           65
     $ne                             2
     $not                            6
     $pmux                           8
     $reduce_and                     2
     $reduce_bool                    3
     $reduce_or                      8

=== $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos ===

   Number of wires:                 22
   Number of wire bits:            405
   Number of public wires:          22
   Number of public wire bits:     405
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5

=== $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo ===

   Number of wires:                 60
   Number of wire bits:            557
   Number of public wires:          21
   Number of public wire bits:     296
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     $add                           64
     $adff                          41
     $adffe                        170
     $and                            8
     $eq                            22
     $logic_not                     10
     $mux                           86
     $pmux                          82
     $reduce_and                     8
     $reduce_bool                    4
     $sub                            2

=== $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad ===

   Number of wires:                 18
   Number of wire bits:            137
   Number of public wires:          18
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo ===

   Number of wires:                 45
   Number of wire bits:            458
   Number of public wires:          19
   Number of public wire bits:     210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                           64
     $adff                          41
     $adffe                         86
     $and                            8
     $logic_not                      2
     $mux                           86
     $not                            4
     $pmux                          82
     $reduce_and                     4
     $reduce_bool                    4
     $sub                            1

=== $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl ===

   Number of wires:                100
   Number of wire bits:            668
   Number of public wires:          31
   Number of public wire bits:     308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 86
     $add                           32
     $adff                          12
     $adffe                          7
     $and                          192
     $eq                            24
     $mux                           32
     $not                           13
     $or                           127
     $reduce_or                     24

=== mesi_isc ===

   Number of wires:                 29
   Number of wire bits:            237
   Number of public wires:          29
   Number of public wire bits:     237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== design hierarchy ===

   mesi_isc                          1
     $paramod$4e5c328ff2bdb2a4c6016eb98ccc18c59ee01246\mesi_isc_breq_fifos      0
       $paramod$d4ae6c2b4eeb60731e7c68a77cdcc338f295cc21\mesi_isc_basic_fifo      0
       $paramod$fb80c288aca372e4a5e7798364fc4a720db0b97e\mesi_isc_breq_fifos_cntl      0
     $paramod$b828cc30611bdce469c40d8785b1e3c45ce51919\mesi_isc_broad      0
       $paramod$089939ac0423498be06deb29cd3b3826a64addfd\mesi_isc_broad_cntl      0
       $paramod$99bf206c2597982ef9448cb8fcf80a42902f18e5\mesi_isc_basic_fifo      0

   Number of wires:                 29
   Number of wire bits:            237
   Number of public wires:          29
   Number of public wire bits:     237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

