// Seed: 1601216043
module module_0 ();
  assign id_1 = id_1;
  always @(id_2) begin : LABEL_0
    id_2 <= $display(id_2 < id_1);
  end
  wire id_3;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
