# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc Core.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY -O1 --top-module Core +define+TOP_TYPE=VCore +define+PRINTF_COND=!Core.reset +define+STOP_COND=!Core.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VCore -DVL_USER_FINISH -include VCore.h -Mdir /home/farooq/chisel-tutorial/test_run_dir/examples/Core -f /home/farooq/chisel-tutorial/test_run_dir/examples/Core/black_box_verilog_files.f --exe /home/farooq/chisel-tutorial/test_run_dir/examples/Core/Core-harness.cpp --trace"
S       265  2507960  1581853973   328580101  1581853973   328580101 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/Core.InsMem.mem.v"
T     83462  2507868  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore.cpp"
T      8999  2507867  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore.h"
T      1967  2507878  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore.mk"
T       573  2507847  1581853973   748590158  1581853973   748590158 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__Syms.cpp"
T       900  2507846  1581853973   748590158  1581853973   748590158 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__Syms.h"
T     27450  2507866  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__Trace.cpp"
T     83975  2507865  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__Trace__Slow.cpp"
T       748  2507963  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore___024unit.cpp"
T      1263  2507962  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore___024unit.h"
T       996  2507879  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__ver.d"
T         0        0  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore__verFiles.dat"
T      1229  2507869  1581853973   752590255  1581853973   752590255 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/VCore_classes.mk"
S        73  2507961  1581853973   328580101  1581853973   328580101 "/home/farooq/chisel-tutorial/test_run_dir/examples/Core/black_box_verilog_files.f"
S   5279832   399507  1570968047   894061117  1519110675           0 "/usr/bin/verilator_bin"
S    105853  2507843  1581853973   408582016  1581853973   408582016 "Core.v"
