<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>VPIDR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">VPIDR_EL2, Virtualization Processor ID Register</h1><p>The VPIDR_EL2 characteristics are:</p><h2>Purpose</h2>
          <p>Holds the value of the Virtualization Processor ID. This is the value returned by Non-secure EL1 reads of <a href="AArch64-midr_el1.html">MIDR_EL1</a>.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Virtualization registers functional group.</li><li>The Identification registers functional group.</li></ul><h2>Configuration</h2><p>AArch64 System register VPIDR_EL2
                is architecturally mapped to
              AArch32 System register <a href="AArch32-vpidr.html">VPIDR</a>.
          </p>
          <p>If EL2 is not implemented, reads of this register return the value of the <a href="AArch64-midr_el1.html">MIDR_EL1</a>, and writes to the register are ignored.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>VPIDR_EL2 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The VPIDR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#Implementer">Implementer</a></td><td class="lr" colspan="4"><a href="#Variant">Variant</a></td><td class="lr" colspan="4"><a href="#Architecture">Architecture</a></td><td class="lr" colspan="12"><a href="#PartNum">PartNum</a></td><td class="lr" colspan="4"><a href="#Revision">Revision</a></td></tr></tbody></table><h4 id="Implementer">Implementer, bits [31:24]
                  </h4>
              <p>The Implementer code. This field must hold an implementer code that has been assigned by ARM. Assigned codes include the following:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Hex representation</th>
                      <th>ASCII representation</th>
                      <th>Implementer</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>
                        <span class="hexnumber">0x41</span>
                      </td>
                      <td>A</td>
                      <td>ARM Limited</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x42</span>
                      </td>
                      <td>B</td>
                      <td>Broadcom Corporation</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x43</span>
                      </td>
                      <td>C</td>
                      <td>Cavium Inc.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x44</span>
                      </td>
                      <td>D</td>
                      <td>Digital Equipment Corporation</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x49</span>
                      </td>
                      <td>I</td>
                      <td>Infineon Technologies AG</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x4D</span>
                      </td>
                      <td>M</td>
                      <td>Motorola or Freescale Semiconductor Inc.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x4E</span>
                      </td>
                      <td>N</td>
                      <td>NVIDIA Corporation</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x50</span>
                      </td>
                      <td>P</td>
                      <td>Applied Micro Circuits Corporation</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x51</span>
                      </td>
                      <td>Q</td>
                      <td>Qualcomm Inc.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x56</span>
                      </td>
                      <td>V</td>
                      <td>Marvell International Ltd.</td>
                    </tr>
                    <tr>
                      <td>
                        <span class="hexnumber">0x69</span>
                      </td>
                      <td>i</td>
                      <td>Intel Corporation</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>ARM can assign codes that are not published in this manual. All values not assigned by ARM are reserved and must not be used.</p>
            <h4 id="Variant">Variant, bits [23:20]
                  </h4>
              <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.</p>
            <h4 id="Architecture">Architecture, bits [19:16]
                  </h4>
              <p>The permitted values of this field are:</p>
            <table class="valuetable"><tr><th>Architecture</th><th>Meaning</th></tr><tr><td class="bitfield">0001</td><td>
                  <p>ARMv4</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>ARMv4T</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>ARMv5 (obsolete)</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>ARMv5T</p>
                </td></tr><tr><td class="bitfield">0101</td><td>
                  <p>ARMv5TE</p>
                </td></tr><tr><td class="bitfield">0110</td><td>
                  <p>ARMv5TEJ</p>
                </td></tr><tr><td class="bitfield">0111</td><td>
                  <p>ARMv6</p>
                </td></tr><tr><td class="bitfield">1111</td><td>
                  <p>Architectural features are individually identified in the ID_* registers, see <span class="xref">'Identification registers, functional group' in the ARMv8 ARM, section G4.18.1</span>.</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <h4 id="PartNum">PartNum, bits [15:4]
                  </h4>
              <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> primary part number for the device.</p>
            
              <p>On processors implemented by ARM, if the top four bits of the primary part number are <span class="hexnumber">0x0</span> or <span class="hexnumber">0x7</span>, the variant and architecture are encoded differently.</p>
            <h4 id="Revision">Revision, bits [3:0]
                  </h4>
              <p>An <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> revision number for the device.</p>
            <div class="access_mechanisms"><h2>Accessing the VPIDR_EL2</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>VPIDR_EL2</td><td>11</td><td>100</td><td>0000</td><td>0000</td><td>000</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
