Timing Analyzer report for p1
Mon Mar 13 10:08:25 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 55. Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 58. Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 60. Fast 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 61. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 64. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; p1                                                      ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.2%      ;
;     Processor 3            ;   7.0%      ;
;     Processor 4            ;   5.6%      ;
;     Processors 5-8         ;   2.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                         ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; p1.sdc                                                                                                                ; OK     ; Mon Mar 13 10:08:21 2023 ;
; /acct/mjonker/csce-313-embedded-systems/313/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Mon Mar 13 10:08:21 2023 ;
; /acct/mjonker/csce-313-embedded-systems/313/db/ip/nios_system/submodules/altera_reset_controller.sdc                  ; OK     ; Mon Mar 13 10:08:21 2023 ;
; /acct/mjonker/csce-313-embedded-systems/313/db/ip/nios_system/submodules/nios_system_processor_cpu.sdc                ; OK     ; Mon Mar 13 10:08:21 2023 ;
+-----------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Clock Name                                                                   ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                         ; Targets                                                                          ;
+------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; altera_reserved_tck                                                          ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                ; { altera_reserved_tck }                                                          ;
; CLOCK_50                                                                     ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                                ; { CLOCK_50 }                                                                     ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] } ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0] ; { u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 81.25 MHz  ; 81.25 MHz       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
; 112.03 MHz ; 112.03 MHz      ; altera_reserved_tck                                                          ;      ;
; 113.9 MHz  ; 113.9 MHz       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;      ;
; 170.56 MHz ; 170.56 MHz      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                   ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 7.692  ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 11.220 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 34.137 ; 0.000         ;
; altera_reserved_tck                                                          ; 45.537 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                   ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.334 ; 0.000         ;
; altera_reserved_tck                                                          ; 0.402 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.404 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 14.000 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 14.092 ; 0.000         ;
; altera_reserved_tck                                                          ; 46.281 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                          ; 1.201 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 4.250 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 4.393 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                     ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 9.614  ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.694  ; 0.000         ;
; CLOCK_50                                                                     ; 9.884  ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.699 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.624 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 7.692 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 12.236     ;
; 7.692 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 12.236     ;
; 7.692 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 12.236     ;
; 7.692 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 12.236     ;
; 7.753 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.173     ;
; 7.753 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.173     ;
; 7.753 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.173     ;
; 7.753 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.173     ;
; 7.796 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 12.131     ;
; 7.857 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 12.068     ;
; 7.888 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[14]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.050     ;
; 7.888 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[5]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.050     ;
; 7.888 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[9]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.050     ;
; 7.888 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[8]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.050     ;
; 7.888 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[15]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 12.050     ;
; 7.891 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.035     ;
; 7.891 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.035     ;
; 7.891 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.035     ;
; 7.891 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.035     ;
; 7.891 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.035     ;
; 7.891 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.035     ;
; 7.891 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.035     ;
; 7.891 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.035     ;
; 7.906 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.020     ;
; 7.906 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.020     ;
; 7.906 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.020     ;
; 7.906 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.020     ;
; 7.917 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.009     ;
; 7.917 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.009     ;
; 7.917 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.009     ;
; 7.917 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 12.009     ;
; 7.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[30]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 11.985     ;
; 7.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[29]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 11.985     ;
; 7.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[4]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 11.985     ;
; 7.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[28]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 11.985     ;
; 7.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[25]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 11.985     ;
; 7.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[26]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 11.985     ;
; 7.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[27]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 11.985     ;
; 7.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[16]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.086     ; 11.985     ;
; 7.949 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[14]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.987     ;
; 7.949 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[5]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.987     ;
; 7.949 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[9]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.987     ;
; 7.949 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[8]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.987     ;
; 7.949 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[15]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.987     ;
; 7.955 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.973     ;
; 7.955 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.973     ;
; 7.955 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[2] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.973     ;
; 7.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[0]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.974     ;
; 7.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[1]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.974     ;
; 7.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[6]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.974     ;
; 7.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[3]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.974     ;
; 7.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[2]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.974     ;
; 7.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[13]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.974     ;
; 7.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[12]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.974     ;
; 7.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[21]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.974     ;
; 7.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[10]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.974     ;
; 7.988 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.938     ;
; 7.988 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.938     ;
; 7.988 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.938     ;
; 7.988 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.938     ;
; 8.002 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src2[1]               ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src1[0]                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.033      ; 11.827     ;
; 8.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 11.922     ;
; 8.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 11.922     ;
; 8.008 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[30]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.922     ;
; 8.008 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[29]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.922     ;
; 8.008 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[4]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.922     ;
; 8.008 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[28]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.922     ;
; 8.008 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[25]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.922     ;
; 8.008 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[26]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.922     ;
; 8.008 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[27]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.922     ;
; 8.008 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[16]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 11.922     ;
; 8.009 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.917     ;
; 8.009 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.917     ;
; 8.009 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.917     ;
; 8.009 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.917     ;
; 8.016 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.910     ;
; 8.016 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.910     ;
; 8.016 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[2] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.910     ;
; 8.017 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[0]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.911     ;
; 8.017 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[1]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.911     ;
; 8.017 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[6]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.911     ;
; 8.017 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[3]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.911     ;
; 8.017 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[2]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.911     ;
; 8.017 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[13]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.911     ;
; 8.017 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[12]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.911     ;
; 8.017 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[21]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.911     ;
; 8.017 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[10]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 11.911     ;
; 8.018 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 11.907     ;
; 8.018 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_ctrl_alu_subtract     ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src1[0]                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.023      ; 11.801     ;
; 8.021 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 11.904     ;
; 8.035 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_line_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.891     ;
; 8.035 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_line_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.891     ;
; 8.035 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_line_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.891     ;
; 8.035 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_line_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.891     ;
; 8.091 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.835     ;
; 8.091 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.835     ;
; 8.091 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.835     ;
; 8.091 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 11.835     ;
; 8.100 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 11.825     ;
; 8.112 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[14]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.824     ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                           ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 11.220 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 8.665      ;
; 11.245 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 8.640      ;
; 11.315 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.559      ;
; 11.339 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 8.598      ;
; 11.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.534      ;
; 11.340 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 8.597      ;
; 11.364 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 8.573      ;
; 11.365 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 8.572      ;
; 11.457 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.478      ;
; 11.482 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.453      ;
; 11.537 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 8.400      ;
; 11.562 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 8.375      ;
; 11.674 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                              ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 8.193      ;
; 11.705 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                              ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 8.162      ;
; 11.790 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.145      ;
; 11.802 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.133      ;
; 11.815 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.120      ;
; 11.827 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.108      ;
; 11.871 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.064      ;
; 11.878 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 8.065      ;
; 11.878 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 8.065      ;
; 11.878 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 8.065      ;
; 11.883 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.062      ;
; 11.883 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.062      ;
; 11.883 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.062      ;
; 11.896 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 8.039      ;
; 11.904 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.041      ;
; 11.904 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 8.041      ;
; 11.914 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 8.033      ;
; 11.914 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 8.033      ;
; 11.914 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 8.033      ;
; 11.914 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 8.033      ;
; 11.914 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 8.033      ;
; 11.914 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 8.033      ;
; 11.914 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 8.033      ;
; 11.914 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 8.033      ;
; 11.917 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 8.045      ;
; 11.936 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.999      ;
; 11.947 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.997      ;
; 11.958 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.985      ;
; 11.961 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.974      ;
; 11.964 ; nios_system:u0|nios_system_sram_controller:sram_controller|readdatavalid                                                                                                                         ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 7.903      ;
; 11.971 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 7.966      ;
; 11.973 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 7.959      ;
; 11.973 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 7.959      ;
; 11.973 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 7.959      ;
; 11.978 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 7.956      ;
; 11.978 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 7.956      ;
; 11.978 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 7.956      ;
; 11.989 ; nios_system:u0|nios_system_sram_controller:sram_controller|readdatavalid                                                                                                                         ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 7.878      ;
; 11.996 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 7.941      ;
; 11.999 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 7.935      ;
; 11.999 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 7.935      ;
; 11.999 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.926      ;
; 12.003 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[4]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.939      ;
; 12.009 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.927      ;
; 12.009 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.927      ;
; 12.009 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.927      ;
; 12.009 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.927      ;
; 12.009 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.927      ;
; 12.009 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.927      ;
; 12.009 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.927      ;
; 12.009 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 7.927      ;
; 12.016 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][5]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 7.935      ;
; 12.016 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][4]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 7.935      ;
; 12.016 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][3]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 7.935      ;
; 12.016 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 7.935      ;
; 12.016 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 7.935      ;
; 12.016 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][12]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 7.935      ;
; 12.016 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][11]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 7.935      ;
; 12.016 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][10]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 7.935      ;
; 12.028 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 7.934      ;
; 12.035 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.908      ;
; 12.044 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[4]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 7.880      ;
; 12.050 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|empty_dff                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.839      ;
; 12.051 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.836      ;
; 12.051 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.836      ;
; 12.053 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 7.902      ;
; 12.053 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 7.902      ;
; 12.057 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[2]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.886      ;
; 12.058 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.886      ;
; 12.065 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.860      ;
; 12.092 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.843      ;
; 12.097 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[3]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 7.865      ;
; 12.098 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[2]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 7.827      ;
; 12.110 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|usedw_is_2_dff                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.779      ;
; 12.111 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][5]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.829      ;
; 12.111 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][4]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.829      ;
; 12.111 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][3]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.829      ;
; 12.111 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.829      ;
; 12.111 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.829      ;
; 12.111 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][12]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.829      ;
; 12.111 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][11]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.829      ;
; 12.111 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][10]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 7.829      ;
; 12.117 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 7.818      ;
; 12.117 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[2]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 7.845      ;
; 12.126 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.750      ;
; 12.126 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.750      ;
; 12.127 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[3]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.817      ;
; 12.143 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[5]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 7.819      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 34.137 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.517      ;
; 34.138 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.516      ;
; 34.142 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.512      ;
; 34.223 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.363     ; 5.432      ;
; 34.425 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.229      ;
; 34.425 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.229      ;
; 34.425 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.229      ;
; 34.425 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.229      ;
; 34.425 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.229      ;
; 34.425 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.229      ;
; 34.425 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.229      ;
; 34.425 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.229      ;
; 34.428 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.225      ;
; 34.499 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.155      ;
; 34.503 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.151      ;
; 34.533 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 5.121      ;
; 34.583 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.070      ;
; 34.583 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.070      ;
; 34.583 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 5.070      ;
; 34.682 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.409     ; 4.927      ;
; 34.753 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.900      ;
; 34.846 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.409     ; 4.763      ;
; 34.881 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.409     ; 4.728      ;
; 34.881 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.423     ; 4.714      ;
; 34.886 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.423     ; 4.709      ;
; 34.889 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.364     ; 4.765      ;
; 34.899 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.423     ; 4.696      ;
; 34.901 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.423     ; 4.694      ;
; 34.911 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.423     ; 4.684      ;
; 34.934 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.423     ; 4.661      ;
; 34.943 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.409     ; 4.666      ;
; 34.945 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.409     ; 4.664      ;
; 34.947 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.401     ; 4.670      ;
; 34.973 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.409     ; 4.636      ;
; 35.071 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.913      ;
; 35.127 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 4.492      ;
; 35.128 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 4.491      ;
; 35.129 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 4.490      ;
; 35.136 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 4.483      ;
; 35.172 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.387     ; 4.459      ;
; 35.180 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 4.439      ;
; 35.196 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.387     ; 4.435      ;
; 35.200 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.387     ; 4.431      ;
; 35.208 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.387     ; 4.423      ;
; 35.214 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|s_mode                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.378     ; 4.426      ;
; 35.267 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.387     ; 4.364      ;
; 35.285 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.399     ; 4.334      ;
; 35.834 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.113      ;
; 35.836 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.111      ;
; 35.893 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 4.058      ;
; 35.904 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.043      ;
; 35.906 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.041      ;
; 35.907 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.040      ;
; 35.919 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.028      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.920 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.029      ;
; 35.963 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 3.988      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 35.992 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.957      ;
; 36.014 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 3.924      ;
; 36.022 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.925      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.135 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.806      ;
; 36.186 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 3.761      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.225 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.716      ;
; 36.406 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                   ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.557      ;
; 36.406 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                   ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 3.557      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.537 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.054      ; 4.535      ;
; 45.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 4.139      ;
; 46.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.841      ;
; 46.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.646      ;
; 46.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 3.590      ;
; 46.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 3.535      ;
; 46.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.405      ;
; 46.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 3.328      ;
; 46.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 3.273      ;
; 47.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 3.089      ;
; 47.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 3.050      ;
; 47.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 2.954      ;
; 47.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.933      ;
; 47.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.871      ;
; 47.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.811      ;
; 47.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.090      ; 2.808      ;
; 47.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.701      ;
; 47.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.657      ;
; 48.071 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 2.035      ;
; 48.821 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 1.285      ;
; 48.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 1.187      ;
; 93.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.249      ;
; 93.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.247      ;
; 93.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.243      ;
; 93.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.243      ;
; 93.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.240      ;
; 93.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.213      ;
; 93.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.211      ;
; 93.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.208      ;
; 93.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.207      ;
; 93.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.205      ;
; 93.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.999      ;
; 93.911 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.997      ;
; 93.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.994      ;
; 93.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.993      ;
; 93.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.991      ;
; 93.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.931      ;
; 94.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.865      ;
; 94.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.665      ;
; 94.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.665      ;
; 94.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.661      ;
; 94.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.632      ;
; 94.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.632      ;
; 94.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.523      ;
; 94.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.506      ;
; 94.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.506      ;
; 94.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.468      ;
; 94.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.452      ;
; 94.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.452      ;
; 94.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.430      ;
; 94.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.437      ;
; 94.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.432      ;
; 94.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.387      ;
; 94.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.387      ;
; 94.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.387      ;
; 94.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.387      ;
; 94.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.387      ;
; 94.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.387      ;
; 94.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.387      ;
; 94.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.387      ;
; 94.550 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.400      ;
; 94.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.377      ;
; 94.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.337      ;
; 94.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.337      ;
; 94.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.337      ;
; 94.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.337      ;
; 94.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.337      ;
; 94.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.337      ;
; 94.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.337      ;
; 94.590 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.337      ;
; 94.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.302      ;
; 94.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.302      ;
; 94.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.253      ;
; 94.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.198      ;
; 94.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.198      ;
; 94.716 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.198      ;
; 94.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.174      ;
; 94.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.174      ;
; 94.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.174      ;
; 94.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.174      ;
; 94.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.174      ;
; 94.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.174      ;
; 94.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.174      ;
; 94.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.174      ;
; 94.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.139      ;
; 94.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.143      ;
; 94.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.143      ;
; 94.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.151      ;
; 94.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.103      ;
; 94.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.978      ;
; 94.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.978      ;
; 94.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.962      ;
; 94.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.962      ;
; 94.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.964      ;
; 94.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.964      ;
; 94.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.964      ;
; 94.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.964      ;
; 94.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.964      ;
; 94.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.964      ;
; 94.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.964      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                               ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.965      ;
; 0.331 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[3]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.000      ;
; 0.334 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[5]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.003      ;
; 0.339 ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                               ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.993      ;
; 0.339 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[5]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.008      ;
; 0.344 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[3]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.013      ;
; 0.348 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[4]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.017      ;
; 0.349 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.018      ;
; 0.352 ; nios_system:u0|nios_system_rgb_resampler:rgb_resampler|stream_out_data[23]                                                                                                                                                 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.027      ;
; 0.355 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[1]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.026      ;
; 0.359 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.021      ;
; 0.362 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.024      ;
; 0.365 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.027      ;
; 0.367 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.029      ;
; 0.367 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[0]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.040      ;
; 0.368 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[5]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.039      ;
; 0.370 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.032      ;
; 0.372 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.034      ;
; 0.372 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.028      ;
; 0.374 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.036      ;
; 0.375 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[2]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.046      ;
; 0.377 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[4]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.046      ;
; 0.378 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.044      ;
; 0.380 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.036      ;
; 0.384 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.040      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[13]                                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[13]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[3]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[3]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][110]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][110]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][2]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][5]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][3]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][31]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][9]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][17]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][26]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][25]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a3~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.042      ;
; 0.388 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a3~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.042      ;
; 0.388 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.390 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.059      ;
; 0.391 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.060      ;
; 0.393 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.062      ;
; 0.393 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.062      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][111]                                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][111]                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][111]                                                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][111]                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][110]                                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][110]                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][0]                                                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][0]                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][110]                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[1]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem_used[0]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[1]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem_used[0]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.334 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[1]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.004      ;
; 0.334 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[2]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.004      ;
; 0.336 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 0.995      ;
; 0.336 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[7]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.006      ;
; 0.340 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[7]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.010      ;
; 0.341 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[18]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.011      ;
; 0.342 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[19]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.012      ;
; 0.343 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[4]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.008      ;
; 0.345 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[2]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.015      ;
; 0.345 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[11]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.015      ;
; 0.346 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[0]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.016      ;
; 0.346 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[3]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.016      ;
; 0.346 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[5]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.016      ;
; 0.348 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.004      ;
; 0.348 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[13]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.018      ;
; 0.348 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[23]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.018      ;
; 0.352 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[29]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.022      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[8]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.017      ;
; 0.355 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[11]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_data_module:nios_system_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.013      ;
; 0.355 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|writedata[2]       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_nios2_ocimem:the_nios_system_processor_cpu_nios2_ocimem|nios_system_processor_cpu_ociram_sp_ram_module:nios_system_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.031      ;
; 0.356 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[4]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.026      ;
; 0.357 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[5]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.027      ;
; 0.359 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[20]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.023      ;
; 0.360 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[24]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.024      ;
; 0.362 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[26]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.026      ;
; 0.363 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.022      ;
; 0.363 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[20]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.033      ;
; 0.365 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[22]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.029      ;
; 0.365 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[1]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.028      ;
; 0.365 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[1]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.030      ;
; 0.366 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[15]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.029      ;
; 0.367 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[2]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_data_module:nios_system_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.031      ;
; 0.369 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[3]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.039      ;
; 0.371 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.437      ; 1.030      ;
; 0.373 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_data[1]                                                                                  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.038      ;
; 0.374 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[11]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.037      ;
; 0.375 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[2]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.040      ;
; 0.375 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[6]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.045      ;
; 0.375 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_dp_offset[2]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_data_module:nios_system_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.039      ;
; 0.376 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[3]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.039      ;
; 0.378 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[25]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.048      ;
; 0.380 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[25]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.044      ;
; 0.382 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_dp_offset[1]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_data_module:nios_system_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.046      ;
; 0.383 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[6]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.047      ;
; 0.384 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_wr_active                                                                              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_active                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_data_first                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.384 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|has_pending_responses                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|pending_response_count[0]                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.669      ;
; 0.389 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.674      ;
; 0.390 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 0.674      ;
; 0.391 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[28]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.061      ;
; 0.393 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[27]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.057      ;
; 0.395 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_dp_offset[0]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_data_module:nios_system_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.443      ; 1.060      ;
; 0.398 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[9]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.106      ;
; 0.398 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[9]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.441      ; 1.061      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[4]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_count[1]                                                                                                     ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                            ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_write                                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                            ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_stall                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_instruction_master_limiter|has_pending_responses                     ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|i_read                                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_active                                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_st_bypass_delayed_started                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[3]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[1]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[0]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[6]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[5]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|W_debug_mode                                                                                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|latched_oci_tb_hbreak_req                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|W_ienable_reg_irq0                                                                             ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|W_ienable_reg_irq0                                                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[21]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.442      ; 1.066      ;
; 0.402 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[3]                                                                                                       ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000100000                                                                                              ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_next.010000000                                                                                               ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000000001                                                                                              ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|entries[1] ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|rd_address ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|rd_address                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|entries[0] ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|wr_address ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|wr_address                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_offset[1]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_instruction_master_limiter|pending_response_count[2]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.413 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.697      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.689      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.699      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.707      ;
; 0.443 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.711      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.712      ;
; 0.451 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[6]                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[11]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.720      ;
; 0.455 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.720      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.733      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.553 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.559 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[12]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.825      ;
; 0.563 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[14]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.564 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.829      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.844      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.846      ;
; 0.584 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 0.868      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.854      ;
; 0.600 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|DRsize.010                                                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|DRsize.100                                                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.870      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.616 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.883      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.899      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.905      ;
; 0.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.906      ;
; 0.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.908      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.911      ;
; 0.648 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[4]                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.914      ;
; 0.651 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.916      ;
; 0.652 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.917      ;
; 0.653 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.918      ;
; 0.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.921      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.928      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:u0|nios_system_vga:vga|s_mode                                                                                                                          ; nios_system:u0|nios_system_vga:vga|s_mode                                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.412 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.694      ;
; 0.414 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.096      ; 0.696      ;
; 0.421 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.686      ;
; 0.422 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.687      ;
; 0.424 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.688      ;
; 0.427 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.364      ; 1.013      ;
; 0.431 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[1]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[0]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_HS                                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[5]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[4]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[3]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[2]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[5]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.695      ;
; 0.432 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[6]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[3]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[2]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[1]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[0]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[5]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[3]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[2]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.696      ;
; 0.433 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.434 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[0]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.697      ;
; 0.435 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[4]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.699      ;
; 0.435 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[6]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.698      ;
; 0.445 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.709      ;
; 0.490 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.754      ;
; 0.491 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.755      ;
; 0.505 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.364      ; 1.091      ;
; 0.515 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.364      ; 1.101      ;
; 0.547 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.812      ;
; 0.557 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[7]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.821      ;
; 0.557 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[6]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.821      ;
; 0.599 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.864      ;
; 0.602 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[7]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; nios_system:u0|nios_system_vga:vga|VGA_BLANK                                                                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.866      ;
; 0.603 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.869      ;
; 0.605 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[7]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.868      ;
; 0.624 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[4]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.885      ;
; 0.626 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[1]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.887      ;
; 0.628 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.893      ;
; 0.628 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.893      ;
; 0.640 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.905      ;
; 0.644 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.908      ;
; 0.646 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.909      ;
; 0.648 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.911      ;
; 0.648 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.911      ;
; 0.650 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.916      ;
; 0.654 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.918      ;
; 0.656 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.920      ;
; 0.658 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.921      ;
; 0.659 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.923      ;
; 0.660 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.925      ;
; 0.662 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.926      ;
; 0.665 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.928      ;
; 0.667 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.931      ;
; 0.673 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.364      ; 1.259      ;
; 0.673 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.937      ;
; 0.674 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.937      ;
; 0.676 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.940      ;
; 0.678 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.943      ;
; 0.682 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.947      ;
; 0.682 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.947      ;
; 0.683 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.948      ;
; 0.684 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.948      ;
; 0.690 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.953      ;
; 0.694 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.958      ;
; 0.698 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.364      ; 1.284      ;
; 0.703 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.967      ;
; 0.703 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.967      ;
; 0.705 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.969      ;
; 0.706 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.970      ;
; 0.722 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.986      ;
; 0.722 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.986      ;
; 0.722 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.986      ;
; 0.723 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.987      ;
; 0.723 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.987      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 14.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.966      ;
; 14.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.966      ;
; 14.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.966      ;
; 14.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.966      ;
; 14.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.966      ;
; 14.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.966      ;
; 14.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.955      ;
; 14.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.955      ;
; 14.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.955      ;
; 14.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.955      ;
; 14.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.955      ;
; 14.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.955      ;
; 14.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.955      ;
; 14.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 5.955      ;
; 14.002 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.939      ;
; 14.002 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.939      ;
; 14.002 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.939      ;
; 14.002 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.939      ;
; 14.002 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.939      ;
; 14.002 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.939      ;
; 14.002 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.939      ;
; 14.002 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.939      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.947      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.935      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.963      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.963      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.963      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.963      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.963      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.963      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.963      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.947      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.947      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.947      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.947      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.947      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 5.947      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 5.938      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.963      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.935      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.935      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.935      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.935      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.935      ;
; 14.003 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 5.935      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.949      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.949      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.949      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.949      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.949      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.949      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.936      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.936      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.936      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.936      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.936      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.936      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.936      ;
; 14.023 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.936      ;
; 14.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.936      ;
; 14.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.936      ;
; 14.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.936      ;
; 14.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.936      ;
; 14.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.936      ;
; 14.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.936      ;
; 14.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 5.936      ;
; 14.031 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 5.904      ;
; 14.031 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 5.904      ;
; 14.031 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 5.904      ;
; 14.039 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.934      ;
; 14.039 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.934      ;
; 14.039 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.934      ;
; 14.039 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.934      ;
; 14.039 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.934      ;
; 14.039 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.934      ;
; 14.039 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.934      ;
; 14.039 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.934      ;
; 14.043 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.905      ;
; 14.043 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.905      ;
; 14.043 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.905      ;
; 14.043 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.905      ;
; 14.043 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.905      ;
; 14.043 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.905      ;
; 14.043 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.905      ;
; 14.043 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.905      ;
; 14.043 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.905      ;
; 14.048 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 5.905      ;
; 14.048 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 5.905      ;
; 14.048 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 5.905      ;
; 14.048 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.065     ; 5.905      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 14.092 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 5.809      ;
; 14.092 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 5.809      ;
; 14.092 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 5.809      ;
; 14.092 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.117     ; 5.809      ;
; 14.094 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.787      ;
; 14.094 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.137     ; 5.787      ;
; 14.120 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 5.783      ;
; 14.120 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 5.783      ;
; 14.120 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 5.783      ;
; 14.120 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 5.783      ;
; 14.120 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 5.783      ;
; 14.120 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 5.783      ;
; 14.120 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.115     ; 5.783      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.761      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.761      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.761      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.755      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.761      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.755      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.761      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.755      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.755      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 5.755      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.761      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.761      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.761      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.134     ; 5.761      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.791      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.791      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.791      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.791      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.791      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.791      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.791      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.791      ;
; 14.123 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.791      ;
; 14.132 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.768      ;
; 14.132 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.768      ;
; 14.132 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.768      ;
; 14.132 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.768      ;
; 14.132 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.768      ;
; 14.132 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.118     ; 5.768      ;
; 14.135 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 5.742      ;
; 14.135 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 5.742      ;
; 14.135 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 5.742      ;
; 14.135 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 5.742      ;
; 14.140 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.772      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.141 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.100     ; 5.777      ;
; 14.147 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.804      ;
; 14.147 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.804      ;
; 14.147 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.804      ;
; 14.147 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.804      ;
; 14.147 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.804      ;
; 14.147 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.067     ; 5.804      ;
; 14.158 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.790      ;
; 14.158 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.790      ;
; 14.158 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.790      ;
; 14.158 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.790      ;
; 14.158 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 5.790      ;
; 14.159 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.780      ;
; 14.159 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.780      ;
; 14.159 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.780      ;
; 14.159 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.780      ;
; 14.159 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.780      ;
; 14.159 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.780      ;
; 14.159 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.780      ;
; 14.159 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.780      ;
; 14.159 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 5.780      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 5.769      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 5.782      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.776      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.776      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.776      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.776      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 5.769      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 5.769      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 5.769      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.765      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 5.769      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.771      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.089     ; 5.769      ;
; 14.160 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.771      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.822      ;
; 46.281 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.085      ; 3.822      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 95.930 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.006      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 3.827      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.822      ;
; 96.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.822      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.802      ;
; 96.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.802      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.177      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.177      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.177      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.177      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.177      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.177      ;
; 96.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 3.177      ;
; 96.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.941      ;
; 96.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.941      ;
; 97.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.460      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.114      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.955      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.875      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.875      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.875      ;
; 98.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.875      ;
; 98.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.089 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.852      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.762      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.762      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.762      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.762      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.762      ;
; 98.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.762      ;
; 98.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.720      ;
; 98.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.720      ;
; 98.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.720      ;
; 98.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.720      ;
; 98.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.720      ;
; 98.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.720      ;
; 98.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.606      ;
; 98.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.606      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.466      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.466      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.617      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.617      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.617      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.617      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.617      ;
; 1.351  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.617      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.642      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.642      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.642      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.642      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.642      ;
; 1.375  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.642      ;
; 1.464  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.732      ;
; 1.464  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.732      ;
; 1.476  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.746      ;
; 1.476  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.746      ;
; 1.476  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.746      ;
; 1.476  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.746      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.517  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.797      ;
; 1.722  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.990      ;
; 2.036  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.316      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.769      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.769      ;
; 2.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.000      ;
; 2.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.000      ;
; 2.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.000      ;
; 2.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.000      ;
; 2.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.000      ;
; 2.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.000      ;
; 2.705  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.000      ;
; 3.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.636      ;
; 3.325  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.125      ; 3.636      ;
; 3.333  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.641      ;
; 3.333  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.641      ;
; 3.333  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.641      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.337  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.124      ; 3.647      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 3.529  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.126      ; 3.841      ;
; 53.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.294      ; 3.636      ;
; 53.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.294      ; 3.636      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[20]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.522      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.522      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.522      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.522      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.522      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.518      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.518      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.518      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.518      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.518      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.518      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.518      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.518      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[1]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.526      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[4]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.526      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[3]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.526      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[16]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.526      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[12]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.531      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[17]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.526      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[8]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.528      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[22]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.528      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[26]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.526      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[18]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.526      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[19]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.528      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[28]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.095      ; 4.531      ;
; 4.250 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|rd_valid[1]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.522      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[3]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[27]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[24]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[23]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[22]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[19]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[18]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.517      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.517      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.517      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.517      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.510      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[1]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.510      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[2]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.510      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[3]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.510      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[6]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.510      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.510      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[5]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.510      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[4]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 4.510      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.512      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.508      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.509      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.509      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.508      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.512      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.512      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.512      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.508      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.509      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.509      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.508      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.508      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.509      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.509      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.508      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.512      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.512      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.512      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.508      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.509      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.509      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 4.508      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.512      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.529      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.529      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_valid ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.529      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.529      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.529      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.529      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_valid          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.529      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.530      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.530      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.530      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|za_valid                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.529      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|rd_valid[2]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.529      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[2]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[1]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[0]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|init_done                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.101                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.101                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.111                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.010                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.000                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[1]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[0]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[2]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.011                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.010                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.111                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 4.520      ;
; 4.251 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.000                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 4.521      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 4.393 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.103      ;
; 4.401 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 5.124      ;
; 4.401 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 5.124      ;
; 4.401 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 5.124      ;
; 4.401 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 5.124      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 5.101      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 5.101      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 5.101      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 5.101      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 5.101      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 5.101      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 5.101      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 5.101      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.512      ; 5.101      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 5.109      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.526      ; 5.115      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 5.109      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 5.109      ;
; 4.403 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 5.109      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 5.144      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 5.144      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 5.144      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 5.144      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 5.144      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.551      ; 5.144      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[13]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[3]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.132      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.552      ; 5.145      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.552      ; 5.145      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.552      ; 5.145      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.552      ; 5.145      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.552      ; 5.145      ;
; 4.407 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.552      ; 5.145      ;
; 4.411 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 5.130      ;
; 4.411 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 5.130      ;
; 4.411 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 5.130      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[6]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 5.127      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[21]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 5.127      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[3]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 5.127      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[0]                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 5.127      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.413 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.123      ;
; 4.423 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.525      ; 5.134      ;
; 4.424 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][2]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 5.126      ;
; 4.424 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][5]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 5.126      ;
; 4.424 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][3]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 5.126      ;
; 4.424 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][31]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 5.126      ;
; 4.424 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][9]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 5.126      ;
; 4.424 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][17]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 5.126      ;
; 4.424 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][26]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 5.126      ;
; 4.424 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][25]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 5.126      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][30]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][26]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][24]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][10]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][6]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][16]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][15]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][27]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.430 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][0]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 5.103      ;
; 4.438 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 5.108      ;
; 4.438 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 5.108      ;
; 4.438 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 5.108      ;
; 4.438 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 5.108      ;
; 4.438 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 5.108      ;
; 4.438 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 5.108      ;
; 4.438 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 5.108      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.123      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 5.123      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[14]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.127      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[22]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.127      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[5]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.127      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[13]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.127      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[20]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.130      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[1]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.126      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[9]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.133      ; 5.126      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[8]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 5.130      ;
; 4.807 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[16]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.134      ; 5.127      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 57
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.123
Worst Case Available Settling Time: 33.298 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                   ; Note ;
+------------+-----------------+------------------------------------------------------------------------------+------+
; 88.46 MHz  ; 88.46 MHz       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
; 122.31 MHz ; 122.31 MHz      ; altera_reserved_tck                                                          ;      ;
; 124.02 MHz ; 124.02 MHz      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;      ;
; 188.47 MHz ; 188.47 MHz      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8.696  ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 11.937 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 34.694 ; 0.000         ;
; altera_reserved_tck                                                          ; 45.912 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.321 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.327 ; 0.000         ;
; altera_reserved_tck                                                          ; 0.354 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.355 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 14.621 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 14.669 ; 0.000         ;
; altera_reserved_tck                                                          ; 46.672 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                          ; 1.104 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 3.784 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 3.985 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 9.648  ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.686  ; 0.000         ;
; CLOCK_50                                                                     ; 9.879  ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.692 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.567 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 8.696 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.240     ;
; 8.696 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.240     ;
; 8.696 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.240     ;
; 8.696 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.240     ;
; 8.733 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.204     ;
; 8.733 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.204     ;
; 8.733 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.204     ;
; 8.733 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 11.204     ;
; 8.812 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 11.126     ;
; 8.838 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.098     ;
; 8.838 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.098     ;
; 8.838 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.098     ;
; 8.838 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.098     ;
; 8.844 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.092     ;
; 8.844 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.092     ;
; 8.844 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.092     ;
; 8.844 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.092     ;
; 8.849 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 11.090     ;
; 8.859 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.077     ;
; 8.859 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.077     ;
; 8.859 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.077     ;
; 8.859 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.077     ;
; 8.870 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.066     ;
; 8.870 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.066     ;
; 8.870 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.066     ;
; 8.870 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 11.066     ;
; 8.913 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[14]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 11.034     ;
; 8.913 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[5]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 11.034     ;
; 8.913 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[9]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 11.034     ;
; 8.913 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[8]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 11.034     ;
; 8.913 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[15]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 11.034     ;
; 8.919 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_ctrl_alu_subtract     ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src1[0]                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.004      ; 10.896     ;
; 8.938 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.998     ;
; 8.938 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.998     ;
; 8.938 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.998     ;
; 8.938 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.998     ;
; 8.939 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src2[1]               ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src1[0]                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 10.886     ;
; 8.942 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.994     ;
; 8.942 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.994     ;
; 8.942 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.994     ;
; 8.942 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.994     ;
; 8.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 10.992     ;
; 8.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 10.992     ;
; 8.947 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[2] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 10.992     ;
; 8.950 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[14]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 10.998     ;
; 8.950 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[5]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 10.998     ;
; 8.950 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[9]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 10.998     ;
; 8.950 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[8]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 10.998     ;
; 8.950 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[15]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 10.998     ;
; 8.954 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 10.984     ;
; 8.960 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 10.978     ;
; 8.966 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[30]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.977     ;
; 8.966 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[29]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.977     ;
; 8.966 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[4]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.977     ;
; 8.966 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[28]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.977     ;
; 8.966 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[25]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.977     ;
; 8.966 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[26]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.977     ;
; 8.966 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[27]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.977     ;
; 8.966 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[16]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 10.977     ;
; 8.975 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 10.963     ;
; 8.977 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[0]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 10.964     ;
; 8.977 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[1]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 10.964     ;
; 8.977 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[6]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 10.964     ;
; 8.977 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[3]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 10.964     ;
; 8.977 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[2]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 10.964     ;
; 8.977 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[13]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 10.964     ;
; 8.977 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[12]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 10.964     ;
; 8.977 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[21]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 10.964     ;
; 8.977 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[10]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 10.964     ;
; 8.984 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 10.956     ;
; 8.984 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 10.956     ;
; 8.984 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[2] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 10.956     ;
; 8.986 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 10.952     ;
; 9.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[30]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 10.941     ;
; 9.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[29]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 10.941     ;
; 9.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[4]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 10.941     ;
; 9.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[28]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 10.941     ;
; 9.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[25]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 10.941     ;
; 9.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[26]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 10.941     ;
; 9.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[27]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 10.941     ;
; 9.003 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[16]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.075     ; 10.941     ;
; 9.014 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[0]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 10.928     ;
; 9.014 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[1]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 10.928     ;
; 9.014 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[6]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 10.928     ;
; 9.014 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[3]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 10.928     ;
; 9.014 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[2]            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 10.928     ;
; 9.014 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[13]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 10.928     ;
; 9.014 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[12]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 10.928     ;
; 9.014 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[21]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 10.928     ;
; 9.014 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[10]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.077     ; 10.928     ;
; 9.024 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.912     ;
; 9.024 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.912     ;
; 9.024 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.912     ;
; 9.024 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.912     ;
; 9.037 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_line_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.899     ;
; 9.037 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_line_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.899     ;
; 9.037 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_line_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.899     ;
; 9.037 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_line_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 10.899     ;
; 9.054 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 10.884     ;
; 9.055 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5]  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[14]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 10.892     ;
+-------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                           ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 11.937 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.962      ;
; 11.957 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.120     ; 7.942      ;
; 11.979 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.967      ;
; 11.981 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.965      ;
; 11.999 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.947      ;
; 12.001 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.945      ;
; 12.031 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.858      ;
; 12.051 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.838      ;
; 12.077 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.867      ;
; 12.097 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.847      ;
; 12.163 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.783      ;
; 12.183 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.763      ;
; 12.371 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.573      ;
; 12.380 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.564      ;
; 12.391 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.553      ;
; 12.392 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                              ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.491      ;
; 12.400 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.544      ;
; 12.412 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                              ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.471      ;
; 12.456 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.488      ;
; 12.476 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.468      ;
; 12.520 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.424      ;
; 12.540 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.404      ;
; 12.559 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.387      ;
; 12.562 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.391      ;
; 12.562 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.391      ;
; 12.562 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.391      ;
; 12.564 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 7.392      ;
; 12.564 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 7.392      ;
; 12.564 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 7.392      ;
; 12.579 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.367      ;
; 12.583 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.372      ;
; 12.583 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.372      ;
; 12.593 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.364      ;
; 12.593 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.364      ;
; 12.593 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.364      ;
; 12.593 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.364      ;
; 12.593 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.364      ;
; 12.593 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.364      ;
; 12.593 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.364      ;
; 12.593 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 7.364      ;
; 12.652 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.292      ;
; 12.655 ; nios_system:u0|nios_system_sram_controller:sram_controller|readdatavalid                                                                                                                         ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.228      ;
; 12.656 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.287      ;
; 12.656 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.287      ;
; 12.656 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 7.287      ;
; 12.658 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.288      ;
; 12.658 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.288      ;
; 12.658 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 7.288      ;
; 12.672 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 7.272      ;
; 12.675 ; nios_system:u0|nios_system_sram_controller:sram_controller|readdatavalid                                                                                                                         ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.208      ;
; 12.677 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.268      ;
; 12.677 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 7.268      ;
; 12.687 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.260      ;
; 12.687 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.260      ;
; 12.687 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.260      ;
; 12.687 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.260      ;
; 12.687 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.260      ;
; 12.687 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.260      ;
; 12.687 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.260      ;
; 12.687 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 7.260      ;
; 12.688 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][5]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.271      ;
; 12.688 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][4]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.271      ;
; 12.688 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][3]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.271      ;
; 12.688 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.271      ;
; 12.688 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.271      ;
; 12.688 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][12]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.271      ;
; 12.688 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][11]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.271      ;
; 12.688 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][10]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 7.271      ;
; 12.712 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 7.251      ;
; 12.712 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 7.251      ;
; 12.714 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 7.187      ;
; 12.714 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 7.187      ;
; 12.714 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 7.259      ;
; 12.738 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|empty_dff                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.165      ;
; 12.738 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.217      ;
; 12.749 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_datain_reg0                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.524      ;
; 12.751 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.202      ;
; 12.752 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|usedw_is_2_dff                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 7.151      ;
; 12.770 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.183      ;
; 12.780 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 7.155      ;
; 12.782 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][5]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 7.167      ;
; 12.782 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][4]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 7.167      ;
; 12.782 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][3]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 7.167      ;
; 12.782 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 7.167      ;
; 12.782 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 7.167      ;
; 12.782 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][12]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 7.167      ;
; 12.782 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][11]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 7.167      ;
; 12.782 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][10]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 7.167      ;
; 12.791 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[4]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 7.161      ;
; 12.793 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 7.180      ;
; 12.794 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|usedw_is_2_dff                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.156      ;
; 12.794 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 7.141      ;
; 12.796 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|usedw_is_2_dff                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 7.154      ;
; 12.806 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.147      ;
; 12.806 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 7.147      ;
; 12.808 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.083      ;
; 12.808 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.083      ;
; 12.820 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[4]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 7.114      ;
; 12.822 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 7.133      ;
; 12.830 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 7.071      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 34.694 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 5.006      ;
; 34.694 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 5.006      ;
; 34.698 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 5.002      ;
; 34.768 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.318     ; 4.933      ;
; 34.961 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.739      ;
; 34.961 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.739      ;
; 34.961 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.739      ;
; 34.961 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.739      ;
; 34.961 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.739      ;
; 34.961 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.739      ;
; 34.961 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.739      ;
; 34.961 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.739      ;
; 34.968 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.731      ;
; 35.028 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.672      ;
; 35.032 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.668      ;
; 35.058 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.642      ;
; 35.086 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.613      ;
; 35.086 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.613      ;
; 35.086 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.613      ;
; 35.135 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.519      ;
; 35.256 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.320     ; 4.443      ;
; 35.284 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.370      ;
; 35.319 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.335      ;
; 35.321 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 4.319      ;
; 35.324 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 4.316      ;
; 35.334 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 4.306      ;
; 35.337 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 4.303      ;
; 35.344 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 4.296      ;
; 35.370 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.379     ; 4.270      ;
; 35.379 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.275      ;
; 35.379 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.275      ;
; 35.385 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.319     ; 4.315      ;
; 35.389 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.357     ; 4.273      ;
; 35.405 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.365     ; 4.249      ;
; 35.548 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.437      ;
; 35.555 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.109      ;
; 35.558 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.106      ;
; 35.562 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.102      ;
; 35.562 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.102      ;
; 35.602 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 4.062      ;
; 35.604 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.343     ; 4.072      ;
; 35.620 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.343     ; 4.056      ;
; 35.623 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.343     ; 4.053      ;
; 35.632 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.343     ; 4.044      ;
; 35.673 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|s_mode                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.334     ; 4.012      ;
; 35.685 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.343     ; 3.991      ;
; 35.719 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.355     ; 3.945      ;
; 36.117 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 3.839      ;
; 36.124 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 3.832      ;
; 36.179 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.059     ; 3.781      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.201 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.757      ;
; 36.219 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 3.737      ;
; 36.226 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 3.730      ;
; 36.281 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.059     ; 3.679      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.303 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 3.655      ;
; 36.333 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 3.614      ;
; 36.337 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 3.619      ;
; 36.340 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 3.616      ;
; 36.420 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 3.536      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.425 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.525      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.527 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 3.423      ;
; 36.538 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 3.418      ;
; 36.670 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 3.284      ;
; 36.713 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                   ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 3.260      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.912 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 4.233      ;
; 46.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.810      ;
; 46.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.546      ;
; 46.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.335      ;
; 46.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 3.324      ;
; 46.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.293      ;
; 47.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.155      ;
; 47.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.041      ;
; 47.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.174      ; 2.990      ;
; 47.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.830      ;
; 47.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.742      ;
; 47.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.727      ;
; 47.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.707      ;
; 47.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.660      ;
; 47.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.615      ;
; 47.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.596      ;
; 47.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 2.437      ;
; 47.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.436      ;
; 48.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.821      ;
; 49.010 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 1.165      ;
; 49.115 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 1.059      ;
; 94.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.787      ;
; 94.134 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.785      ;
; 94.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.782      ;
; 94.138 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.781      ;
; 94.140 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.779      ;
; 94.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.672      ;
; 94.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.670      ;
; 94.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.667      ;
; 94.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.666      ;
; 94.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.664      ;
; 94.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.577      ;
; 94.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.575      ;
; 94.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.572      ;
; 94.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.571      ;
; 94.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.569      ;
; 94.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.465      ;
; 94.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.350      ;
; 94.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.272      ;
; 94.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.272      ;
; 94.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.255      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.157      ;
; 94.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.157      ;
; 94.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.062      ;
; 94.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.062      ;
; 94.878 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.058      ;
; 94.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.066      ;
; 94.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.066      ;
; 94.896 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.024      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.000      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.000      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.000      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.000      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.000      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.000      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.000      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.000      ;
; 94.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.000      ;
; 94.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.984      ;
; 94.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.957      ;
; 94.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.957      ;
; 94.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.957      ;
; 95.007 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.954      ;
; 95.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.906      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.885      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.885      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.885      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.885      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.885      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.885      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.885      ;
; 95.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.885      ;
; 95.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.814      ;
; 95.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.805      ;
; 95.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.805      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.790      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.790      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.790      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.790      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.790      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.790      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.790      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.790      ;
; 95.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.790      ;
; 95.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.694      ;
; 95.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.699      ;
; 95.240 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.699      ;
; 95.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.685      ;
; 95.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.662      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.632      ;
; 95.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.632      ;
; 95.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.595      ;
; 95.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.595      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.580      ;
; 95.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.580      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                        ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.321 ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.906      ;
; 0.323 ; nios_system:u0|nios_system_rgb_resampler:rgb_resampler|stream_out_data[23]                                                                                                                   ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.930      ;
; 0.331 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[5]                                                                         ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.933      ;
; 0.332 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[3]                                                                         ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.934      ;
; 0.334 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[5]                                                                         ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.936      ;
; 0.338 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                   ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                   ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]          ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]          ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]          ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]          ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]          ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[13]                                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[13]                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                   ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                   ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                   ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[3]                                   ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[3]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                   ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                   ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][110]                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][110]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[3]                                                                         ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.942      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][2]                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][5]                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][3]                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][31]                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][31]                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][9]                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][17]                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][17]                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][26]                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][26]                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][25]                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][25]                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.345 ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.930      ;
; 0.345 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[4]                                                                         ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.947      ;
; 0.348 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                      ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.950      ;
; 0.351 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[1]                                                                            ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.954      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][111]                                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][111]                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][111]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][111]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rdata_fifo|mem[1][0]                                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rdata_fifo|mem[1][0]                                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rdata_fifo|mem[1][1]                                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rdata_fifo|mem[1][1]                                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[0]                                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[1]                                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rdata_fifo|mem_used[0]                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rdata_fifo|mem_used[0]                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rdata_fifo|mem_used[1]                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rdata_fifo|mem_used[1]                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][110]                                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][110]                                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_jtag:jtag|woverflow                                                                                                                                               ; nios_system:u0|nios_system_jtag:jtag|woverflow                                                                                                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_jtag:jtag|rvalid                                                                                                                                                  ; nios_system:u0|nios_system_jtag:jtag|rvalid                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full     ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][0]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][0]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_rgb_resampler:rgb_resampler|slave_readdata[0]                                                                                                                     ; nios_system:u0|nios_system_rgb_resampler:rgb_resampler|slave_readdata[0]                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[0]                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem_used[1]                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[1]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem_used[0]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|use_reg                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|address_reg[1]                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|count[0]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][83]                    ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[1][83]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][111]                                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][111]                                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                  ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                          ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[2]                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[2][71]                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[2][71]                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.327 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|writedata[2]       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_nios2_ocimem:the_nios_system_processor_cpu_nios2_ocimem|nios_system_processor_cpu_ociram_sp_ram_module:nios_system_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.934      ;
; 0.337 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_wr_active                                                                              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_active                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_data_first                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[2]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.938      ;
; 0.338 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|has_pending_responses                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[1]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.939      ;
; 0.339 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 0.930      ;
; 0.339 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|pending_response_count[0]                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[7]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.940      ;
; 0.340 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[0]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.941      ;
; 0.341 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[2]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.942      ;
; 0.341 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[5]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.942      ;
; 0.341 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[4]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.937      ;
; 0.343 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[7]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[18]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[23]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.944      ;
; 0.344 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_data[1]                                                                                  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.940      ;
; 0.344 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[13]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.945      ;
; 0.344 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[19]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.945      ;
; 0.345 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[11]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.946      ;
; 0.347 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[3]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 0.948      ;
; 0.348 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.608      ;
; 0.349 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.608      ;
; 0.350 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 0.938      ;
; 0.352 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[3]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[1]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[0]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[6]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[5]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[4]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[3]                                                                                                       ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000100000                                                                                              ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_count[1]                                                                                                     ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_next.010000000                                                                                               ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000000001                                                                                              ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|entries[1] ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|entries[1]                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|rd_address ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|rd_address                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|entries[0] ; nios_system:u0|nios_system_sdram_controller:sdram_controller|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module|entries[0]                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                            ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_write                                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                            ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_stall                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_active                                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_fill_has_started                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_ld_bypass_delayed_started                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_st_bypass_delayed_started                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_data_cnt[2]                                                                            ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_data_cnt[1]                                                                            ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_fill_dp_offset[2]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_fill_dp_offset[1]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[7]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[6]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[5]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[4]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[3]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[2]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[1]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[0]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_active                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_active                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|W_debug_mode                                                                                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|latched_oci_tb_hbreak_req                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|W_ienable_reg_irq0                                                                             ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|W_ienable_reg_irq0                                                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                    ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                    ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                    ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                   ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[2]                                                                                                       ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[1]                                                                                                       ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[0]                                                                                                       ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|init_done                                                                                                      ; nios_system:u0|nios_system_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.101                                                                                                     ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.101                                                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.101                                                                                                    ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.000                                                                                                     ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.000                                                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[1]                                                                                                     ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[0]                                                                                                     ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[2]                                                                                                     ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.000                                                                                                    ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_refs[1]                                                                                                      ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_refs[1]                                                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_refs[0]                                                                                                      ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_refs[2]                                                                                                      ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.640      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.626      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.397 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.644      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.650      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.651      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.653      ;
; 0.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.656      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[6]                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[11]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.420 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.507 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.752      ;
; 0.513 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[12]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.755      ;
; 0.517 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.517 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[14]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.533 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.793      ;
; 0.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.775      ;
; 0.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.786      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.792      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.795      ;
; 0.554 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|DRsize.010                                                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.556 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|DRsize.100                                                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.800      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.805      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.811      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.812      ;
; 0.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.812      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.818      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.829      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.593 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.835      ;
; 0.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.836      ;
; 0.594 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[4]                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.836      ;
; 0.595 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.837      ;
; 0.597 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.839      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.847      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; nios_system:u0|nios_system_vga:vga|s_mode                                                                                                                          ; nios_system:u0|nios_system_vga:vga|s_mode                                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.380 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.638      ;
; 0.381 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.623      ;
; 0.382 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.624      ;
; 0.398 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[5]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[2]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[1]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[0]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_HS                                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[3]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[5]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.638      ;
; 0.399 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[3]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[2]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[1]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[0]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.639      ;
; 0.399 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[6]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[4]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.640      ;
; 0.401 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[5]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.641      ;
; 0.401 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[3]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.640      ;
; 0.401 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[2]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.640      ;
; 0.401 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[0]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.640      ;
; 0.402 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[4]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.642      ;
; 0.402 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[6]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.642      ;
; 0.402 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.643      ;
; 0.433 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 0.953      ;
; 0.451 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.691      ;
; 0.452 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.692      ;
; 0.495 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.506 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 1.026      ;
; 0.511 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[7]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.752      ;
; 0.511 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[6]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.752      ;
; 0.512 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 1.032      ;
; 0.547 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.789      ;
; 0.551 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[7]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.791      ;
; 0.551 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; nios_system:u0|nios_system_vga:vga|VGA_BLANK                                                                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.791      ;
; 0.552 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.793      ;
; 0.553 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[7]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.793      ;
; 0.554 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.796      ;
; 0.576 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[4]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.813      ;
; 0.578 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[1]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 0.815      ;
; 0.578 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.820      ;
; 0.578 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.820      ;
; 0.586 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.827      ;
; 0.589 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.831      ;
; 0.592 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.832      ;
; 0.593 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.833      ;
; 0.598 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.839      ;
; 0.599 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.840      ;
; 0.601 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.842      ;
; 0.601 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.841      ;
; 0.602 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.843      ;
; 0.605 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.847      ;
; 0.609 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.849      ;
; 0.610 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.851      ;
; 0.615 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.856      ;
; 0.615 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.855      ;
; 0.618 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.859      ;
; 0.620 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.862      ;
; 0.623 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.865      ;
; 0.623 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.865      ;
; 0.624 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.865      ;
; 0.630 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.870      ;
; 0.630 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.872      ;
; 0.634 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.875      ;
; 0.642 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.882      ;
; 0.642 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.882      ;
; 0.644 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.884      ;
; 0.644 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 1.164      ;
; 0.645 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.885      ;
; 0.658 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.899      ;
; 0.658 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.899      ;
; 0.658 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.899      ;
; 0.659 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.900      ;
; 0.659 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.900      ;
; 0.670 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.319      ; 1.190      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.339      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.359      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.359      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.355      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.355      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.355      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.355      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.355      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.355      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.355      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.359      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.359      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.339      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.339      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.339      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.339      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.359      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 5.359      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.339      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 5.339      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.346      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.346      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.346      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.346      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.346      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.346      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.346      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 5.346      ;
; 14.621 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.355      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.327      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.331      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.331      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 5.330      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.331      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.331      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.331      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.331      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.331      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 5.331      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.327      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.327      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.327      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.327      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.327      ;
; 14.622 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 5.327      ;
; 14.640 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 5.331      ;
; 14.640 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 5.331      ;
; 14.640 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 5.331      ;
; 14.640 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 5.331      ;
; 14.640 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 5.331      ;
; 14.640 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 5.331      ;
; 14.640 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 5.331      ;
; 14.640 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 5.331      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.338      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.338      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.338      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.338      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.338      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 5.338      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.331      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.331      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.331      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.331      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.331      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.331      ;
; 14.643 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.331      ;
; 14.646 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.302      ;
; 14.646 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.302      ;
; 14.646 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 5.302      ;
; 14.654 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.323      ;
; 14.654 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.323      ;
; 14.654 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.323      ;
; 14.654 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.323      ;
; 14.654 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.323      ;
; 14.654 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.323      ;
; 14.654 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.323      ;
; 14.654 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.323      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.308      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.308      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.308      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.308      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.308      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.308      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.308      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 5.308      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.303      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.303      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.303      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.303      ;
; 14.656 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 5.303      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 14.669 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.246      ;
; 14.669 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.246      ;
; 14.669 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.246      ;
; 14.669 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.246      ;
; 14.670 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 5.223      ;
; 14.670 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.126     ; 5.223      ;
; 14.693 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.223      ;
; 14.693 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.223      ;
; 14.693 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.223      ;
; 14.693 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.223      ;
; 14.693 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.223      ;
; 14.693 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.223      ;
; 14.693 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.223      ;
; 14.694 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 5.201      ;
; 14.694 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 5.201      ;
; 14.694 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 5.201      ;
; 14.694 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 5.201      ;
; 14.694 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 5.201      ;
; 14.694 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 5.201      ;
; 14.694 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 5.201      ;
; 14.694 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 5.201      ;
; 14.694 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.124     ; 5.201      ;
; 14.695 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 5.195      ;
; 14.695 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 5.195      ;
; 14.695 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 5.195      ;
; 14.695 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 5.195      ;
; 14.695 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.129     ; 5.195      ;
; 14.697 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.231      ;
; 14.697 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 5.231      ;
; 14.699 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.214      ;
; 14.699 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.214      ;
; 14.699 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.214      ;
; 14.699 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.214      ;
; 14.699 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.214      ;
; 14.699 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.214      ;
; 14.701 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 5.188      ;
; 14.701 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 5.188      ;
; 14.701 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 5.188      ;
; 14.701 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.130     ; 5.188      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 5.218      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.708 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 5.223      ;
; 14.723 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.238      ;
; 14.723 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.238      ;
; 14.723 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.238      ;
; 14.723 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.238      ;
; 14.723 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.238      ;
; 14.723 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 5.238      ;
; 14.735 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.211      ;
; 14.735 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.211      ;
; 14.735 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.211      ;
; 14.735 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.211      ;
; 14.735 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.211      ;
; 14.735 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.211      ;
; 14.735 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.211      ;
; 14.735 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.211      ;
; 14.737 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 5.213      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.221      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.221      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.221      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.221      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.221      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.207      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.207      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.207      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.207      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 5.210      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.203      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.203      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.203      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.203      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.207      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 5.203      ;
; 14.738 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.074     ; 5.207      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.200      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 5.193      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 5.200      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
; 14.739 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.196      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 3.500      ;
; 46.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 3.500      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.700      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.506      ;
; 96.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.500      ;
; 96.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.500      ;
; 96.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.494      ;
; 96.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.494      ;
; 96.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.494      ;
; 97.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.891      ;
; 97.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.891      ;
; 97.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.891      ;
; 97.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.891      ;
; 97.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.891      ;
; 97.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.891      ;
; 97.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.891      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.658      ;
; 97.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.658      ;
; 97.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.271      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.902      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.768      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.687      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.687      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.687      ;
; 98.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.687      ;
; 98.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.667      ;
; 98.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.667      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.583      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.583      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.583      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.583      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.583      ;
; 98.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.583      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.546      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.546      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.546      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.546      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.546      ;
; 98.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.546      ;
; 98.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.445      ;
; 98.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.445      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.104  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.346      ;
; 1.104  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.346      ;
; 1.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.482      ;
; 1.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.482      ;
; 1.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.482      ;
; 1.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.482      ;
; 1.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.482      ;
; 1.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.482      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.505      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.505      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.505      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.505      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.505      ;
; 1.262  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.505      ;
; 1.339  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.583      ;
; 1.339  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.583      ;
; 1.355  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.601      ;
; 1.355  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.601      ;
; 1.355  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.601      ;
; 1.355  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.601      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.390  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.647      ;
; 1.575  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.820      ;
; 1.828  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.087      ;
; 2.283  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.547      ;
; 2.283  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.547      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.741      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.741      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.741      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.741      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.741      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.741      ;
; 2.475  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 2.741      ;
; 3.007  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.286      ;
; 3.007  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.286      ;
; 3.007  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.286      ;
; 3.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 3.302      ;
; 3.017  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 3.302      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.027  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.308      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 3.175  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 3.458      ;
; 52.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.345      ; 3.302      ;
; 52.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.345      ; 3.302      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[27]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.032      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[24]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.031      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[23]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.031      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[22]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.031      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[19]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.032      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[18]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.032      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.032      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.032      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 4.032      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.029      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.029      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.029      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.029      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.029      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.029      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.029      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.029      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[12]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.042      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[28]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 4.042      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.040      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.040      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_valid ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.040      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.040      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.040      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.040      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_valid          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.040      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.041      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.041      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.041      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|za_valid                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.040      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|rd_valid[2]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 4.040      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[1]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.025      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[3]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.025      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[2]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.025      ;
; 3.784 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[0]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.025      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[20]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.034      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.034      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.034      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.034      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.034      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.028      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.028      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.028      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.028      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.021      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[1]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.021      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[2]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.021      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[3]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.021      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[6]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.021      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.021      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[5]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.021      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[4]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.021      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 4.023      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 4.019      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 4.019      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 4.023      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 4.023      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 4.023      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 4.019      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 4.019      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 4.019      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 4.019      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 4.023      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 4.023      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 4.023      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 4.019      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 4.019      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 4.023      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|rd_valid[1]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.034      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[12]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.025      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[4]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.025      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[5]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.025      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[6]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.025      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[7]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.025      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[10]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.025      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[11]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.025      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[9]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.025      ;
; 3.785 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[8]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.025      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[3]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.032      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[1]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.037      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[4]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.037      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[3]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.037      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[16]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.037      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[17]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.037      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[8]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.039      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[22]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.039      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[26]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.037      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[18]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.037      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[19]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.039      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[2]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.032      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[1]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.032      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[0]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.032      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|init_done                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.032      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.101                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.031      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.101                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.031      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.111                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.031      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.010                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.032      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.000                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 4.032      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[1]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.031      ;
; 3.786 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[0]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.031      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 3.985 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 4.634      ;
; 3.990 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 4.656      ;
; 3.990 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 4.656      ;
; 3.990 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 4.656      ;
; 3.990 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 4.656      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.632      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.632      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.632      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.632      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.632      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.632      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.632      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.632      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.632      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 4.640      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 4.646      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 4.640      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 4.640      ;
; 3.993 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 4.640      ;
; 3.999 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 4.676      ;
; 3.999 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 4.676      ;
; 3.999 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 4.676      ;
; 3.999 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 4.676      ;
; 3.999 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 4.676      ;
; 3.999 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.506      ; 4.676      ;
; 4.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 4.678      ;
; 4.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 4.678      ;
; 4.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 4.678      ;
; 4.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 4.678      ;
; 4.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 4.678      ;
; 4.000 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 4.678      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[13]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[3]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.001 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.662      ;
; 4.006 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 4.663      ;
; 4.006 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 4.663      ;
; 4.006 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 4.663      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[6]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 4.659      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[21]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 4.659      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[3]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 4.659      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[0]                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 4.659      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.007 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.655      ;
; 4.017 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.665      ;
; 4.018 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][2]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.657      ;
; 4.018 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][5]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.657      ;
; 4.018 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][3]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.657      ;
; 4.018 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][31]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.657      ;
; 4.018 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][9]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.657      ;
; 4.018 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][17]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.657      ;
; 4.018 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][26]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.657      ;
; 4.018 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][25]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.657      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][30]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][26]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][24]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][10]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][6]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][16]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][15]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][27]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.022 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][0]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 4.634      ;
; 4.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 4.640      ;
; 4.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 4.640      ;
; 4.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 4.640      ;
; 4.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 4.640      ;
; 4.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 4.640      ;
; 4.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 4.640      ;
; 4.029 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 4.640      ;
; 4.362 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 5.000      ;
; 4.362 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator|read_latency_shift_reg[0]                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 5.000      ;
; 4.362 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][110]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 5.000      ;
; 4.362 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 5.000      ;
; 4.362 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 5.000      ;
; 4.362 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 5.000      ;
; 4.362 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 5.000      ;
; 4.362 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 5.000      ;
; 4.362 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 5.000      ;
; 4.366 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][10]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.657      ;
; 4.366 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rsp_fifo|mem[0][9]                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 4.657      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 57
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.123
Worst Case Available Settling Time: 33.856 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                    ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 13.770 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 15.575 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 37.408 ; 0.000         ;
; altera_reserved_tck                                                          ; 47.882 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                    ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.121 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.130 ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.180 ; 0.000         ;
; altera_reserved_tck                                                          ; 0.181 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                 ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 16.770 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 16.822 ; 0.000         ;
; altera_reserved_tck                                                          ; 48.216 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                 ;
+------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                        ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                          ; 0.558 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 2.175 ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 2.251 ; 0.000         ;
+------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                      ;
+------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                        ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                     ; 9.574  ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 9.750  ; 0.000         ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 9.750  ; 0.000         ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 19.763 ; 0.000         ;
; altera_reserved_tck                                                          ; 49.474 ; 0.000         ;
+------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                                                                                                                                                        ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 13.770 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.184      ;
; 13.770 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.184      ;
; 13.770 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.184      ;
; 13.770 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.184      ;
; 13.807 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.147      ;
; 13.807 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.147      ;
; 13.807 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.147      ;
; 13.807 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.147      ;
; 13.850 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.104      ;
; 13.850 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.104      ;
; 13.850 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.104      ;
; 13.850 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.104      ;
; 13.852 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 6.101      ;
; 13.852 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src2[0]              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src1[0]                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.018      ; 6.058      ;
; 13.853 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src2[1]              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src1[0]                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.018      ; 6.057      ;
; 13.863 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_ctrl_alu_subtract    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src1[0]                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.015      ; 6.044      ;
; 13.871 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_slow_inst_sel        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src1[9]                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.020      ; 6.041      ;
; 13.873 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.081      ;
; 13.873 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.081      ;
; 13.873 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.081      ;
; 13.873 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.081      ;
; 13.880 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.074      ;
; 13.880 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.074      ;
; 13.880 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.074      ;
; 13.880 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.074      ;
; 13.885 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 6.070      ;
; 13.885 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 6.070      ;
; 13.885 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 6.070      ;
; 13.885 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 6.070      ;
; 13.889 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 6.064      ;
; 13.899 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.055      ;
; 13.899 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.055      ;
; 13.899 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.055      ;
; 13.899 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.055      ;
; 13.909 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[1]                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.045      ;
; 13.909 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[0]                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.045      ;
; 13.909 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[2]                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.045      ;
; 13.919 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[14]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.042      ;
; 13.919 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[5]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.042      ;
; 13.919 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[9]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.042      ;
; 13.919 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[8]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.042      ;
; 13.919 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[15]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.042      ;
; 13.932 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.022      ;
; 13.932 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.022      ;
; 13.932 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.022      ;
; 13.932 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[7] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.022      ;
; 13.932 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 6.021      ;
; 13.933 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.021      ;
; 13.933 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[0]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.021      ;
; 13.933 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.021      ;
; 13.933 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[8] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.021      ;
; 13.946 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[1]                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.008      ;
; 13.946 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[0]                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.008      ;
; 13.946 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[2]                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 6.008      ;
; 13.955 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[3] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.998      ;
; 13.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[14]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.005      ;
; 13.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[5]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.005      ;
; 13.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[9]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.005      ;
; 13.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[8]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.005      ;
; 13.956 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[15]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 6.005      ;
; 13.959 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[30]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 6.001      ;
; 13.959 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[29]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 6.001      ;
; 13.959 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[4]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 6.001      ;
; 13.959 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[28]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 6.001      ;
; 13.959 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[25]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 6.001      ;
; 13.959 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[26]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 6.001      ;
; 13.959 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[27]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 6.001      ;
; 13.959 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[16]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 6.001      ;
; 13.962 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[5] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.991      ;
; 13.965 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[0]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.992      ;
; 13.965 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[1]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.992      ;
; 13.965 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[6]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.992      ;
; 13.965 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[3]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.992      ;
; 13.965 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[2]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.992      ;
; 13.965 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[13]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.992      ;
; 13.965 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[12]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.992      ;
; 13.965 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[21]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.992      ;
; 13.965 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[10]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.992      ;
; 13.979 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[9] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.975      ;
; 13.981 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[2] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.972      ;
; 13.985 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[6] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.134      ; 6.178      ;
; 13.989 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[1]                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.965      ;
; 13.989 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[0]                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.965      ;
; 13.989 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_offset_field[2]                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.965      ;
; 13.996 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[30]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.964      ;
; 13.996 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[29]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.964      ;
; 13.996 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[4]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.964      ;
; 13.996 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[28]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.964      ;
; 13.996 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[25]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.964      ;
; 13.996 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[26]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.964      ;
; 13.996 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[27]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.964      ;
; 13.996 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[16]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.964      ;
; 13.999 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[14]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.962      ;
; 13.999 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[5]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.962      ;
; 13.999 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[9]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.962      ;
; 13.999 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[8]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.962      ;
; 13.999 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[15]                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 5.962      ;
; 13.999 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_slow_inst_sel        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src2_reg[2]                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 5.948      ;
; 14.001 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_exc_any              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|E_src1[9]                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; 0.014      ; 5.905      ;
; 14.002 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_address_tag_field[4] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_writedata[0]                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.955      ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                           ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 15.575 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.390      ;
; 15.580 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.385      ;
; 15.596 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.369      ;
; 15.601 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.364      ;
; 15.628 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.335      ;
; 15.644 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.286      ;
; 15.649 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.314      ;
; 15.665 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 4.265      ;
; 15.676 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.289      ;
; 15.697 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[2]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.268      ;
; 15.713 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.213      ;
; 15.734 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 4.192      ;
; 15.778 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.185      ;
; 15.781 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.182      ;
; 15.799 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[7]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.164      ;
; 15.802 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[4]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.161      ;
; 15.879 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                              ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.040      ;
; 15.887 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_datain_reg0                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.122      ; 4.264      ;
; 15.900 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                              ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.019      ;
; 15.901 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 4.063      ;
; 15.902 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.061      ;
; 15.922 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|full_dff ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 4.042      ;
; 15.923 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.040      ;
; 15.923 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[6]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.040      ;
; 15.932 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.033      ;
; 15.944 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[5]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.044     ; 4.019      ;
; 15.953 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[8]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 4.012      ;
; 15.956 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_datain_reg0                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 4.191      ;
; 15.982 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.990      ;
; 15.986 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 4.005      ;
; 15.988 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.978      ;
; 15.988 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.978      ;
; 15.988 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.978      ;
; 15.998 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.970      ;
; 15.998 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.970      ;
; 15.999 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.971      ;
; 15.999 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.971      ;
; 15.999 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.971      ;
; 16.000 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[4]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.970      ;
; 16.004 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.966      ;
; 16.004 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.966      ;
; 16.004 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.966      ;
; 16.004 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.966      ;
; 16.004 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.966      ;
; 16.004 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.966      ;
; 16.004 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.966      ;
; 16.004 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 3.966      ;
; 16.021 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[3]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|usedw_is_2_dff                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.948      ;
; 16.026 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[1]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|usedw_is_2_dff                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.943      ;
; 16.031 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[2]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.941      ;
; 16.038 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.894      ;
; 16.038 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|empty_dff                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.896      ;
; 16.042 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.890      ;
; 16.043 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.948      ;
; 16.054 ; nios_system:u0|nios_system_sram_controller:sram_controller|readdatavalid                                                                                                                         ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_af                                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.865      ;
; 16.057 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.905      ;
; 16.057 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.905      ;
; 16.057 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 3.905      ;
; 16.061 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.894      ;
; 16.065 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.909      ;
; 16.067 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.897      ;
; 16.067 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 3.897      ;
; 16.068 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.898      ;
; 16.068 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.898      ;
; 16.068 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.898      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[0]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.908      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem_used[1]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 3.908      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][5]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.903      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][4]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.903      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][3]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.903      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][2]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.903      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][13]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.903      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][12]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.903      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][11]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.903      ;
; 16.069 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[0][10]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.903      ;
; 16.073 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][7]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.893      ;
; 16.073 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][6]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.893      ;
; 16.073 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][1]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.893      ;
; 16.073 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][0]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.893      ;
; 16.073 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][15]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.893      ;
; 16.073 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][14]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.893      ;
; 16.073 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][9]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.893      ;
; 16.073 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rdata_fifo|mem[1][8]                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.041     ; 3.893      ;
; 16.074 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|width_in[0]                                                                          ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|usedw_is_2_dff                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.040     ; 3.893      ;
; 16.075 ; nios_system:u0|nios_system_sram_controller:sram_controller|readdatavalid                                                                                                                         ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|dffe_nae                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.844      ;
; 16.079 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[3]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.912      ;
; 16.079 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[4]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.054     ; 3.874      ;
; 16.089 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[1]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.883      ;
; 16.090 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|usedw_is_2_dff                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.844      ;
; 16.091 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[2]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.900      ;
; 16.099 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_bwp|dffe15a[5]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[9]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.892      ;
; 16.106 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.826      ;
; 16.107 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.821      ;
; 16.107 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|empty_dff                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 3.823      ;
; 16.110 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[0]                                                ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 3.822      ;
; 16.110 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[2]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|empty_dff ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 3.845      ;
; 16.111 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[0][92]                                                 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5]                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.817      ;
; 16.119 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[19]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.853      ;
; 16.119 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[18]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.853      ;
; 16.119 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|dffpipe_0v8:ws_brp|dffe15a[0]                                                             ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[17]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.853      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 37.408 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.420      ;
; 37.408 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.420      ;
; 37.412 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.416      ;
; 37.450 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.177     ; 2.380      ;
; 37.538 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.290      ;
; 37.538 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.290      ;
; 37.538 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.290      ;
; 37.538 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]               ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.290      ;
; 37.538 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.290      ;
; 37.538 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.290      ;
; 37.538 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.290      ;
; 37.538 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.290      ;
; 37.543 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.284      ;
; 37.569 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 2.215      ;
; 37.580 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.248      ;
; 37.583 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.245      ;
; 37.601 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.226      ;
; 37.601 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.226      ;
; 37.601 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.227      ;
; 37.601 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.226      ;
; 37.630 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 2.154      ;
; 37.660 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 2.110      ;
; 37.665 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 2.105      ;
; 37.667 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 2.103      ;
; 37.668 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 2.102      ;
; 37.679 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 2.091      ;
; 37.683 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 2.101      ;
; 37.684 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.180     ; 2.143      ;
; 37.684 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.237     ; 2.086      ;
; 37.712 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 2.072      ;
; 37.716 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 2.068      ;
; 37.717 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.215     ; 2.075      ;
; 37.731 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.223     ; 2.053      ;
; 37.756 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.179     ; 2.072      ;
; 37.794 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.213     ; 2.000      ;
; 37.795 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.213     ; 1.999      ;
; 37.796 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.213     ; 1.998      ;
; 37.818 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.213     ; 1.976      ;
; 37.818 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.172      ;
; 37.824 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.213     ; 1.970      ;
; 37.830 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.201     ; 1.976      ;
; 37.837 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.201     ; 1.969      ;
; 37.847 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.201     ; 1.959      ;
; 37.853 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.201     ; 1.953      ;
; 37.867 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|s_mode                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.193     ; 1.947      ;
; 37.888 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 2.087      ;
; 37.892 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 2.083      ;
; 37.893 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.213     ; 1.901      ;
; 37.896 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.201     ; 1.910      ;
; 37.905 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 2.070      ;
; 37.908 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 2.067      ;
; 37.923 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.056      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.941 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.036      ;
; 37.957 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.041     ; 2.009      ;
; 37.966 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 2.009      ;
; 38.012 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 1.963      ;
; 38.016 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 1.959      ;
; 38.042 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 1.933      ;
; 38.047 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 1.932      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.065 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 1.912      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.081 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.887      ;
; 38.186 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                              ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.035     ; 1.786      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.205 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 1.763      ;
; 38.248 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                   ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 40.000       ; -0.017     ; 1.742      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.882 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 2.379      ;
; 48.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.060      ;
; 48.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.900      ;
; 48.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.865      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.291      ; 1.845      ;
; 48.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.826      ;
; 48.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.713      ;
; 48.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.665      ;
; 48.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.592      ;
; 48.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.515      ;
; 48.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.466      ;
; 48.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.463      ;
; 48.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.448      ;
; 48.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                         ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.426      ;
; 48.879 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.403      ;
; 48.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.394      ;
; 48.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.377      ;
; 48.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.375      ;
; 49.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.994      ;
; 49.629 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 0.652      ;
; 49.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 0.572      ;
; 96.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.327      ;
; 96.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.325      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.321      ;
; 96.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.321      ;
; 96.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.318      ;
; 96.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.214      ;
; 96.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.212      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.208      ;
; 96.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.208      ;
; 96.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.205      ;
; 96.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.161      ;
; 96.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.119      ;
; 96.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.117      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.114      ;
; 96.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.114      ;
; 96.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.112      ;
; 96.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.048      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.995      ;
; 96.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.995      ;
; 97.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.955      ;
; 97.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.929      ;
; 97.046 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.896      ;
; 97.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.882      ;
; 97.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.890      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.838      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.838      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.838      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.838      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.838      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.838      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.838      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.838      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.854      ;
; 97.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.822      ;
; 97.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.816      ;
; 97.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.783      ;
; 97.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.752      ;
; 97.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.752      ;
; 97.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.759      ;
; 97.206 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                  ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.771      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.732      ;
; 97.212 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.732      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.725      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.725      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.725      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.725      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.725      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.725      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.725      ;
; 97.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.725      ;
; 97.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.739      ;
; 97.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.739      ;
; 97.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.724      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.634      ;
; 97.308 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.634      ;
; 97.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.659      ;
; 97.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.639      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.619      ;
; 97.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.619      ;
; 97.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.611      ;
; 97.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.631      ;
; 97.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.631      ;
; 97.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.608      ;
; 97.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.606      ;
; 97.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.602      ;
; 97.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.602      ;
; 97.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.599      ;
; 97.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.592      ;
; 97.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.590      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                         ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.121 ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                               ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.444      ;
; 0.130 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[3]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.469      ;
; 0.131 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[5]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.470      ;
; 0.132 ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                               ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.455      ;
; 0.133 ; nios_system:u0|nios_system_rgb_resampler:rgb_resampler|stream_out_data[23]                                                                                                                                                 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_datain_reg0  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.135 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[5]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.474      ;
; 0.136 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[3]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.475      ;
; 0.138 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_x_position[4]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.477      ;
; 0.140 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.479      ;
; 0.143 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[1]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.483      ;
; 0.146 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[5]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.486      ;
; 0.149 ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|delayed_y_position[4]                                                                                                       ; nios_system:u0|nios_system_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.488      ;
; 0.149 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[0]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.491      ;
; 0.151 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[2]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.491      ;
; 0.152 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.493      ;
; 0.155 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[3]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.494      ;
; 0.156 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.495      ;
; 0.158 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[4]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.498      ;
; 0.160 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                            ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[0] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[2] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[5] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a3~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[3] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a3~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[3]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.503      ;
; 0.163 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.502      ;
; 0.166 ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[7] ; nios_system:u0|nios_system_video_scaler:video_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a2~porta_address_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[2]                                                                    ; nios_system:u0|nios_system_dma_buffer:dma_buffer|scfifo:Image_Buffer|scfifo_o4a1:auto_generated|a_dpfifo_ds31:dpfifo|altsyncram_dtb1:FIFOram|ram_block1a0~porta_address_reg0                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.505      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[13]                                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[13]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[3]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[3]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][2]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][5]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][3]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][31]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][9]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][17]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][26]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][25]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][110]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rsp_fifo|mem[1][110]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                                ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                               ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.178 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[4]                                                                                                          ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~porta_address_reg0                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.518      ;
; 0.179 ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                         ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_w:the_nios_system_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~portb_address_reg0                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.195      ; 0.478      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][111]                                                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rsp_fifo|mem[1][111]                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][110]                                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:system_modes_s1_agent_rsp_fifo|mem[1][110]                                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                       ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[2][92]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[2][92]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_jtag:jtag|woverflow                                                                                                                                                                             ; nios_system:u0|nios_system_jtag:jtag|woverflow                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_jtag:jtag|rvalid                                                                                                                                                                                ; nios_system:u0|nios_system_jtag:jtag|rvalid                                                                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                   ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_jtag:jtag|ac                                                                                                                                                                                    ; nios_system:u0|nios_system_jtag:jtag|ac                                                                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[2][93]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[2][93]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_cmd_width_adapter|address_reg[1]                                                              ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_cmd_width_adapter|address_reg[1]                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[2][59]                                                                           ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem[2][59]                                                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][0]                                                                             ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[0][0]                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rgb_resampler_avalon_rgb_slave_agent_rdata_fifo|mem[1][20]                                                                                                 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.130 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|writedata[2]       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_nios2_ocimem:the_nios_system_processor_cpu_nios2_ocimem|nios_system_processor_cpu_ociram_sp_ram_module:nios_system_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.472      ;
; 0.133 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[2]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.467      ;
; 0.135 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[1]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.468      ;
; 0.136 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[7]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.469      ;
; 0.137 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[4]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.468      ;
; 0.138 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[18]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.472      ;
; 0.139 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.467      ;
; 0.139 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[0]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[7]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[11]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.473      ;
; 0.139 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[19]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.473      ;
; 0.140 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[2]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[5]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[23]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.474      ;
; 0.141 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[5]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[13]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.475      ;
; 0.142 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[3]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.475      ;
; 0.143 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[4]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.476      ;
; 0.144 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[29]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.478      ;
; 0.145 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[1]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[20]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.480      ;
; 0.147 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_data[1]                                                                                  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[8]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[3]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.482      ;
; 0.149 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[11]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_data_module:nios_system_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[20]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[22]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[15]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[24]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[26]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[2]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_valid_bits[6]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.486      ;
; 0.153 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[25]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.487      ;
; 0.154 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[1]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.484      ;
; 0.156 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[3]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[2]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_data_module:nios_system_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.487      ;
; 0.157 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[11]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[28]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.491      ;
; 0.158 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[25]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[6]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_dp_offset[2]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_data_module:nios_system_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.490      ;
; 0.160 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[9]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.253      ; 0.517      ;
; 0.162 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_dp_offset[1]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_data_module:nios_system_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.493      ;
; 0.164 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_dp_offset[0]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_data_module:nios_system_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.496      ;
; 0.165 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[10]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_data_module:nios_system_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 0.517      ;
; 0.165 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[27]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.495      ;
; 0.166 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.494      ;
; 0.166 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_data[10]                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_victim_module:nios_system_processor_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.500      ;
; 0.167 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[21]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.497      ;
; 0.168 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[9]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.498      ;
; 0.169 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[5]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.499      ;
; 0.170 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|M_bht_ptr_unfiltered[6]                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_bht_module:nios_system_processor_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.498      ;
; 0.173 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|has_pending_responses                            ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_wr_active                                                                              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_active                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_data_first                                                                          ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_tag[4]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_tag_module:nios_system_processor_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_dad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.503      ;
; 0.174 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|pending_response_count[0]                        ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_data_master_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.176 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[23]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_tag_module:nios_system_processor_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_9mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.506      ;
; 0.177 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_baddr[7]                                                                                 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_dc_data_module:nios_system_processor_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.508      ;
; 0.177 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_dp_offset[1]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_ic_data_module:nios_system_processor_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.509      ;
; 0.180 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                      ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[3]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[1]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[0]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[6]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[5]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[4]                                                                                ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_line[4]                                                                                                                                                                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                            ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_read                                                                                         ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[3]                                                                                                       ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000100000                                                                                              ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_count[1]                                                                                                     ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                                                                                                                                   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_next.010000000                                                                                               ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_next.010000000                                                                                                                                                                                                                                                                                                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000000001                                                                                              ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                            ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_write                                                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                            ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_stall                                                                                    ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_offset[1]                                                                           ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                              ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_instruction_master_limiter|pending_response_count[2]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_instruction_master_limiter|pending_response_count[2]                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_instruction_master_limiter|pending_response_count[1]                 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:processor_instruction_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                         ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                            ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 0.180 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.183 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:u0|nios_system_vga:vga|s_mode                                                                                                                          ; nios_system:u0|nios_system_vga:vga|s_mode                                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[0]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_HS                                                                                                                          ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[4]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[3]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[2]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[1]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[5]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[3]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[2]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[1]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[0]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                        ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[6]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[5]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[3]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[2]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                        ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[6]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[5]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[0]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[4]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.318      ;
; 0.196 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.479      ;
; 0.197 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.320      ;
; 0.202 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.325      ;
; 0.222 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.345      ;
; 0.223 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.346      ;
; 0.234 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.517      ;
; 0.236 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.519      ;
; 0.250 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.374      ;
; 0.252 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[7]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.375      ;
; 0.252 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; nios_system:u0|nios_system_vga:vga|VGA_G[6]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.375      ;
; 0.263 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                                        ; nios_system:u0|nios_system_vga:vga|VGA_B[7]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                                          ; nios_system:u0|nios_system_vga:vga|VGA_BLANK                                                                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.387      ;
; 0.265 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_g9l:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[7]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.389      ;
; 0.271 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[4]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                                         ; nios_system:u0|nios_system_vga:vga|VGA_R[1]                                                                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.281 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.405      ;
; 0.284 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.408      ;
; 0.284 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.410      ;
; 0.287 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.411      ;
; 0.291 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.294 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                                  ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                                  ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.420      ;
; 0.300 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.423      ;
; 0.301 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.304 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.305 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.429      ;
; 0.307 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.430      ;
; 0.309 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.432      ;
; 0.310 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.433      ;
; 0.312 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.436      ;
; 0.313 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.436      ;
; 0.315 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.439      ;
; 0.316 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.440      ;
; 0.316 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.440      ;
; 0.318 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.601      ;
; 0.319 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                                    ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.442      ;
; 0.319 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.442      ;
; 0.321 ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:u0|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a0~portb_address_reg0   ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.604      ;
; 0.326 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.449      ;
; 0.326 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.449      ;
; 0.328 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.451      ;
; 0.329 ; nios_system:u0|altera_reset_controller:rst_controller_007|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                       ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.452      ;
; 0.334 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.457      ;
; 0.335 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.458      ;
; 0.336 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.459      ;
; 0.336 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                       ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.459      ;
; 0.337 ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                     ; nios_system:u0|nios_system_vga:vga|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                                        ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.460      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[11]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[6]                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[31]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.328      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.335      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                         ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.251 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[12]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.376      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.381      ;
; 0.255 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.389      ;
; 0.255 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[14]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.380      ;
; 0.256 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[24]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.380      ;
; 0.261 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|DRsize.010                                                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|DRsize.100                                                   ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.393      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.400      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.399      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.405      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.418      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[4]                                                        ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[21]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.422      ;
; 0.298 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[19]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.422      ;
; 0.299 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[17]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                        ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[34]                                                       ; nios_system:u0|nios_system_processor:processor|nios_system_processor_cpu:cpu|nios_system_processor_cpu_nios2_oci:the_nios_system_processor_cpu_nios2_oci|nios_system_processor_cpu_debug_slave_wrapper:the_nios_system_processor_cpu_debug_slave_wrapper|nios_system_processor_cpu_debug_slave_tck:the_nios_system_processor_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.428      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 3.227      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 3.227      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.221      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.221      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.221      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.221      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.221      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.221      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.221      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 3.227      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 3.227      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 3.227      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.010     ; 3.227      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.039     ; 3.198      ;
; 16.770 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.016     ; 3.221      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram_controller_avalon_sram_slave_agent_rsp_fifo|mem_used[2]                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.203      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.203      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.203      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.203      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.203      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.198      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.198      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.203      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.203      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.210      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.198      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.198      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.198      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.210      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.210      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.210      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.210      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.210      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.210      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.198      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.026     ; 3.210      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.198      ;
; 16.771 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.198      ;
; 16.772 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.193      ;
; 16.772 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.193      ;
; 16.772 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.193      ;
; 16.772 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.193      ;
; 16.772 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.193      ;
; 16.772 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.193      ;
; 16.772 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 3.193      ;
; 16.779 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.214      ;
; 16.779 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.214      ;
; 16.779 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.214      ;
; 16.779 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.214      ;
; 16.779 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.214      ;
; 16.779 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.214      ;
; 16.779 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.214      ;
; 16.779 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 3.214      ;
; 16.785 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][4]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.012     ; 3.210      ;
; 16.785 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.012     ; 3.210      ;
; 16.785 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][0]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.012     ; 3.210      ;
; 16.785 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.012     ; 3.210      ;
; 16.785 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.012     ; 3.210      ;
; 16.785 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.012     ; 3.210      ;
; 16.787 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 3.205      ;
; 16.787 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 3.205      ;
; 16.787 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 3.205      ;
; 16.787 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 3.205      ;
; 16.787 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 3.205      ;
; 16.787 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 3.205      ;
; 16.787 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 3.205      ;
; 16.789 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.180      ;
; 16.789 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.180      ;
; 16.789 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 3.180      ;
; 16.792 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.196      ;
; 16.792 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.196      ;
; 16.792 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.196      ;
; 16.792 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.196      ;
; 16.792 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.196      ;
; 16.792 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.196      ;
; 16.792 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.196      ;
; 16.792 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 3.196      ;
; 16.793 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.181      ;
; 16.793 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.181      ;
; 16.793 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.181      ;
; 16.793 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.181      ;
; 16.793 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.181      ;
; 16.793 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.181      ;
; 16.793 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.181      ;
; 16.793 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.181      ;
; 16.793 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 3.181      ;
; 16.796 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 3.188      ;
; 16.796 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 3.188      ;
; 16.796 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 3.188      ;
; 16.796 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 3.188      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                                                                                          ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 16.822 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.125      ;
; 16.822 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.125      ;
; 16.822 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.125      ;
; 16.822 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.125      ;
; 16.823 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.103      ;
; 16.823 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 3.103      ;
; 16.834 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.115      ;
; 16.834 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.115      ;
; 16.834 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.115      ;
; 16.834 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.115      ;
; 16.834 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.115      ;
; 16.834 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.115      ;
; 16.834 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 3.115      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.093      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.093      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.093      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 3.087      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.093      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 3.087      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.093      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 3.087      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 3.087      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 3.087      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.093      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.093      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.093      ;
; 16.836 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.093      ;
; 16.837 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 3.119      ;
; 16.837 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 3.119      ;
; 16.837 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 3.119      ;
; 16.837 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 3.119      ;
; 16.837 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 3.119      ;
; 16.837 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 3.119      ;
; 16.837 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 3.119      ;
; 16.837 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 3.119      ;
; 16.837 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 3.119      ;
; 16.842 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 3.104      ;
; 16.842 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 3.104      ;
; 16.842 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 3.104      ;
; 16.842 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 3.104      ;
; 16.842 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 3.104      ;
; 16.842 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 3.104      ;
; 16.843 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.079      ;
; 16.843 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.079      ;
; 16.843 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.079      ;
; 16.843 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.085     ; 3.079      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.846 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.045     ; 3.116      ;
; 16.847 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 3.107      ;
; 16.857 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 3.121      ;
; 16.857 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 3.121      ;
; 16.857 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 3.121      ;
; 16.857 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 3.121      ;
; 16.857 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 3.121      ;
; 16.857 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 3.121      ;
; 16.860 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 3.116      ;
; 16.860 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[110] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 3.116      ;
; 16.860 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 3.116      ;
; 16.860 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 3.116      ;
; 16.860 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 3.116      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 3.096      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[108]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 3.105      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.100      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.100      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.100      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.100      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 3.096      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.102      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 3.096      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 3.096      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 3.096      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 3.096      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.100      ;
; 16.861 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.046     ; 3.100      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 3.102      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 3.102      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 3.102      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 3.102      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 3.102      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 3.102      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 3.102      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 3.102      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
; 16.862 ; nios_system:u0|altera_reset_controller:rst_controller_004|r_sync_rst ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 3.091      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.066      ;
; 48.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.066      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.166      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.078      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.066      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.066      ;
; 97.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.058      ;
; 97.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.058      ;
; 97.905 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.058      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.699      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.699      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.699      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.699      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.699      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.699      ;
; 98.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.699      ;
; 98.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.577      ;
; 98.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.577      ;
; 98.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.284      ;
; 98.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.075      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 98.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.000      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.956      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.956      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.956      ;
; 99.014 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.956      ;
; 99.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.934      ;
; 99.035 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.934      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.881      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.881      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.881      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.881      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.881      ;
; 99.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.881      ;
; 99.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.855      ;
; 99.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.855      ;
; 99.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.855      ;
; 99.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.855      ;
; 99.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.855      ;
; 99.112 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.855      ;
; 99.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.800      ;
; 99.166 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.800      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.558  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.683      ;
; 0.558  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.683      ;
; 0.641  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.767      ;
; 0.641  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.767      ;
; 0.641  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.767      ;
; 0.641  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.767      ;
; 0.641  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.767      ;
; 0.641  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.767      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.781      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.781      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.781      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.781      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.781      ;
; 0.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.781      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.827      ;
; 0.699  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.827      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.840      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.840      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.840      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.840      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.710  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.811  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.941      ;
; 0.958  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.099      ;
; 1.222  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.360      ;
; 1.222  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.360      ;
; 1.321  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.461      ;
; 1.321  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.461      ;
; 1.321  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.461      ;
; 1.321  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.461      ;
; 1.321  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.461      ;
; 1.321  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.461      ;
; 1.321  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.461      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.774      ;
; 1.616  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.774      ;
; 1.624  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.776      ;
; 1.624  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.776      ;
; 1.624  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.776      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.631  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.786      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 1.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.870      ;
; 51.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.393      ; 1.774      ;
; 51.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.393      ; 1.774      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 2.175 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[8]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.314      ;
; 2.175 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[22]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.314      ;
; 2.175 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[19]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.314      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[3]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.305      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.301      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.301      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.301      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.301      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.291      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.291      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.291      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.291      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.291      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.291      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.291      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.291      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[1]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.313      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[4]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.313      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[3]     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.313      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[16]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.313      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[12]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.317      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[17]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.313      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[26]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.313      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[18]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.313      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_payload[28]    ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 2.317      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[2]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.316      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[0]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.316      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|wr_ptr[1]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.316      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[2]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.305      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[1]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.305      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_cmd[0]                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.305      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|init_done                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.305      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.101                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.101                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.111                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.010                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.305      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_next.000                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.305      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[1]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[0]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_count[2]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.011                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.010                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.111                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.000                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.305      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_addr[12]                                                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|i_state.001                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.304      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[12]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.296      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[1]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.297      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[4]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.296      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[5]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.296      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[6]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.296      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[7]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.296      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[10]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.296      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[11]                                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.296      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[9]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.296      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[8]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.296      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[3]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.297      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[2]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.297      ;
; 2.176 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|refresh_counter[0]                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.297      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[27]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.305      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[20]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.307      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[19]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.305      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[18]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.305      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.305      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.305      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.305      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.307      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.307      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.307      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.307      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.301      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.301      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.301      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][89]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.301      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.301      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][71]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.301      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.301      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][90]           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 2.301      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[0]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.316      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.316      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_valid ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.316      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|full               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.316      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[2]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.316      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|rd_ptr[1]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.316      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|out_valid          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.316      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|za_valid                                                                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.316      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|rd_valid[2]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.316      ;
; 2.177 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|rd_valid[1]                                                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.307      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[24]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.304      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[23]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.304      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_sdram_controller:sdram_controller|m_data[22]~_Duplicate_1                                                         ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.304      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[0]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.294      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[1]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.294      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[2]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.294      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[3]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.294      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[6]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.294      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[7]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.294      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[5]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.294      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[4]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 2.294      ;
; 2.178 ; nios_system:u0|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][111]          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 2.296      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                                 ; Latch Clock                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+
; 2.251 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.584      ;
; 2.251 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.619      ;
; 2.251 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.619      ;
; 2.251 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.619      ;
; 2.251 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.619      ;
; 2.251 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.619      ;
; 2.251 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 2.619      ;
; 2.252 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 2.618      ;
; 2.252 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 2.618      ;
; 2.252 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 2.618      ;
; 2.252 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 2.618      ;
; 2.252 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 2.618      ;
; 2.252 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 2.618      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[13]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[12]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[11]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[10]                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[9]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[5]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[4]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[3]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[2]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.253 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_controller_avalon_sram_slave_rsp_width_adapter|data_reg[1]                                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 2.602      ;
; 2.254 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][5]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.606      ;
; 2.254 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_agent_rdata_fifo|mem[1][6]                                                ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.606      ;
; 2.254 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.606      ;
; 2.254 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.606      ;
; 2.255 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 2.615      ;
; 2.255 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 2.593      ;
; 2.255 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 2.615      ;
; 2.255 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 2.615      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[0]                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.583      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem_used[1]                                             ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.583      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.583      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][4]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.583      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][7]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.583      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][16]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.583      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][20]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.583      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][18]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.583      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][21]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 2.583      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.588      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.588      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.588      ;
; 2.256 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.588      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[1]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[4]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[5]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[3]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[6]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.610      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[21]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.610      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|data_reg[3]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.610      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_cmd_width_adapter|byteen_reg[0]                                     ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.610      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[13]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[21]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[9]                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[11]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[12]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[20]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[17]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.257 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_character_buffer_with_dma_0_avalon_char_buffer_slave_rsp_width_adapter|data_reg[19]                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 2.605      ;
; 2.261 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 2.604      ;
; 2.262 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][2]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.599      ;
; 2.262 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][5]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.599      ;
; 2.262 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][3]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.599      ;
; 2.262 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][31]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.599      ;
; 2.262 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][9]                                                                           ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.599      ;
; 2.262 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][17]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.599      ;
; 2.262 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][26]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.599      ;
; 2.262 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dma_buffer_avalon_control_slave_agent_rdata_fifo|mem[1][25]                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.253      ; 2.599      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][30]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][26]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][8]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][24]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][11]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][10]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][6]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][23]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][16]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][31]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][15]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][27]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.267 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[0][0]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.584      ;
; 2.271 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][1]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 2.590      ;
; 2.271 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][2]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 2.590      ;
; 2.271 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][5]                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 2.590      ;
; 2.271 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][29]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 2.590      ;
; 2.271 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][22]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 2.590      ;
; 2.271 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][13]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 2.590      ;
; 2.271 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_control_slave_agent_rdata_fifo|mem[1][14]                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 2.590      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|rst1                                                                                                                            ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.625      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.619      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.619      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|av_waitrequest                                                                                                                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.619      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                      ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.619      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|nios_system_jtag_scfifo_r:the_nios_system_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.619      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|rvalid                                                                                                                                                                               ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.619      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                       ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 2.619      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.623      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|alt_jtag_atlantic:nios_system_jtag_alt_jtag_atlantic|rvalid                                                                                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.618      ;
; 2.441 ; nios_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:u0|nios_system_jtag:jtag|fifo_wr                                                                                                                                                                              ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.620      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 57
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.123
Worst Case Available Settling Time: 36.748 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+-------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                         ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                              ; 7.692  ; 0.121 ; 14.000   ; 0.558   ; 9.574               ;
;  CLOCK_50                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  altera_reserved_tck                                                          ; 45.537 ; 0.181 ; 46.281   ; 0.558   ; 49.474              ;
;  u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 11.220 ; 0.121 ; 14.000   ; 2.251   ; 9.686               ;
;  u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 7.692  ; 0.130 ; 14.092   ; 2.175   ; 9.614               ;
;  u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 34.137 ; 0.180 ; N/A      ; N/A     ; 19.692              ;
; Design-wide TNS                                                               ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                     ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_LB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                             ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                          ; altera_reserved_tck                                                          ; 1525       ; 0          ; 40       ; 3        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                          ; false path ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; altera_reserved_tck                                                          ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 38852      ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 234        ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 181        ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 193914     ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8          ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 912        ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                              ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                          ; altera_reserved_tck                                                          ; 1525       ; 0          ; 40       ; 3        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                          ; false path ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; altera_reserved_tck                                                          ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 38852      ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 234        ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                          ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; false path ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 181        ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 193914     ; 0          ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 8          ; 0          ; 0        ; 0        ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 912        ; 0          ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                          ; altera_reserved_tck                                                          ; 69       ; 0        ; 2        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 992      ; 0        ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 2339     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                   ; To Clock                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                          ; altera_reserved_tck                                                          ; 69       ; 0        ; 2        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; 992      ; 0        ; 0        ; 0        ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; 2339     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 52    ; 52   ;
; Unconstrained Input Port Paths  ; 104   ; 104  ;
; Unconstrained Output Ports      ; 126   ; 126  ;
; Unconstrained Output Port Paths ; 174   ; 174  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                  ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                       ; Clock                                                                        ; Type      ; Status      ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                                     ; CLOCK_50                                                                     ; Base      ; Constrained ;
; altera_reserved_tck                                                          ; altera_reserved_tck                                                          ; Base      ; Constrained ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[19]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_CE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Mar 13 10:08:19 2023
Info: Command: quartus_sta p1 -c p1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'p1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]} {u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]} {u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1]}
Info (332104): Reading SDC File: '/acct/mjonker/csce-313-embedded-systems/313/db/ip/nios_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '/acct/mjonker/csce-313-embedded-systems/313/db/ip/nios_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/acct/mjonker/csce-313-embedded-systems/313/db/ip/nios_system/submodules/nios_system_processor_cpu.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) to u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.692               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    11.220               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    34.137               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    45.537               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.334               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.404               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 14.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.000               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    14.092               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    46.281               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.201               0.000 altera_reserved_tck 
    Info (332119):     4.250               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     4.393               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.614               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     9.694               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     9.884               0.000 CLOCK_50 
    Info (332119):    19.699               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.624               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 57 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 57
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.123
    Info (332114): Worst Case Available Settling Time: 33.298 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) to u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 8.696
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.696               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    11.937               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    34.694               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    45.912               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.321
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.321               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.327               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.354               0.000 altera_reserved_tck 
    Info (332119):     0.355               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 14.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.621               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    14.669               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    46.672               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.104               0.000 altera_reserved_tck 
    Info (332119):     3.784               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     3.985               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.648               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     9.686               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     9.879               0.000 CLOCK_50 
    Info (332119):    19.692               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.567               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 57 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 57
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.123
    Info (332114): Worst Case Available Settling Time: 33.856 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] (Rise) to u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) to u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.770               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    15.575               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    37.408               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    47.882               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.121               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     0.130               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.180               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.770               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):    16.822               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    48.216               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.558               0.000 altera_reserved_tck 
    Info (332119):     2.175               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):     2.251               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 CLOCK_50 
    Info (332119):     9.750               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] 
    Info (332119):     9.750               0.000 u0|sys_sdram_pll|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    19.763               0.000 u0|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] 
    Info (332119):    49.474               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 57 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 57
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.123
    Info (332114): Worst Case Available Settling Time: 36.748 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 1039 megabytes
    Info: Processing ended: Mon Mar 13 10:08:25 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


