signals:
  in:
    - sys_clk
    - sys_rst
  out:
    - pwm

s_axi:
  interface: AXI4Lite
  mode: slave
  signals:
    in:
      AWADDR: [axi_awaddr, 31, 0]
      AWVALID: axi_awvalid
      WDATA: [axi_wdata, 31, 0]
      WSTRB: [axi_wstrb, 3, 0]
      WVALID: axi_wvalid
      BREADY: axi_bready
      ARADDR: [axi_araddr, 31, 0]
      ARVALID: axi_arvalid
      RREADY: axi_rready
    out:
      AWREADY: axi_awready
      WREADY: axi_wready
      BRESP: [axi_bresp, 1, 0]
      BVALID: axi_bvalid
      ARREADY: axi_arready
      RDATA: [axi_rdata, 31, 0]
      RRESP: [axi_rresp, 1, 0]
      RVALID: axi_rvalid
