- ğŸ‘‹ Hi, Iâ€™m @YoavDror
- ğŸ‘€ Iâ€™m interested in chip design, verification, and FPGA development.
- ğŸŒ± Iâ€™m currently a third-year Electrical Engineering student at Shenkar College, on the Dean's List, and deepening my knowledge in chip design and verification at Technion's School of Continuing Education.
- ğŸ’ï¸ Iâ€™m looking to collaborate on innovative digital logic projects and Verilog/System Verilog - based designs.
- ğŸ“« How to reach me: yoavdror3@gmail.com
- ğŸ˜„ Pronouns: He/Him
- âš¡ Fun fact: I am a very diverse person with a background that includes being a company commander in the IDF, project management, and a degree in economics.
  
<!---
YoavDror/YoavDror is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
