# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab1_a3.srcs/sources_1/imports/iir_a3/iir_a1.v" \
"../../../../lab1_a3.srcs/sources_1/imports/iir_a3/iir_a3.v" \
"../../../../lab1_a3.srcs/sources_1/imports/iir_a3/iir_a3_top_module.v" \
"../../../../lab1_a3.srcs/sim_1/imports/iir_a3/a3_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
