<stg><name>Matrix_Vector_Activa.4</name>


<trans_list>

<trans id="716" from="1" to="2">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="2" to="3">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="3" to="10">
<condition id="120">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="3" to="4">
<condition id="127">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="4" to="5">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="5" to="6">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="6" to="7">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="7" to="8">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="8" to="9">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="9" to="3">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="32">
<![CDATA[
entry:0  %accu_V_0_0_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="32">
<![CDATA[
entry:1  %accu_V_0_1_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="32">
<![CDATA[
entry:2  %accu_V_0_2_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="32">
<![CDATA[
entry:3  %accu_V_0_3_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="32">
<![CDATA[
entry:4  %accu_V_0_4_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="32">
<![CDATA[
entry:5  %accu_V_0_5_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="32">
<![CDATA[
entry:6  %accu_V_0_6_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="32">
<![CDATA[
entry:7  %accu_V_0_7_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="32">
<![CDATA[
entry:8  %accu_V_0_8_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="32">
<![CDATA[
entry:9  %accu_V_0_9_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="32">
<![CDATA[
entry:10  %accu_V_0_10_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="32">
<![CDATA[
entry:11  %accu_V_0_11_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="32">
<![CDATA[
entry:12  %accu_V_0_12_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="32">
<![CDATA[
entry:13  %accu_V_0_13_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="32">
<![CDATA[
entry:14  %accu_V_0_14_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="32">
<![CDATA[
entry:15  %accu_V_0_15_i_i = alloca i24

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
entry:16  %tile_assign = alloca i32

]]></Node>
<StgValue><ssdm name="tile_assign"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry:17  %sf_5 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:18  %nf_assign = alloca i32

]]></Node>
<StgValue><ssdm name="nf_assign"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="32">
<![CDATA[
entry:19  %inputBuf_8_V_2 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="32">
<![CDATA[
entry:20  %inputBuf_8_V_13 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_13"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="24" op_0_bw="32">
<![CDATA[
entry:21  %inputBuf_8_V_11 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="32">
<![CDATA[
entry:22  %inputBuf_8_V_9 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="24" op_0_bw="32">
<![CDATA[
entry:23  %inputBuf_8_V_7 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="32">
<![CDATA[
entry:24  %inputBuf_8_V_5 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="32">
<![CDATA[
entry:25  %inputBuf_8_V_3 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="32">
<![CDATA[
entry:26  %inputBuf_8_V_16 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_16"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="32">
<![CDATA[
entry:27  %inputBuf_8_V_18 = alloca i24

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_18"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:31  %tmp_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %tmp_loc)

]]></Node>
<StgValue><ssdm name="tmp_loc_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35  store i32 0, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36  store i32 0, i32* %sf_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37  store i32 0, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:29  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32  %tmp = shl i32 %tmp_loc_read, 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33  %tmp_1265 = shl i32 %tmp_loc_read, 2

]]></Node>
<StgValue><ssdm name="tmp_1265"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34  %tmp_i_i = add i32 %tmp, %tmp_1265

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
entry:38  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_i_i = phi i32 [ 0, %entry ], [ %i, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond_i_i = icmp eq i32 %i_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond_i_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:0  %nf_assign_load_5 = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load_5"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1585_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str128)

]]></Node>
<StgValue><ssdm name="tmp_1585_i_i"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_1069 = icmp eq i32 %nf_assign_load_5, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i_1069"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
:4  %sf_5_load = load i32* %sf_5

]]></Node>
<StgValue><ssdm name="sf_5_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %tmp_i_i_1069, label %_ifconv, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32">
<![CDATA[
:0  %tmp_1267 = trunc i32 %sf_5_load to i4

]]></Node>
<StgValue><ssdm name="tmp_1267"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_1266 = trunc i32 %sf_5_load to i4

]]></Node>
<StgValue><ssdm name="tmp_1266"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:8  %sel_tmp6 = icmp eq i4 %tmp_1266, 1

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:9  %sel_tmp7 = icmp eq i4 %tmp_1266, 0

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:18  %sf_5_load_1 = load i32* %sf_5

]]></Node>
<StgValue><ssdm name="sf_5_load_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:19  %tmp_31_i_i = icmp eq i32 %sf_5_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_31_i_i"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:479  %sf = add i32 1, %sf_5_load_1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:480  %tmp_32_i_i = icmp eq i32 %sf, 9

]]></Node>
<StgValue><ssdm name="tmp_32_i_i"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_32_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:0  store i32 %sf, i32* %sf_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32">
<![CDATA[
.preheader13.0.i.i:0  %nf_assign_load = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.0.i.i:52  %nf = add i32 %nf_assign_load, 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.0.i.i:53  %tmp_33_i_i = icmp eq i32 %nf, 4

]]></Node>
<StgValue><ssdm name="tmp_33_i_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader13.0.i.i:54  %p_i_i = select i1 %tmp_33_i_i, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.0.i.i:56  store i32 %p_i_i, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.0.i.i:57  store i32 0, i32* %sf_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:0  %empty_1117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str128, i32 %tmp_1585_i_i)

]]></Node>
<StgValue><ssdm name="empty_1117"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24">
<![CDATA[
:5  %inputBuf_8_V_2_load = load i24* %inputBuf_8_V_2

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_2_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24">
<![CDATA[
:6  %inputBuf_8_V_13_loa = load i24* %inputBuf_8_V_13

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_13_loa"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24">
<![CDATA[
:7  %inputBuf_8_V_11_loa = load i24* %inputBuf_8_V_11

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_11_loa"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24">
<![CDATA[
:8  %inputBuf_8_V_9_load = load i24* %inputBuf_8_V_9

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_9_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24">
<![CDATA[
:9  %inputBuf_8_V_7_load = load i24* %inputBuf_8_V_7

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_7_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24">
<![CDATA[
:10  %inputBuf_8_V_5_load = load i24* %inputBuf_8_V_5

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_5_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24">
<![CDATA[
:11  %inputBuf_8_V_3_load = load i24* %inputBuf_8_V_3

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_3_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24">
<![CDATA[
:12  %inputBuf_8_V_16_loa = load i24* %inputBuf_8_V_16

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_16_loa"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24">
<![CDATA[
:13  %inputBuf_8_V_18_loa = load i24* %inputBuf_8_V_18

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_18_loa"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="4">
<![CDATA[
:1  %inElem_V = call i24 @_ssdm_op_Mux.ap_auto.9i24.i4(i24 %inputBuf_8_V_2_load, i24 %inputBuf_8_V_13_loa, i24 %inputBuf_8_V_11_loa, i24 %inputBuf_8_V_9_load, i24 %inputBuf_8_V_7_load, i24 %inputBuf_8_V_5_load, i24 %inputBuf_8_V_3_load, i24 %inputBuf_8_V_16_loa, i24 %inputBuf_8_V_18_loa, i4 %tmp_1267)

]]></Node>
<StgValue><ssdm name="inElem_V"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:0  %tmp_V_241 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_241"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:2  %sel_tmp = icmp eq i4 %tmp_1266, 7

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:3  %sel_tmp1 = icmp eq i4 %tmp_1266, 6

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:4  %sel_tmp2 = icmp eq i4 %tmp_1266, 5

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:5  %sel_tmp3 = icmp eq i4 %tmp_1266, 4

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:6  %sel_tmp4 = icmp eq i4 %tmp_1266, 3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:7  %sel_tmp5 = icmp eq i4 %tmp_1266, 2

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %or_cond = or i1 %sel_tmp7, %sel_tmp6

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %or_cond1 = or i1 %sel_tmp5, %sel_tmp4

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %or_cond2 = or i1 %sel_tmp3, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %or_cond3 = or i1 %sel_tmp1, %sel_tmp

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:14  %or_cond4 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_cond5 = or i1 %or_cond2, %or_cond3

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %or_cond6 = or i1 %or_cond4, %or_cond5

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:17  %inputBuf_8_V = select i1 %or_cond6, i24 %inputBuf_8_V_18_loa, i24 %tmp_V_241

]]></Node>
<StgValue><ssdm name="inputBuf_8_V"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:18  %newSel = select i1 %sel_tmp1, i24 %inputBuf_8_V_16_loa, i24 %tmp_V_241

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:19  %newSel1 = select i1 %or_cond2, i24 %inputBuf_8_V_16_loa, i24 %newSel

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:20  %newSel2 = select i1 %or_cond4, i24 %inputBuf_8_V_16_loa, i24 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:21  %inputBuf_8_V_1 = select i1 %or_cond6, i24 %newSel2, i24 %inputBuf_8_V_16_loa

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_1"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:22  %newSel4 = select i1 %sel_tmp1, i24 %tmp_V_241, i24 %inputBuf_8_V_3_load

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:23  %newSel5 = select i1 %or_cond2, i24 %inputBuf_8_V_3_load, i24 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:24  %inputBuf_8_V_4 = select i1 %or_cond4, i24 %inputBuf_8_V_3_load, i24 %newSel5

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:25  %newSel7 = select i1 %sel_tmp3, i24 %inputBuf_8_V_5_load, i24 %tmp_V_241

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:26  %newSel8 = select i1 %or_cond2, i24 %newSel7, i24 %inputBuf_8_V_5_load

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:27  %inputBuf_8_V_6 = select i1 %or_cond4, i24 %inputBuf_8_V_5_load, i24 %newSel8

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_6"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:28  %newSel3 = select i1 %sel_tmp3, i24 %tmp_V_241, i24 %inputBuf_8_V_7_load

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:29  %inputBuf_8_V_8 = select i1 %or_cond4, i24 %inputBuf_8_V_7_load, i24 %newSel3

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_8"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:30  %newSel6 = select i1 %sel_tmp5, i24 %inputBuf_8_V_9_load, i24 %tmp_V_241

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:31  %newSel9 = select i1 %or_cond, i24 %inputBuf_8_V_9_load, i24 %newSel6

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:32  %inputBuf_8_V_20 = select i1 %or_cond4, i24 %newSel9, i24 %inputBuf_8_V_9_load

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_20"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:33  %newSel10 = select i1 %sel_tmp5, i24 %tmp_V_241, i24 %inputBuf_8_V_11_loa

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:34  %inputBuf_8_V_21 = select i1 %or_cond, i24 %inputBuf_8_V_11_loa, i24 %newSel10

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_21"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
<literal name="sel_tmp7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:35  %inputBuf_8_V_22 = select i1 %sel_tmp6, i24 %tmp_V_241, i24 %inputBuf_8_V_13_loa

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_22"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:36  %inputBuf_8_V_23 = select i1 %sel_tmp7, i24 %inputBuf_8_V_13_loa, i24 %inputBuf_8_V_22

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_23"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:37  %inputBuf_8_V_24 = select i1 %sel_tmp7, i24 %tmp_V_241, i24 %inputBuf_8_V_2_load

]]></Node>
<StgValue><ssdm name="inputBuf_8_V_24"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:38  store i24 %inputBuf_8_V, i24* %inputBuf_8_V_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:39  store i24 %inputBuf_8_V_1, i24* %inputBuf_8_V_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:40  store i24 %inputBuf_8_V_4, i24* %inputBuf_8_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:41  store i24 %inputBuf_8_V_6, i24* %inputBuf_8_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:42  store i24 %inputBuf_8_V_8, i24* %inputBuf_8_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:43  store i24 %inputBuf_8_V_20, i24* %inputBuf_8_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:44  store i24 %inputBuf_8_V_21, i24* %inputBuf_8_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:45  store i24 %inputBuf_8_V_23, i24* %inputBuf_8_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:46  store i24 %inputBuf_8_V_24, i24* %inputBuf_8_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:47  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:17  %tile_assign_load = load i32* %tile_assign

]]></Node>
<StgValue><ssdm name="tile_assign_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:36  %tmp_103_i_i = zext i32 %tile_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_103_i_i"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:37  %weights0_m_weights_V_16 = getelementptr [36 x i3]* @weights0_m_weights_V, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_16"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:38  %weights0_m_weights_V_17 = load i3* %weights0_m_weights_V_16, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_17"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:73  %weights0_m_weights_V_18 = getelementptr [36 x i3]* @weights0_m_weights_V_1, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_18"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:74  %weights0_m_weights_V_19 = load i3* %weights0_m_weights_V_18, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_19"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:100  %weights0_m_weights_V_20 = getelementptr [36 x i3]* @weights0_m_weights_V_2, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_20"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:101  %weights0_m_weights_V_21 = load i3* %weights0_m_weights_V_20, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_21"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:127  %weights0_m_weights_V_22 = getelementptr [36 x i3]* @weights0_m_weights_V_3, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_22"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:128  %weights0_m_weights_V_23 = load i3* %weights0_m_weights_V_22, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_23"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:154  %weights0_m_weights_V_24 = getelementptr [36 x i3]* @weights0_m_weights_V_4, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_24"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:155  %weights0_m_weights_V_25 = load i3* %weights0_m_weights_V_24, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_25"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:181  %weights0_m_weights_V_26 = getelementptr [36 x i3]* @weights0_m_weights_V_5, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_26"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:182  %weights0_m_weights_V_27 = load i3* %weights0_m_weights_V_26, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_27"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:208  %weights0_m_weights_V_28 = getelementptr [36 x i3]* @weights0_m_weights_V_6, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_28"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:209  %weights0_m_weights_V_29 = load i3* %weights0_m_weights_V_28, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_29"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:235  %weights0_m_weights_V_30 = getelementptr [36 x i3]* @weights0_m_weights_V_7, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_30"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:236  %weights0_m_weights_V_31 = load i3* %weights0_m_weights_V_30, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_31"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:262  %weights0_m_weights_V_32 = getelementptr [36 x i3]* @weights0_m_weights_V_8, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_32"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:263  %weights0_m_weights_V_33 = load i3* %weights0_m_weights_V_32, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_33"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:289  %weights0_m_weights_V_34 = getelementptr [36 x i3]* @weights0_m_weights_V_9, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_34"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:290  %weights0_m_weights_V_35 = load i3* %weights0_m_weights_V_34, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_35"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:316  %weights0_m_weights_V_36 = getelementptr [36 x i3]* @weights0_m_weights_V_10, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_36"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:317  %weights0_m_weights_V_37 = load i3* %weights0_m_weights_V_36, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_37"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:343  %weights0_m_weights_V_38 = getelementptr [36 x i3]* @weights0_m_weights_V_11, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_38"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:344  %weights0_m_weights_V_39 = load i3* %weights0_m_weights_V_38, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_39"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:370  %weights0_m_weights_V_40 = getelementptr [36 x i3]* @weights0_m_weights_V_12, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_40"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:371  %weights0_m_weights_V_41 = load i3* %weights0_m_weights_V_40, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_41"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:397  %weights0_m_weights_V_42 = getelementptr [36 x i3]* @weights0_m_weights_V_13, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_42"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:398  %weights0_m_weights_V_43 = load i3* %weights0_m_weights_V_42, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_43"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:424  %weights0_m_weights_V_44 = getelementptr [36 x i3]* @weights0_m_weights_V_14, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_44"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:425  %weights0_m_weights_V_45 = load i3* %weights0_m_weights_V_44, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_45"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:451  %weights0_m_weights_V_46 = getelementptr [36 x i3]* @weights0_m_weights_V_15, i64 0, i64 %tmp_103_i_i

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_46"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:452  %weights0_m_weights_V_47 = load i3* %weights0_m_weights_V_46, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_47"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:478  %tile = add i32 1, %tile_assign_load

]]></Node>
<StgValue><ssdm name="tile"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.0.i.i:497  br i1 %tmp_32_i_i, label %.preheader13.0.i.i, label %.critedge.0.i.i.._crit_edge.i.i_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_32_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:1  store i32 %tile, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_32_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:2  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader13.0.i.i:55  %p_4_i_i = select i1 %tmp_33_i_i, i32 0, i32 %tile

]]></Node>
<StgValue><ssdm name="p_4_i_i"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.0.i.i:58  store i32 %p_4_i_i, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:0  %act_m_val_V = phi i24 [ %tmp_V_241, %_ifconv ], [ %inElem_V, %2 ]

]]></Node>
<StgValue><ssdm name="act_m_val_V"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:38  %weights0_m_weights_V_17 = load i3* %weights0_m_weights_V_16, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_17"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:40  %tmp_1268 = trunc i3 %weights0_m_weights_V_17 to i1

]]></Node>
<StgValue><ssdm name="tmp_1268"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:41  %tmp_1269 = trunc i24 %act_m_val_V to i8

]]></Node>
<StgValue><ssdm name="tmp_1269"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:50  %tmp_1270 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_17, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1270"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.0.i.i:51  %arg_V_read_assign_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %act_m_val_V, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:52  %tmp_112_0_1_i_i = sext i8 %arg_V_read_assign_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_112_0_1_i_i"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.critedge.0.i.i:53  %ret_V_2_0_1_i_i = sub i9 0, %tmp_112_0_1_i_i

]]></Node>
<StgValue><ssdm name="ret_V_2_0_1_i_i"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:60  %tmp_1271 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_17, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1271"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge.0.i.i:61  %arg_V_read_assign_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %act_m_val_V, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:62  %tmp_112_0_2_i_i = sext i8 %arg_V_read_assign_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_112_0_2_i_i"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.critedge.0.i.i:63  %ret_V_2_0_2_i_i = sub i9 0, %tmp_112_0_2_i_i

]]></Node>
<StgValue><ssdm name="ret_V_2_0_2_i_i"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:74  %weights0_m_weights_V_19 = load i3* %weights0_m_weights_V_18, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_19"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:76  %tmp_1272 = trunc i3 %weights0_m_weights_V_19 to i1

]]></Node>
<StgValue><ssdm name="tmp_1272"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:83  %tmp_1273 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_19, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1273"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:90  %tmp_1274 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_19, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1274"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:101  %weights0_m_weights_V_21 = load i3* %weights0_m_weights_V_20, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_21"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:103  %tmp_1275 = trunc i3 %weights0_m_weights_V_21 to i1

]]></Node>
<StgValue><ssdm name="tmp_1275"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:110  %tmp_1276 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_21, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1276"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:117  %tmp_1277 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_21, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1277"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:128  %weights0_m_weights_V_23 = load i3* %weights0_m_weights_V_22, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_23"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:130  %tmp_1278 = trunc i3 %weights0_m_weights_V_23 to i1

]]></Node>
<StgValue><ssdm name="tmp_1278"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:137  %tmp_1279 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_23, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1279"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:144  %tmp_1280 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_23, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1280"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:155  %weights0_m_weights_V_25 = load i3* %weights0_m_weights_V_24, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_25"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:157  %tmp_1281 = trunc i3 %weights0_m_weights_V_25 to i1

]]></Node>
<StgValue><ssdm name="tmp_1281"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:164  %tmp_1282 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_25, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1282"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:171  %tmp_1283 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_25, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1283"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:182  %weights0_m_weights_V_27 = load i3* %weights0_m_weights_V_26, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_27"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:184  %tmp_1284 = trunc i3 %weights0_m_weights_V_27 to i1

]]></Node>
<StgValue><ssdm name="tmp_1284"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:191  %tmp_1285 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_27, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1285"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:198  %tmp_1286 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_27, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1286"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:209  %weights0_m_weights_V_29 = load i3* %weights0_m_weights_V_28, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_29"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:211  %tmp_1287 = trunc i3 %weights0_m_weights_V_29 to i1

]]></Node>
<StgValue><ssdm name="tmp_1287"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:218  %tmp_1288 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_29, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1288"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:225  %tmp_1289 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_29, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1289"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:236  %weights0_m_weights_V_31 = load i3* %weights0_m_weights_V_30, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_31"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:238  %tmp_1290 = trunc i3 %weights0_m_weights_V_31 to i1

]]></Node>
<StgValue><ssdm name="tmp_1290"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:245  %tmp_1291 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_31, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1291"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:252  %tmp_1292 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_31, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1292"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:263  %weights0_m_weights_V_33 = load i3* %weights0_m_weights_V_32, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_33"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:265  %tmp_1293 = trunc i3 %weights0_m_weights_V_33 to i1

]]></Node>
<StgValue><ssdm name="tmp_1293"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:272  %tmp_1294 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_33, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1294"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:279  %tmp_1295 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_33, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1295"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:290  %weights0_m_weights_V_35 = load i3* %weights0_m_weights_V_34, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_35"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:292  %tmp_1296 = trunc i3 %weights0_m_weights_V_35 to i1

]]></Node>
<StgValue><ssdm name="tmp_1296"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:299  %tmp_1297 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_35, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1297"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:306  %tmp_1298 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_35, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1298"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:317  %weights0_m_weights_V_37 = load i3* %weights0_m_weights_V_36, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_37"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:319  %tmp_1299 = trunc i3 %weights0_m_weights_V_37 to i1

]]></Node>
<StgValue><ssdm name="tmp_1299"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:326  %tmp_1300 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_37, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1300"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:333  %tmp_1301 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_37, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1301"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:344  %weights0_m_weights_V_39 = load i3* %weights0_m_weights_V_38, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_39"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:346  %tmp_1302 = trunc i3 %weights0_m_weights_V_39 to i1

]]></Node>
<StgValue><ssdm name="tmp_1302"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:353  %tmp_1303 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_39, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1303"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:360  %tmp_1304 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_39, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1304"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:371  %weights0_m_weights_V_41 = load i3* %weights0_m_weights_V_40, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_41"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:373  %tmp_1305 = trunc i3 %weights0_m_weights_V_41 to i1

]]></Node>
<StgValue><ssdm name="tmp_1305"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:380  %tmp_1306 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_41, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1306"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:387  %tmp_1307 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_41, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1307"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:398  %weights0_m_weights_V_43 = load i3* %weights0_m_weights_V_42, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_43"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:400  %tmp_1308 = trunc i3 %weights0_m_weights_V_43 to i1

]]></Node>
<StgValue><ssdm name="tmp_1308"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:407  %tmp_1309 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_43, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1309"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:414  %tmp_1310 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_43, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1310"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:425  %weights0_m_weights_V_45 = load i3* %weights0_m_weights_V_44, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_45"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:427  %tmp_1311 = trunc i3 %weights0_m_weights_V_45 to i1

]]></Node>
<StgValue><ssdm name="tmp_1311"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:434  %tmp_1312 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_45, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1312"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:441  %tmp_1313 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_45, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1313"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="3" op_0_bw="6">
<![CDATA[
.critedge.0.i.i:452  %weights0_m_weights_V_47 = load i3* %weights0_m_weights_V_46, align 1

]]></Node>
<StgValue><ssdm name="weights0_m_weights_V_47"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:454  %tmp_1314 = trunc i3 %weights0_m_weights_V_47 to i1

]]></Node>
<StgValue><ssdm name="tmp_1314"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:461  %tmp_1315 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_47, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1315"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:468  %tmp_1316 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %weights0_m_weights_V_47, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1316"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="8">
<![CDATA[
.critedge.0.i.i:42  %tmp_112_0_i_i = sext i8 %tmp_1269 to i9

]]></Node>
<StgValue><ssdm name="tmp_112_0_i_i"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.critedge.0.i.i:43  %ret_V_2_0_i_i = sub i9 0, %tmp_112_0_i_i

]]></Node>
<StgValue><ssdm name="ret_V_2_0_i_i"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:44  %p_Val2_7_0_i_i = select i1 %tmp_1268, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_0_i_i"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:54  %p_Val2_7_0_1_i_i = select i1 %tmp_1270, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_0_1_i_i"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:55  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_0_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:56  %tmp_116_0_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_0_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_0_1_i_i"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:57  %tmp_116_0_1_cast_i_i = sext i10 %tmp_116_0_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_0_1_cast_i_i"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:64  %p_Val2_7_0_2_i_i = select i1 %tmp_1271, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_0_2_i_i"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:65  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_0_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:66  %tmp_116_0_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_0_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_0_2_i_i"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:67  %tmp_116_0_2_cast_i_i = sext i10 %tmp_116_0_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_0_2_cast_i_i"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:69  %tmp154 = add i11 %tmp_116_0_1_cast_i_i, %tmp_116_0_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:77  %p_Val2_7_1_i_i = select i1 %tmp_1272, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_1_i_i"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:84  %p_Val2_7_1_1_i_i = select i1 %tmp_1273, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_1_1_i_i"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:85  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_1_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:86  %tmp_116_1_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_1_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_1_1_i_i"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:87  %tmp_116_1_1_cast_i_i = sext i10 %tmp_116_1_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_1_1_cast_i_i"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:91  %p_Val2_7_1_2_i_i = select i1 %tmp_1274, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_1_2_i_i"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:92  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_1_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:93  %tmp_116_1_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_1_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_1_2_i_i"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:94  %tmp_116_1_2_cast_i_i = sext i10 %tmp_116_1_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_1_2_cast_i_i"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:96  %tmp157 = add i11 %tmp_116_1_1_cast_i_i, %tmp_116_1_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:104  %p_Val2_7_2_i_i = select i1 %tmp_1275, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_2_i_i"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:111  %p_Val2_7_2_1_i_i = select i1 %tmp_1276, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_2_1_i_i"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:112  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_2_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:113  %tmp_116_2_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_2_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_2_1_i_i"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:114  %tmp_116_2_1_cast_i_i = sext i10 %tmp_116_2_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_2_1_cast_i_i"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:118  %p_Val2_7_2_2_i_i = select i1 %tmp_1277, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_2_2_i_i"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:119  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_2_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:120  %tmp_116_2_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_2_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_2_2_i_i"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:121  %tmp_116_2_2_cast_i_i = sext i10 %tmp_116_2_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_2_2_cast_i_i"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:123  %tmp160 = add i11 %tmp_116_2_1_cast_i_i, %tmp_116_2_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:131  %p_Val2_7_3_i_i = select i1 %tmp_1278, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_3_i_i"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:138  %p_Val2_7_3_1_i_i = select i1 %tmp_1279, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_3_1_i_i"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:139  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_3_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:140  %tmp_116_3_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_3_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_3_1_i_i"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:141  %tmp_116_3_1_cast_i_i = sext i10 %tmp_116_3_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_3_1_cast_i_i"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:145  %p_Val2_7_3_2_i_i = select i1 %tmp_1280, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_3_2_i_i"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:146  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_3_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:147  %tmp_116_3_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_3_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_3_2_i_i"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:148  %tmp_116_3_2_cast_i_i = sext i10 %tmp_116_3_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_3_2_cast_i_i"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:150  %tmp163 = add i11 %tmp_116_3_1_cast_i_i, %tmp_116_3_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:158  %p_Val2_7_4_i_i = select i1 %tmp_1281, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_4_i_i"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:165  %p_Val2_7_4_1_i_i = select i1 %tmp_1282, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_4_1_i_i"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:166  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_4_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:167  %tmp_116_4_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_4_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_4_1_i_i"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:168  %tmp_116_4_1_cast_i_i = sext i10 %tmp_116_4_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_4_1_cast_i_i"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:172  %p_Val2_7_4_2_i_i = select i1 %tmp_1283, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_4_2_i_i"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:173  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_4_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:174  %tmp_116_4_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_4_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_4_2_i_i"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:175  %tmp_116_4_2_cast_i_i = sext i10 %tmp_116_4_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_4_2_cast_i_i"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:177  %tmp166 = add i11 %tmp_116_4_1_cast_i_i, %tmp_116_4_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:185  %p_Val2_7_5_i_i = select i1 %tmp_1284, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_5_i_i"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:192  %p_Val2_7_5_1_i_i = select i1 %tmp_1285, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_5_1_i_i"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:193  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_5_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:194  %tmp_116_5_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_5_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_5_1_i_i"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:195  %tmp_116_5_1_cast_i_i = sext i10 %tmp_116_5_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_5_1_cast_i_i"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:199  %p_Val2_7_5_2_i_i = select i1 %tmp_1286, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_5_2_i_i"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:200  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_5_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:201  %tmp_116_5_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_5_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_5_2_i_i"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:202  %tmp_116_5_2_cast_i_i = sext i10 %tmp_116_5_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_5_2_cast_i_i"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:204  %tmp169 = add i11 %tmp_116_5_1_cast_i_i, %tmp_116_5_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:212  %p_Val2_7_6_i_i = select i1 %tmp_1287, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_6_i_i"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:219  %p_Val2_7_6_1_i_i = select i1 %tmp_1288, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_6_1_i_i"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:220  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_6_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:221  %tmp_116_6_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_6_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_6_1_i_i"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:222  %tmp_116_6_1_cast_i_i = sext i10 %tmp_116_6_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_6_1_cast_i_i"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:226  %p_Val2_7_6_2_i_i = select i1 %tmp_1289, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_6_2_i_i"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:227  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_6_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:228  %tmp_116_6_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_6_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_6_2_i_i"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:229  %tmp_116_6_2_cast_i_i = sext i10 %tmp_116_6_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_6_2_cast_i_i"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:231  %tmp172 = add i11 %tmp_116_6_1_cast_i_i, %tmp_116_6_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:239  %p_Val2_7_7_i_i = select i1 %tmp_1290, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_7_i_i"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:246  %p_Val2_7_7_1_i_i = select i1 %tmp_1291, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_7_1_i_i"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:247  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_7_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:248  %tmp_116_7_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_7_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_7_1_i_i"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:249  %tmp_116_7_1_cast_i_i = sext i10 %tmp_116_7_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_7_1_cast_i_i"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:253  %p_Val2_7_7_2_i_i = select i1 %tmp_1292, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_7_2_i_i"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:254  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_7_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:255  %tmp_116_7_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_7_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_7_2_i_i"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:256  %tmp_116_7_2_cast_i_i = sext i10 %tmp_116_7_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_7_2_cast_i_i"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:258  %tmp175 = add i11 %tmp_116_7_1_cast_i_i, %tmp_116_7_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:266  %p_Val2_7_8_i_i = select i1 %tmp_1293, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_8_i_i"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:273  %p_Val2_7_8_1_i_i = select i1 %tmp_1294, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_8_1_i_i"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:274  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_8_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:275  %tmp_116_8_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_8_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_8_1_i_i"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:276  %tmp_116_8_1_cast_i_i = sext i10 %tmp_116_8_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_8_1_cast_i_i"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:280  %p_Val2_7_8_2_i_i = select i1 %tmp_1295, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_8_2_i_i"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:281  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_8_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:282  %tmp_116_8_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_8_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_8_2_i_i"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:283  %tmp_116_8_2_cast_i_i = sext i10 %tmp_116_8_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_8_2_cast_i_i"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:285  %tmp178 = add i11 %tmp_116_8_1_cast_i_i, %tmp_116_8_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:293  %p_Val2_7_9_i_i = select i1 %tmp_1296, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_9_i_i"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:300  %p_Val2_7_9_1_i_i = select i1 %tmp_1297, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_9_1_i_i"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:301  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_9_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:302  %tmp_116_9_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_9_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_9_1_i_i"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:303  %tmp_116_9_1_cast_i_i = sext i10 %tmp_116_9_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_9_1_cast_i_i"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:307  %p_Val2_7_9_2_i_i = select i1 %tmp_1298, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_9_2_i_i"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:308  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_9_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:309  %tmp_116_9_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_9_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_9_2_i_i"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:310  %tmp_116_9_2_cast_i_i = sext i10 %tmp_116_9_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_9_2_cast_i_i"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:312  %tmp181 = add i11 %tmp_116_9_1_cast_i_i, %tmp_116_9_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:320  %p_Val2_7_10_i_i = select i1 %tmp_1299, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_10_i_i"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:327  %p_Val2_7_10_1_i_i = select i1 %tmp_1300, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_10_1_i_i"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:328  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_10_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:329  %tmp_116_10_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_10_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_10_1_i_i"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:330  %tmp_116_10_1_cast_i_s = sext i10 %tmp_116_10_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_10_1_cast_i_s"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:334  %p_Val2_7_10_2_i_i = select i1 %tmp_1301, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_10_2_i_i"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:335  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_10_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:336  %tmp_116_10_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_10_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_10_2_i_i"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:337  %tmp_116_10_2_cast_i_s = sext i10 %tmp_116_10_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_10_2_cast_i_s"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:339  %tmp184 = add i11 %tmp_116_10_1_cast_i_s, %tmp_116_10_2_cast_i_s

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:347  %p_Val2_7_11_i_i = select i1 %tmp_1302, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_11_i_i"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:354  %p_Val2_7_11_1_i_i = select i1 %tmp_1303, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_11_1_i_i"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:355  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_11_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:356  %tmp_116_11_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_11_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_11_1_i_i"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:357  %tmp_116_11_1_cast_i_s = sext i10 %tmp_116_11_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_11_1_cast_i_s"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:361  %p_Val2_7_11_2_i_i = select i1 %tmp_1304, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_11_2_i_i"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:362  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_11_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:363  %tmp_116_11_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_11_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_11_2_i_i"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:364  %tmp_116_11_2_cast_i_s = sext i10 %tmp_116_11_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_11_2_cast_i_s"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:366  %tmp187 = add i11 %tmp_116_11_1_cast_i_s, %tmp_116_11_2_cast_i_s

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:374  %p_Val2_7_12_i_i = select i1 %tmp_1305, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_12_i_i"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:381  %p_Val2_7_12_1_i_i = select i1 %tmp_1306, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_12_1_i_i"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:382  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_12_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:383  %tmp_116_12_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_12_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_12_1_i_i"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:384  %tmp_116_12_1_cast_i_s = sext i10 %tmp_116_12_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_12_1_cast_i_s"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:388  %p_Val2_7_12_2_i_i = select i1 %tmp_1307, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_12_2_i_i"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:389  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_12_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:390  %tmp_116_12_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_12_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_12_2_i_i"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:391  %tmp_116_12_2_cast_i_s = sext i10 %tmp_116_12_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_12_2_cast_i_s"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:393  %tmp190 = add i11 %tmp_116_12_1_cast_i_s, %tmp_116_12_2_cast_i_s

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:401  %p_Val2_7_13_i_i = select i1 %tmp_1308, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_13_i_i"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:408  %p_Val2_7_13_1_i_i = select i1 %tmp_1309, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_13_1_i_i"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:409  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_13_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:410  %tmp_116_13_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_13_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_13_1_i_i"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:411  %tmp_116_13_1_cast_i_s = sext i10 %tmp_116_13_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_13_1_cast_i_s"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:415  %p_Val2_7_13_2_i_i = select i1 %tmp_1310, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_13_2_i_i"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:416  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_13_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:417  %tmp_116_13_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_13_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_13_2_i_i"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:418  %tmp_116_13_2_cast_i_s = sext i10 %tmp_116_13_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_13_2_cast_i_s"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:420  %tmp193 = add i11 %tmp_116_13_1_cast_i_s, %tmp_116_13_2_cast_i_s

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:428  %p_Val2_7_14_i_i = select i1 %tmp_1311, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_14_i_i"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:435  %p_Val2_7_14_1_i_i = select i1 %tmp_1312, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_14_1_i_i"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:436  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_14_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:437  %tmp_116_14_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_14_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_14_1_i_i"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:438  %tmp_116_14_1_cast_i_s = sext i10 %tmp_116_14_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_14_1_cast_i_s"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:442  %p_Val2_7_14_2_i_i = select i1 %tmp_1313, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_14_2_i_i"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:443  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_14_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:444  %tmp_116_14_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_14_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_14_2_i_i"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:445  %tmp_116_14_2_cast_i_s = sext i10 %tmp_116_14_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_14_2_cast_i_s"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:447  %tmp196 = add i11 %tmp_116_14_1_cast_i_s, %tmp_116_14_2_cast_i_s

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:455  %p_Val2_7_15_i_i = select i1 %tmp_1314, i9 %tmp_112_0_i_i, i9 %ret_V_2_0_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_15_i_i"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:462  %p_Val2_7_15_1_i_i = select i1 %tmp_1315, i9 %tmp_112_0_1_i_i, i9 %ret_V_2_0_1_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_15_1_i_i"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:463  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_15_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:464  %tmp_116_15_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_15_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_15_1_i_i"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:465  %tmp_116_15_1_cast_i_s = sext i10 %tmp_116_15_1_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_15_1_cast_i_s"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.critedge.0.i.i:469  %p_Val2_7_15_2_i_i = select i1 %tmp_1316, i9 %tmp_112_0_2_i_i, i9 %ret_V_2_0_2_i_i

]]></Node>
<StgValue><ssdm name="p_Val2_7_15_2_i_i"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:470  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_15_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:471  %tmp_116_15_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_15_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_15_2_i_i"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:472  %tmp_116_15_2_cast_i_s = sext i10 %tmp_116_15_2_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_116_15_2_cast_i_s"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.critedge.0.i.i:474  %tmp199 = add i11 %tmp_116_15_1_cast_i_s, %tmp_116_15_2_cast_i_s

]]></Node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="32">
<![CDATA[
.preheader13.0.i.i:1  %tmp_110_i_i = zext i32 %nf_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_110_i_i"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:2  %threshs0_m_threshold_16 = getelementptr [4 x i24]* @threshs0_m_threshold_15, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_16"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:3  %threshs0_m_threshold_17 = load i24* %threshs0_m_threshold_16, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_17"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:5  %threshs0_m_threshold_18 = getelementptr [4 x i24]* @threshs0_m_threshold_14, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_18"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:6  %threshs0_m_threshold_19 = load i24* %threshs0_m_threshold_18, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_19"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:8  %threshs0_m_threshold_20 = getelementptr [4 x i24]* @threshs0_m_threshold_7, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_20"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:9  %threshs0_m_threshold_21 = load i24* %threshs0_m_threshold_20, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_21"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:11  %threshs0_m_threshold_22 = getelementptr [4 x i24]* @threshs0_m_threshold_6, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_22"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:12  %threshs0_m_threshold_23 = load i24* %threshs0_m_threshold_22, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_23"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:14  %threshs0_m_threshold_24 = getelementptr [4 x i24]* @threshs0_m_threshold_5, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_24"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:15  %threshs0_m_threshold_25 = load i24* %threshs0_m_threshold_24, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_25"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:17  %threshs0_m_threshold_26 = getelementptr [4 x i24]* @threshs0_m_threshold_4, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_26"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:18  %threshs0_m_threshold_27 = load i24* %threshs0_m_threshold_26, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_27"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:20  %threshs0_m_threshold_28 = getelementptr [4 x i24]* @threshs0_m_threshold_3, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_28"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:21  %threshs0_m_threshold_29 = load i24* %threshs0_m_threshold_28, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_29"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:23  %threshs0_m_threshold_30 = getelementptr [4 x i24]* @threshs0_m_threshold_2, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_30"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:24  %threshs0_m_threshold_31 = load i24* %threshs0_m_threshold_30, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_31"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:26  %threshs0_m_threshold_32 = getelementptr [4 x i24]* @threshs0_m_threshold_1, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_32"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:27  %threshs0_m_threshold_33 = load i24* %threshs0_m_threshold_32, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_33"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:29  %threshs0_m_threshold_34 = getelementptr [4 x i24]* @threshs0_m_threshold, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_34"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:30  %threshs0_m_threshold_35 = load i24* %threshs0_m_threshold_34, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_35"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:32  %threshs0_m_threshold_36 = getelementptr [4 x i24]* @threshs0_m_threshold_13, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_36"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:33  %threshs0_m_threshold_37 = load i24* %threshs0_m_threshold_36, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_37"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:35  %threshs0_m_threshold_38 = getelementptr [4 x i24]* @threshs0_m_threshold_12, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_38"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:36  %threshs0_m_threshold_39 = load i24* %threshs0_m_threshold_38, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_39"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:38  %threshs0_m_threshold_40 = getelementptr [4 x i24]* @threshs0_m_threshold_11, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_40"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:39  %threshs0_m_threshold_41 = load i24* %threshs0_m_threshold_40, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_41"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:41  %threshs0_m_threshold_42 = getelementptr [4 x i24]* @threshs0_m_threshold_10, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_42"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:42  %threshs0_m_threshold_43 = load i24* %threshs0_m_threshold_42, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_43"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:44  %threshs0_m_threshold_44 = getelementptr [4 x i24]* @threshs0_m_threshold_9, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_44"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:45  %threshs0_m_threshold_45 = load i24* %threshs0_m_threshold_44, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_45"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="2" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13.0.i.i:47  %threshs0_m_threshold_46 = getelementptr [4 x i24]* @threshs0_m_threshold_8, i64 0, i64 %tmp_110_i_i

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_46"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:48  %threshs0_m_threshold_47 = load i24* %threshs0_m_threshold_46, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_47"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:1  %accu_V_0_0_i_i_load = load i24* %accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i_i_load"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:2  %accu_V_0_1_i_i_load = load i24* %accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i_i_load"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:3  %accu_V_0_2_i_i_load = load i24* %accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i_i_load"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:4  %accu_V_0_3_i_i_load = load i24* %accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i_i_load"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:5  %accu_V_0_4_i_i_load = load i24* %accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i_i_load"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:6  %accu_V_0_5_i_i_load = load i24* %accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i_i_load"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:7  %accu_V_0_6_i_i_load = load i24* %accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i_i_load"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:8  %accu_V_0_7_i_i_load = load i24* %accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i_i_load"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:9  %accu_V_0_8_i_i_load = load i24* %accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i_i_load"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:10  %accu_V_0_9_i_i_load = load i24* %accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i_i_load"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:11  %accu_V_0_10_i_i_load = load i24* %accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i_i_load"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:12  %accu_V_0_11_i_i_load = load i24* %accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i_i_load"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:13  %accu_V_0_12_i_i_load = load i24* %accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i_i_load"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:14  %accu_V_0_13_i_i_load = load i24* %accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i_i_load"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:15  %accu_V_0_14_i_i_load = load i24* %accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i_i_load"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_31_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24">
<![CDATA[
.critedge.0.i.i:16  %accu_V_0_15_i_i_load = load i24* %accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i_i_load"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:20  %p_accu_V_0_15_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_15_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_15_i_i"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:21  %p_accu_V_0_14_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_14_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_14_i_i"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:22  %p_accu_V_0_13_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_13_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_13_i_i"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:23  %p_accu_V_0_12_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_12_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_12_i_i"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:24  %p_accu_V_0_11_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_11_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_11_i_i"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:25  %p_accu_V_0_10_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_10_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_10_i_i"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:26  %p_accu_V_0_9_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_9_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_9_i_i"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:27  %p_accu_V_0_8_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_8_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_8_i_i"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:28  %p_accu_V_0_7_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_7_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_7_i_i"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:29  %p_accu_V_0_6_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_6_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_6_i_i"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:30  %p_accu_V_0_5_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_5_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_5_i_i"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:31  %p_accu_V_0_4_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_4_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_4_i_i"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:32  %p_accu_V_0_3_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_3_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_3_i_i"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:33  %p_accu_V_0_2_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_2_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_2_i_i"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:34  %p_accu_V_0_1_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_1_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_1_i_i"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
.critedge.0.i.i:35  %p_accu_V_0_0_i_i = select i1 %tmp_31_i_i, i24 0, i24 %accu_V_0_0_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_0_i_i"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:45  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_0_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:46  %tmp_116_0_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_0_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_0_i_i"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:47  %tmp_116_0_cast_i_i = sext i10 %tmp_116_0_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_0_cast_i_i"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:68  %tmp153 = add i24 %p_accu_V_0_0_i_i, %tmp_116_0_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:70  %tmp154_cast = sext i11 %tmp154 to i24

]]></Node>
<StgValue><ssdm name="tmp154_cast"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:71  %accu_0_0_V = add i24 %tmp154_cast, %tmp153

]]></Node>
<StgValue><ssdm name="accu_0_0_V"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:78  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:79  %tmp_116_1_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_1_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_1_i_i"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:80  %tmp_116_1_cast_i_i = sext i10 %tmp_116_1_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_1_cast_i_i"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:95  %tmp156 = add i24 %p_accu_V_0_1_i_i, %tmp_116_1_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:97  %tmp157_cast = sext i11 %tmp157 to i24

]]></Node>
<StgValue><ssdm name="tmp157_cast"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:98  %accu_0_1_V = add i24 %tmp157_cast, %tmp156

]]></Node>
<StgValue><ssdm name="accu_0_1_V"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:105  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:106  %tmp_116_2_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_2_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_2_i_i"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:107  %tmp_116_2_cast_i_i = sext i10 %tmp_116_2_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_2_cast_i_i"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:122  %tmp159 = add i24 %p_accu_V_0_2_i_i, %tmp_116_2_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:124  %tmp160_cast = sext i11 %tmp160 to i24

]]></Node>
<StgValue><ssdm name="tmp160_cast"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:125  %accu_0_2_V = add i24 %tmp160_cast, %tmp159

]]></Node>
<StgValue><ssdm name="accu_0_2_V"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:132  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:133  %tmp_116_3_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_3_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_3_i_i"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:134  %tmp_116_3_cast_i_i = sext i10 %tmp_116_3_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_3_cast_i_i"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:149  %tmp162 = add i24 %p_accu_V_0_3_i_i, %tmp_116_3_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:151  %tmp163_cast = sext i11 %tmp163 to i24

]]></Node>
<StgValue><ssdm name="tmp163_cast"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:152  %accu_0_3_V = add i24 %tmp163_cast, %tmp162

]]></Node>
<StgValue><ssdm name="accu_0_3_V"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:159  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:160  %tmp_116_4_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_4_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_4_i_i"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:161  %tmp_116_4_cast_i_i = sext i10 %tmp_116_4_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_4_cast_i_i"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:176  %tmp165 = add i24 %p_accu_V_0_4_i_i, %tmp_116_4_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:178  %tmp166_cast = sext i11 %tmp166 to i24

]]></Node>
<StgValue><ssdm name="tmp166_cast"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:179  %accu_0_4_V = add i24 %tmp166_cast, %tmp165

]]></Node>
<StgValue><ssdm name="accu_0_4_V"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:186  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:187  %tmp_116_5_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_5_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_5_i_i"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:188  %tmp_116_5_cast_i_i = sext i10 %tmp_116_5_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_5_cast_i_i"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:203  %tmp168 = add i24 %p_accu_V_0_5_i_i, %tmp_116_5_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:205  %tmp169_cast = sext i11 %tmp169 to i24

]]></Node>
<StgValue><ssdm name="tmp169_cast"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:206  %accu_0_5_V = add i24 %tmp169_cast, %tmp168

]]></Node>
<StgValue><ssdm name="accu_0_5_V"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:213  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:214  %tmp_116_6_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_6_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_6_i_i"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:215  %tmp_116_6_cast_i_i = sext i10 %tmp_116_6_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_6_cast_i_i"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:230  %tmp171 = add i24 %p_accu_V_0_6_i_i, %tmp_116_6_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:232  %tmp172_cast = sext i11 %tmp172 to i24

]]></Node>
<StgValue><ssdm name="tmp172_cast"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:233  %accu_0_6_V = add i24 %tmp172_cast, %tmp171

]]></Node>
<StgValue><ssdm name="accu_0_6_V"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:240  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:241  %tmp_116_7_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_7_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_7_i_i"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:242  %tmp_116_7_cast_i_i = sext i10 %tmp_116_7_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_7_cast_i_i"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:257  %tmp174 = add i24 %p_accu_V_0_7_i_i, %tmp_116_7_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:259  %tmp175_cast = sext i11 %tmp175 to i24

]]></Node>
<StgValue><ssdm name="tmp175_cast"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:260  %accu_0_7_V = add i24 %tmp175_cast, %tmp174

]]></Node>
<StgValue><ssdm name="accu_0_7_V"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:267  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:268  %tmp_116_8_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_8_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_8_i_i"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:269  %tmp_116_8_cast_i_i = sext i10 %tmp_116_8_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_8_cast_i_i"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:284  %tmp177 = add i24 %p_accu_V_0_8_i_i, %tmp_116_8_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:286  %tmp178_cast = sext i11 %tmp178 to i24

]]></Node>
<StgValue><ssdm name="tmp178_cast"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:287  %accu_0_8_V = add i24 %tmp178_cast, %tmp177

]]></Node>
<StgValue><ssdm name="accu_0_8_V"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:294  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:295  %tmp_116_9_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_9_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_9_i_i"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:296  %tmp_116_9_cast_i_i = sext i10 %tmp_116_9_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_9_cast_i_i"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:311  %tmp180 = add i24 %p_accu_V_0_9_i_i, %tmp_116_9_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:313  %tmp181_cast = sext i11 %tmp181 to i24

]]></Node>
<StgValue><ssdm name="tmp181_cast"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:314  %accu_0_9_V = add i24 %tmp181_cast, %tmp180

]]></Node>
<StgValue><ssdm name="accu_0_9_V"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:321  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:322  %tmp_116_10_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_10_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_10_i_i"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:323  %tmp_116_10_cast_i_i = sext i10 %tmp_116_10_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_10_cast_i_i"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:338  %tmp183 = add i24 %p_accu_V_0_10_i_i, %tmp_116_10_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:340  %tmp184_cast = sext i11 %tmp184 to i24

]]></Node>
<StgValue><ssdm name="tmp184_cast"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:341  %accu_0_10_V = add i24 %tmp184_cast, %tmp183

]]></Node>
<StgValue><ssdm name="accu_0_10_V"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:348  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:349  %tmp_116_11_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_11_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_11_i_i"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:350  %tmp_116_11_cast_i_i = sext i10 %tmp_116_11_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_11_cast_i_i"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:365  %tmp186 = add i24 %p_accu_V_0_11_i_i, %tmp_116_11_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:367  %tmp187_cast = sext i11 %tmp187 to i24

]]></Node>
<StgValue><ssdm name="tmp187_cast"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:368  %accu_0_11_V = add i24 %tmp187_cast, %tmp186

]]></Node>
<StgValue><ssdm name="accu_0_11_V"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:375  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:376  %tmp_116_12_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_12_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_12_i_i"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:377  %tmp_116_12_cast_i_i = sext i10 %tmp_116_12_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_12_cast_i_i"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:392  %tmp189 = add i24 %p_accu_V_0_12_i_i, %tmp_116_12_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:394  %tmp190_cast = sext i11 %tmp190 to i24

]]></Node>
<StgValue><ssdm name="tmp190_cast"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:395  %accu_0_12_V = add i24 %tmp190_cast, %tmp189

]]></Node>
<StgValue><ssdm name="accu_0_12_V"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:402  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:403  %tmp_116_13_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_13_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_13_i_i"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:404  %tmp_116_13_cast_i_i = sext i10 %tmp_116_13_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_13_cast_i_i"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:419  %tmp192 = add i24 %p_accu_V_0_13_i_i, %tmp_116_13_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:421  %tmp193_cast = sext i11 %tmp193 to i24

]]></Node>
<StgValue><ssdm name="tmp193_cast"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:422  %accu_0_13_V = add i24 %tmp193_cast, %tmp192

]]></Node>
<StgValue><ssdm name="accu_0_13_V"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:429  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:430  %tmp_116_14_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_14_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_14_i_i"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:431  %tmp_116_14_cast_i_i = sext i10 %tmp_116_14_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_14_cast_i_i"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:446  %tmp195 = add i24 %p_accu_V_0_14_i_i, %tmp_116_14_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:448  %tmp196_cast = sext i11 %tmp196 to i24

]]></Node>
<StgValue><ssdm name="tmp196_cast"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:449  %accu_0_14_V = add i24 %tmp196_cast, %tmp195

]]></Node>
<StgValue><ssdm name="accu_0_14_V"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:456  call void (...)* @_ssdm_op_SpecFUCore(i9 %p_Val2_7_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.critedge.0.i.i:457  %tmp_116_15_i_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7_15_i_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116_15_i_i"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="24" op_0_bw="10">
<![CDATA[
.critedge.0.i.i:458  %tmp_116_15_cast_i_i = sext i10 %tmp_116_15_i_i to i24

]]></Node>
<StgValue><ssdm name="tmp_116_15_cast_i_i"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:473  %tmp198 = add i24 %p_accu_V_0_15_i_i, %tmp_116_15_cast_i_i

]]></Node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="24" op_0_bw="11">
<![CDATA[
.critedge.0.i.i:475  %tmp199_cast = sext i11 %tmp199 to i24

]]></Node>
<StgValue><ssdm name="tmp199_cast"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:476  %accu_0_15_V = add i24 %tmp199_cast, %tmp198

]]></Node>
<StgValue><ssdm name="accu_0_15_V"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:481  store i24 %accu_0_15_V, i24* %accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:482  store i24 %accu_0_14_V, i24* %accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:483  store i24 %accu_0_13_V, i24* %accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:484  store i24 %accu_0_12_V, i24* %accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:485  store i24 %accu_0_11_V, i24* %accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:486  store i24 %accu_0_10_V, i24* %accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:487  store i24 %accu_0_9_V, i24* %accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:488  store i24 %accu_0_8_V, i24* %accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:489  store i24 %accu_0_7_V, i24* %accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:490  store i24 %accu_0_6_V, i24* %accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:491  store i24 %accu_0_5_V, i24* %accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:492  store i24 %accu_0_4_V, i24* %accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:493  store i24 %accu_0_3_V, i24* %accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:494  store i24 %accu_0_2_V, i24* %accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:495  store i24 %accu_0_1_V, i24* %accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
.critedge.0.i.i:496  store i24 %accu_0_0_V, i24* %accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:3  %threshs0_m_threshold_17 = load i24* %threshs0_m_threshold_16, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_17"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:6  %threshs0_m_threshold_19 = load i24* %threshs0_m_threshold_18, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_19"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:9  %threshs0_m_threshold_21 = load i24* %threshs0_m_threshold_20, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_21"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:12  %threshs0_m_threshold_23 = load i24* %threshs0_m_threshold_22, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_23"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:15  %threshs0_m_threshold_25 = load i24* %threshs0_m_threshold_24, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_25"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:18  %threshs0_m_threshold_27 = load i24* %threshs0_m_threshold_26, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_27"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:21  %threshs0_m_threshold_29 = load i24* %threshs0_m_threshold_28, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_29"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:24  %threshs0_m_threshold_31 = load i24* %threshs0_m_threshold_30, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_31"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:27  %threshs0_m_threshold_33 = load i24* %threshs0_m_threshold_32, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_33"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:30  %threshs0_m_threshold_35 = load i24* %threshs0_m_threshold_34, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_35"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:33  %threshs0_m_threshold_37 = load i24* %threshs0_m_threshold_36, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_37"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:36  %threshs0_m_threshold_39 = load i24* %threshs0_m_threshold_38, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_39"/></StgValue>
</operation>

<operation id="596" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:39  %threshs0_m_threshold_41 = load i24* %threshs0_m_threshold_40, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_41"/></StgValue>
</operation>

<operation id="597" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:42  %threshs0_m_threshold_43 = load i24* %threshs0_m_threshold_42, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_43"/></StgValue>
</operation>

<operation id="598" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:45  %threshs0_m_threshold_45 = load i24* %threshs0_m_threshold_44, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_45"/></StgValue>
</operation>

<operation id="599" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="2">
<![CDATA[
.preheader13.0.i.i:48  %threshs0_m_threshold_47 = load i24* %threshs0_m_threshold_46, align 4

]]></Node>
<StgValue><ssdm name="threshs0_m_threshold_47"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="600" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:4  %tmp_i_i_i = icmp slt i24 %threshs0_m_threshold_17, %accu_0_0_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:7  %tmp_i1215_i_i = icmp slt i24 %threshs0_m_threshold_19, %accu_0_1_V

]]></Node>
<StgValue><ssdm name="tmp_i1215_i_i"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:10  %tmp_i1216_i_i = icmp slt i24 %threshs0_m_threshold_21, %accu_0_2_V

]]></Node>
<StgValue><ssdm name="tmp_i1216_i_i"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:13  %tmp_i1217_i_i = icmp slt i24 %threshs0_m_threshold_23, %accu_0_3_V

]]></Node>
<StgValue><ssdm name="tmp_i1217_i_i"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:16  %tmp_i1218_i_i = icmp slt i24 %threshs0_m_threshold_25, %accu_0_4_V

]]></Node>
<StgValue><ssdm name="tmp_i1218_i_i"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:19  %tmp_i1219_i_i = icmp slt i24 %threshs0_m_threshold_27, %accu_0_5_V

]]></Node>
<StgValue><ssdm name="tmp_i1219_i_i"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:22  %tmp_i1220_i_i = icmp slt i24 %threshs0_m_threshold_29, %accu_0_6_V

]]></Node>
<StgValue><ssdm name="tmp_i1220_i_i"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:25  %tmp_i1221_i_i = icmp slt i24 %threshs0_m_threshold_31, %accu_0_7_V

]]></Node>
<StgValue><ssdm name="tmp_i1221_i_i"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:28  %tmp_i1222_i_i = icmp slt i24 %threshs0_m_threshold_33, %accu_0_8_V

]]></Node>
<StgValue><ssdm name="tmp_i1222_i_i"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:31  %tmp_i1223_i_i = icmp slt i24 %threshs0_m_threshold_35, %accu_0_9_V

]]></Node>
<StgValue><ssdm name="tmp_i1223_i_i"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:34  %tmp_i1224_i_i = icmp slt i24 %threshs0_m_threshold_37, %accu_0_10_V

]]></Node>
<StgValue><ssdm name="tmp_i1224_i_i"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:37  %tmp_i1225_i_i = icmp slt i24 %threshs0_m_threshold_39, %accu_0_11_V

]]></Node>
<StgValue><ssdm name="tmp_i1225_i_i"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:40  %tmp_i1226_i_i = icmp slt i24 %threshs0_m_threshold_41, %accu_0_12_V

]]></Node>
<StgValue><ssdm name="tmp_i1226_i_i"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:43  %tmp_i1227_i_i = icmp slt i24 %threshs0_m_threshold_43, %accu_0_13_V

]]></Node>
<StgValue><ssdm name="tmp_i1227_i_i"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:46  %tmp_i1228_i_i = icmp slt i24 %threshs0_m_threshold_45, %accu_0_14_V

]]></Node>
<StgValue><ssdm name="tmp_i1228_i_i"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader13.0.i.i:49  %tmp_i1229_i_i = icmp slt i24 %threshs0_m_threshold_47, %accu_0_15_V

]]></Node>
<StgValue><ssdm name="tmp_i1229_i_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="616" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:39  %tmp_1587_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1587_i_i"/></StgValue>
</operation>

<operation id="617" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:48  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1587_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="618" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:49  %tmp_1588_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1588_i_i"/></StgValue>
</operation>

<operation id="619" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:58  %empty_1070 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1588_i_i)

]]></Node>
<StgValue><ssdm name="empty_1070"/></StgValue>
</operation>

<operation id="620" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:59  %tmp_1589_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1589_i_i"/></StgValue>
</operation>

<operation id="621" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:72  %empty_1071 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1589_i_i)

]]></Node>
<StgValue><ssdm name="empty_1071"/></StgValue>
</operation>

<operation id="622" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:75  %tmp_1590_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1590_i_i"/></StgValue>
</operation>

<operation id="623" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:81  %empty_1072 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1590_i_i)

]]></Node>
<StgValue><ssdm name="empty_1072"/></StgValue>
</operation>

<operation id="624" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:82  %tmp_1591_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1591_i_i"/></StgValue>
</operation>

<operation id="625" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:88  %empty_1073 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1591_i_i)

]]></Node>
<StgValue><ssdm name="empty_1073"/></StgValue>
</operation>

<operation id="626" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:89  %tmp_1592_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1592_i_i"/></StgValue>
</operation>

<operation id="627" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:99  %empty_1074 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1592_i_i)

]]></Node>
<StgValue><ssdm name="empty_1074"/></StgValue>
</operation>

<operation id="628" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:102  %tmp_1593_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1593_i_i"/></StgValue>
</operation>

<operation id="629" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:108  %empty_1075 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1593_i_i)

]]></Node>
<StgValue><ssdm name="empty_1075"/></StgValue>
</operation>

<operation id="630" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:109  %tmp_1594_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1594_i_i"/></StgValue>
</operation>

<operation id="631" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:115  %empty_1076 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1594_i_i)

]]></Node>
<StgValue><ssdm name="empty_1076"/></StgValue>
</operation>

<operation id="632" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:116  %tmp_1595_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1595_i_i"/></StgValue>
</operation>

<operation id="633" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:126  %empty_1077 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1595_i_i)

]]></Node>
<StgValue><ssdm name="empty_1077"/></StgValue>
</operation>

<operation id="634" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:129  %tmp_1596_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1596_i_i"/></StgValue>
</operation>

<operation id="635" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:135  %empty_1078 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1596_i_i)

]]></Node>
<StgValue><ssdm name="empty_1078"/></StgValue>
</operation>

<operation id="636" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:136  %tmp_1597_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1597_i_i"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:142  %empty_1079 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1597_i_i)

]]></Node>
<StgValue><ssdm name="empty_1079"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:143  %tmp_1598_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1598_i_i"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:153  %empty_1080 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1598_i_i)

]]></Node>
<StgValue><ssdm name="empty_1080"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:156  %tmp_1599_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1599_i_i"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:162  %empty_1081 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1599_i_i)

]]></Node>
<StgValue><ssdm name="empty_1081"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:163  %tmp_1600_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1600_i_i"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:169  %empty_1082 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1600_i_i)

]]></Node>
<StgValue><ssdm name="empty_1082"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:170  %tmp_1601_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1601_i_i"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:180  %empty_1083 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1601_i_i)

]]></Node>
<StgValue><ssdm name="empty_1083"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:183  %tmp_1602_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1602_i_i"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:189  %empty_1084 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1602_i_i)

]]></Node>
<StgValue><ssdm name="empty_1084"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:190  %tmp_1603_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1603_i_i"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:196  %empty_1085 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1603_i_i)

]]></Node>
<StgValue><ssdm name="empty_1085"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:197  %tmp_1604_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1604_i_i"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:207  %empty_1086 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1604_i_i)

]]></Node>
<StgValue><ssdm name="empty_1086"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:210  %tmp_1605_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1605_i_i"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:216  %empty_1087 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1605_i_i)

]]></Node>
<StgValue><ssdm name="empty_1087"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:217  %tmp_1606_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1606_i_i"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:223  %empty_1088 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1606_i_i)

]]></Node>
<StgValue><ssdm name="empty_1088"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:224  %tmp_1607_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1607_i_i"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:234  %empty_1089 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1607_i_i)

]]></Node>
<StgValue><ssdm name="empty_1089"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:237  %tmp_1608_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1608_i_i"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:243  %empty_1090 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1608_i_i)

]]></Node>
<StgValue><ssdm name="empty_1090"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:244  %tmp_1609_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1609_i_i"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:250  %empty_1091 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1609_i_i)

]]></Node>
<StgValue><ssdm name="empty_1091"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:251  %tmp_1610_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1610_i_i"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:261  %empty_1092 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1610_i_i)

]]></Node>
<StgValue><ssdm name="empty_1092"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:264  %tmp_1611_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1611_i_i"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:270  %empty_1093 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1611_i_i)

]]></Node>
<StgValue><ssdm name="empty_1093"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:271  %tmp_1612_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1612_i_i"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:277  %empty_1094 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1612_i_i)

]]></Node>
<StgValue><ssdm name="empty_1094"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:278  %tmp_1613_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1613_i_i"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:288  %empty_1095 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1613_i_i)

]]></Node>
<StgValue><ssdm name="empty_1095"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:291  %tmp_1614_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1614_i_i"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:297  %empty_1096 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1614_i_i)

]]></Node>
<StgValue><ssdm name="empty_1096"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:298  %tmp_1615_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1615_i_i"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:304  %empty_1097 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1615_i_i)

]]></Node>
<StgValue><ssdm name="empty_1097"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:305  %tmp_1616_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1616_i_i"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:315  %empty_1098 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1616_i_i)

]]></Node>
<StgValue><ssdm name="empty_1098"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:318  %tmp_1617_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1617_i_i"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:324  %empty_1099 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1617_i_i)

]]></Node>
<StgValue><ssdm name="empty_1099"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:325  %tmp_1618_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1618_i_i"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:331  %empty_1100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1618_i_i)

]]></Node>
<StgValue><ssdm name="empty_1100"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:332  %tmp_1619_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1619_i_i"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:342  %empty_1101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1619_i_i)

]]></Node>
<StgValue><ssdm name="empty_1101"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:345  %tmp_1620_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1620_i_i"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:351  %empty_1102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1620_i_i)

]]></Node>
<StgValue><ssdm name="empty_1102"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:352  %tmp_1621_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1621_i_i"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:358  %empty_1103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1621_i_i)

]]></Node>
<StgValue><ssdm name="empty_1103"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:359  %tmp_1622_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1622_i_i"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:369  %empty_1104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1622_i_i)

]]></Node>
<StgValue><ssdm name="empty_1104"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:372  %tmp_1623_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1623_i_i"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:378  %empty_1105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1623_i_i)

]]></Node>
<StgValue><ssdm name="empty_1105"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:379  %tmp_1624_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1624_i_i"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:385  %empty_1106 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1624_i_i)

]]></Node>
<StgValue><ssdm name="empty_1106"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:386  %tmp_1625_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1625_i_i"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:396  %empty_1107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1625_i_i)

]]></Node>
<StgValue><ssdm name="empty_1107"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:399  %tmp_1626_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1626_i_i"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:405  %empty_1108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1626_i_i)

]]></Node>
<StgValue><ssdm name="empty_1108"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:406  %tmp_1627_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1627_i_i"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:412  %empty_1109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1627_i_i)

]]></Node>
<StgValue><ssdm name="empty_1109"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:413  %tmp_1628_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1628_i_i"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:423  %empty_1110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1628_i_i)

]]></Node>
<StgValue><ssdm name="empty_1110"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:426  %tmp_1629_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1629_i_i"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:432  %empty_1111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1629_i_i)

]]></Node>
<StgValue><ssdm name="empty_1111"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:433  %tmp_1630_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1630_i_i"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:439  %empty_1112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1630_i_i)

]]></Node>
<StgValue><ssdm name="empty_1112"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:440  %tmp_1631_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1631_i_i"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:450  %empty_1113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1631_i_i)

]]></Node>
<StgValue><ssdm name="empty_1113"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:453  %tmp_1632_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1632_i_i"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:459  %empty_1114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1632_i_i)

]]></Node>
<StgValue><ssdm name="empty_1114"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:460  %tmp_1633_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1633_i_i"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:466  %empty_1115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1633_i_i)

]]></Node>
<StgValue><ssdm name="empty_1115"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:467  %tmp_1634_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str134)

]]></Node>
<StgValue><ssdm name="tmp_1634_i_i"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:477  %empty_1116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str134, i32 %tmp_1634_i_i)

]]></Node>
<StgValue><ssdm name="empty_1116"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
.preheader13.0.i.i:50  %tmp_V = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_i1229_i_i, i1 %tmp_i1228_i_i, i1 %tmp_i1227_i_i, i1 %tmp_i1226_i_i, i1 %tmp_i1225_i_i, i1 %tmp_i1224_i_i, i1 %tmp_i1223_i_i, i1 %tmp_i1222_i_i, i1 %tmp_i1221_i_i, i1 %tmp_i1220_i_i, i1 %tmp_i1219_i_i, i1 %tmp_i1218_i_i, i1 %tmp_i1217_i_i, i1 %tmp_i1216_i_i, i1 %tmp_i1215_i_i, i1 %tmp_i_i_i)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader13.0.i.i:51  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_32_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.0.i.i:59  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="715" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
