Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 31 20:14:20 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1029/default_mul14/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  196         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (27)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 196 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src25_reg[0]/C
src25_reg[1]/C
src26_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src25_reg[0]/D
src25_reg[1]/D
src26_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  224          inf        0.000                      0                  224           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.340ns  (logic 5.958ns (44.665%)  route 7.382ns (55.335%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=3 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.528 r  compressor/gpc246/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.639     8.167    compressor/gpc278/src0[2]
    SLICE_X0Y68                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     8.264 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.264    compressor/gpc278/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.659 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511     9.169    compressor/gpc308/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc308/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.266 r  compressor/gpc308/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.266    compressor/gpc308/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc308/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     9.661 r  compressor/gpc308/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.426    11.088    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.252    13.340 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.340    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.299ns  (logic 6.148ns (46.228%)  route 7.151ns (53.772%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=3 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.528 r  compressor/gpc246/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.639     8.167    compressor/gpc278/src0[2]
    SLICE_X0Y68                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     8.264 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.264    compressor/gpc278/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.659 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511     9.169    compressor/gpc308/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc308/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.266 r  compressor/gpc308/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.266    compressor/gpc308/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc308/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     9.718 r  compressor/gpc308/carry4_inst0/O[3]
                         net (fo=1, routed)           1.195    10.914    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.385    13.299 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.299    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.265ns  (logic 6.006ns (45.276%)  route 7.259ns (54.724%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=3 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.528 r  compressor/gpc246/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.639     8.167    compressor/gpc278/src0[2]
    SLICE_X0Y68                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     8.264 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.264    compressor/gpc278/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.659 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511     9.169    compressor/gpc308/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc308/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.266 r  compressor/gpc308/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.266    compressor/gpc308/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc308/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     9.569 r  compressor/gpc308/carry4_inst0/O[1]
                         net (fo=1, routed)           1.304    10.873    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392    13.265 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.265    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.264ns  (logic 6.119ns (46.134%)  route 7.145ns (53.866%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=3 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.528 r  compressor/gpc246/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.639     8.167    compressor/gpc278/src0[2]
    SLICE_X0Y68                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     8.264 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.264    compressor/gpc278/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.659 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511     9.169    compressor/gpc308/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc308/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.266 r  compressor/gpc308/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.266    compressor/gpc308/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc308/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     9.673 r  compressor/gpc308/carry4_inst0/O[2]
                         net (fo=1, routed)           1.189    10.863    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.401    13.264 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.264    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.186ns  (logic 5.896ns (44.718%)  route 7.289ns (55.282%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT2=3 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.528 r  compressor/gpc246/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.639     8.167    compressor/gpc278/src0[2]
    SLICE_X0Y68                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     8.264 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.264    compressor/gpc278/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.659 r  compressor/gpc278/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.511     9.169    compressor/gpc308/src0[2]
    SLICE_X0Y69                                                       r  compressor/gpc308/lut2_prop0/I1
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.097     9.266 r  compressor/gpc308/lut2_prop0/O
                         net (fo=1, routed)           0.000     9.266    compressor/gpc308/lut2_prop0_n_0
    SLICE_X0Y69                                                       r  compressor/gpc308/carry4_inst0/S[0]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     9.453 r  compressor/gpc308/carry4_inst0/O[0]
                         net (fo=1, routed)           1.334    10.787    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398    13.186 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.186    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.471ns  (logic 5.673ns (45.492%)  route 6.798ns (54.508%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.528 r  compressor/gpc246/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.639     8.167    compressor/gpc278/src0[2]
    SLICE_X0Y68                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     8.264 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.264    compressor/gpc278/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     8.716 r  compressor/gpc278/carry4_inst0/O[3]
                         net (fo=1, routed)           1.353    10.069    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402    12.471 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.471    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.414ns  (logic 5.631ns (45.358%)  route 6.783ns (54.642%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.528 r  compressor/gpc246/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.639     8.167    compressor/gpc278/src0[2]
    SLICE_X0Y68                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     8.264 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.264    compressor/gpc278/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     8.671 r  compressor/gpc278/carry4_inst0/O[2]
                         net (fo=1, routed)           1.338    10.009    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405    12.414 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.414    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.329ns  (logic 5.518ns (44.759%)  route 6.811ns (55.241%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.528 r  compressor/gpc246/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.639     8.167    compressor/gpc278/src0[2]
    SLICE_X0Y68                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     8.264 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.264    compressor/gpc278/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.567 r  compressor/gpc278/carry4_inst0/O[1]
                         net (fo=1, routed)           1.366     9.933    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396    12.329 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.329    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 5.414ns (44.329%)  route 6.799ns (55.671%))
  Logic Levels:           14  (CARRY4=6 FDRE=1 LUT2=2 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.528 r  compressor/gpc246/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.639     8.167    compressor/gpc278/src0[2]
    SLICE_X0Y68                                                       r  compressor/gpc278/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     8.264 r  compressor/gpc278/lut2_prop0/O
                         net (fo=1, routed)           0.000     8.264    compressor/gpc278/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc278/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     8.451 r  compressor/gpc278/carry4_inst0/O[0]
                         net (fo=1, routed)           1.355     9.805    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408    12.213 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.213    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.508ns  (logic 5.217ns (45.330%)  route 6.291ns (54.670%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=1 LUT4=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  src7_reg[0]/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src7_reg[0]/Q
                         net (fo=2, routed)           1.273     1.614    compressor/gpc1/lut6_2_inst3/I5
    SLICE_X1Y78                                                       r  compressor/gpc1/lut6_2_inst3/LUT6/I5
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.097     1.711 r  compressor/gpc1/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     1.711    compressor/gpc1/lut6_2_inst3_n_1
    SLICE_X1Y78                                                       r  compressor/gpc1/carry4_inst0/S[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.010 r  compressor/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.012     3.023    compressor/gpc84/src0[4]
    SLICE_X4Y75                                                       r  compressor/gpc84/lut4_prop0/I3
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.097     3.120 r  compressor/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     3.120    compressor/gpc84/lut4_prop0_n_0
    SLICE_X4Y75                                                       r  compressor/gpc84/carry4_inst0/S[0]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.527 r  compressor/gpc84/carry4_inst0/O[2]
                         net (fo=2, routed)           0.823     4.350    compressor/gpc147/dst[2]
    SLICE_X3Y74                                                       r  compressor/gpc147/lut4_prop3/I3
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.230     4.580 r  compressor/gpc147/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.580    compressor/gpc147/lut4_prop3_n_0
    SLICE_X3Y74                                                       r  compressor/gpc147/carry4_inst0/S[3]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.879 r  compressor/gpc147/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.721     5.599    compressor/gpc205/src0[2]
    SLICE_X2Y74                                                       r  compressor/gpc205/lut2_prop0/I1
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.097     5.696 r  compressor/gpc205/lut2_prop0/O
                         net (fo=1, routed)           0.000     5.696    compressor/gpc205/lut2_prop0_n_0
    SLICE_X2Y74                                                       r  compressor/gpc205/carry4_inst0/S[0]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.075 r  compressor/gpc205/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.976     7.052    compressor/gpc246/src0[0]
    SLICE_X2Y69                                                       r  compressor/gpc246/lut4_prop0/I3
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.097     7.149 r  compressor/gpc246/lut4_prop0/O
                         net (fo=1, routed)           0.000     7.149    compressor/gpc246/lut4_prop0_n_0
    SLICE_X2Y69                                                       r  compressor/gpc246/carry4_inst0/S[0]
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     7.603 r  compressor/gpc246/carry4_inst0/O[3]
                         net (fo=1, routed)           1.485     9.088    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.420    11.508 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.508    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src15_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.262%)  route 0.074ns (36.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDRE                         0.000     0.000 r  src15_reg[9]/C
    SLICE_X7Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[9]/Q
                         net (fo=5, routed)           0.074     0.202    src15[9]
    SLICE_X7Y70          FDRE                                         r  src15_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.128ns (55.717%)  route 0.102ns (44.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=5, routed)           0.102     0.230    src7[4]
    SLICE_X7Y75          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.864%)  route 0.110ns (46.136%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE                         0.000     0.000 r  src16_reg[2]/C
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[2]/Q
                         net (fo=2, routed)           0.110     0.238    src16[2]
    SLICE_X7Y71          FDRE                                         r  src16_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.321%)  route 0.117ns (47.679%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE                         0.000     0.000 r  src12_reg[9]/C
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[9]/Q
                         net (fo=5, routed)           0.117     0.245    src12[9]
    SLICE_X8Y76          FDRE                                         r  src12_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.849%)  route 0.119ns (48.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE                         0.000     0.000 r  src12_reg[5]/C
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[5]/Q
                         net (fo=2, routed)           0.119     0.247    src12[5]
    SLICE_X5Y77          FDRE                                         r  src12_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.212%)  route 0.122ns (48.788%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[1]/Q
                         net (fo=7, routed)           0.122     0.250    src5[1]
    SLICE_X0Y78          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.255%)  route 0.110ns (43.745%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  src18_reg[7]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[7]/Q
                         net (fo=2, routed)           0.110     0.251    src18[7]
    SLICE_X1Y71          FDRE                                         r  src18_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  src10_reg[8]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[8]/Q
                         net (fo=3, routed)           0.111     0.252    src10[8]
    SLICE_X7Y76          FDRE                                         r  src10_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE                         0.000     0.000 r  src13_reg[2]/C
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[2]/Q
                         net (fo=3, routed)           0.111     0.252    src13[2]
    SLICE_X7Y72          FDRE                                         r  src13_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src7[3]
    SLICE_X5Y75          FDRE                                         r  src7_reg[4]/D
  -------------------------------------------------------------------    -------------------





