
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035856                       # Number of seconds simulated
sim_ticks                                 35856135729                       # Number of ticks simulated
final_tick                               562822498914                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120276                       # Simulator instruction rate (inst/s)
host_op_rate                                   151929                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1308463                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902612                       # Number of bytes of host memory used
host_seconds                                 27403.25                       # Real time elapsed on the host
sim_insts                                  3295964501                       # Number of instructions simulated
sim_ops                                    4163351419                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2022912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1776512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       757376                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4561664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1565184                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1565184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15804                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13879                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5917                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35638                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12228                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12228                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56417457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        35698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     49545551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21122633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               127221294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        35698                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             135653                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43651776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43651776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43651776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56417457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        35698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     49545551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21122633                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              170873070                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85985938                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31085517                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25262063                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2122390                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13161899                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12141669                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3284500                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90072                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31215823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172387366                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31085517                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15426169                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37927135                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11389479                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6256172                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15291142                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       915157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84619179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.517265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46692044     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3331926      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2694736      3.18%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548042      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1771862      2.09%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2287766      2.70%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651090      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          923114      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18718599     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84619179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361519                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004832                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32656897                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6067006                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36471850                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9178110                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311871                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42270                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206130064                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81033                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9178110                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35047715                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1356531                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1192387                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34269671                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3574763                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198834039                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30668                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1479911                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113193                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1157                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278384255                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928263968                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928263968                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107688706                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40486                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22596                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9806855                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18542977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9434617                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147598                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3213715                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188047034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38848                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149406338                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287898                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64944646                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198348652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5780                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84619179                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765632                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.886385                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29240993     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18229133     21.54%     56.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12026819     14.21%     70.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8848558     10.46%     80.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7595972      8.98%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3949441      4.67%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3372717      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633870      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       721676      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84619179                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         875452     71.16%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             6      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177964     14.46%     85.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176910     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124490004     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125945      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14840005      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7933850      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149406338                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737567                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1230332                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384950083                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253031182                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145602637                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150636670                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559298                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7309009                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2987                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          656                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2408841                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9178110                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         551554                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81047                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188085882                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       414022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18542977                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9434617                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22314                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72557                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          656                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1273031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1189960                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2462991                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147033667                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13919034                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372669                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21648593                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20741894                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7729559                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709973                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145699986                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145602637                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94883072                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267909693                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693331                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354161                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65277198                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2127085                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75441069                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140024                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29205964     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20960251     27.78%     66.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8529195     11.31%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4788804      6.35%     84.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3923966      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1595635      2.12%     91.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1898975      2.52%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949739      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3588540      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75441069                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3588540                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259939162                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385357335                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1366759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859859                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859859                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162981                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162981                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661467939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201257965                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190177322                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85985938                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31284276                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25658197                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2037715                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13355509                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12207615                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3189815                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88060                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32360312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171981844                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31284276                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15397430                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36953155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10923880                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6617337                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15830972                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       815960                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84783499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.492556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47830344     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3690993      4.35%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3225460      3.80%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3477103      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3029115      3.57%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1593232      1.88%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1041092      1.23%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2744079      3.24%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18152081     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84783499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363830                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000116                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34030017                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6202465                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35159809                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       545030                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8846177                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5127092                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6625                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203955739                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        51549                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8846177                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35720717                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2639481                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       863650                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33983150                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2730323                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     197032248                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13536                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1693237                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       758752                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           58                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273710650                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918805816                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918805816                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    169850032                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       103860590                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34720                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18545                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7303955                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19415533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10123338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       245414                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3292772                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         185738942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34705                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149264592                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       284356                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     61640061                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    188275659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         2353                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84783499                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760538                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909277                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30039084     35.43%     35.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17993510     21.22%     56.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12121245     14.30%     70.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7712988      9.10%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7603721      8.97%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4474136      5.28%     94.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3427454      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       751548      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       659813      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84783499                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1094220     69.97%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            42      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        206156     13.18%     83.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       263401     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122787147     82.26%     82.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2037737      1.37%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16175      0.01%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15912001     10.66%     94.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8511532      5.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149264592                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735919                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1563819                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010477                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385160858                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247414774                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145075341                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150828411                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       266121                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7087558                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          524                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1091                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2307968                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          586                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8846177                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1873417                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       165112                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    185773648                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       322061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19415533                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     10123338                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18529                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        120219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7861                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1091                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1249769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1137358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2387127                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146658689                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14949235                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2605903                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23219504                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20786928                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8270269                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705612                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145224528                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145075341                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94638986                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        264297068                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687198                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358078                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100945728                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123579711                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62196861                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2063927                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75937322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171819                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30195498     39.76%     39.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20646033     27.19%     66.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8455467     11.13%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4331861      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3723476      4.90%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1831738      2.41%     91.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2016670      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1018085      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3718494      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75937322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100945728                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123579711                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20143342                       # Number of memory references committed
system.switch_cpus1.commit.loads             12327972                       # Number of loads committed
system.switch_cpus1.commit.membars              16176                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17739841                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111188098                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2436227                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3718494                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257995400                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          380407433                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1202439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100945728                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123579711                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100945728                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.851804                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.851804                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.173979                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.173979                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       662204242                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199017338                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191297017                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32352                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85985938                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31795301                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25920252                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2120661                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13438583                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12425015                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3424490                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94314                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31797184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174656206                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31795301                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15849505                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38792718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11277345                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5297455                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15693364                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1024768                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85017859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.545352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46225141     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2569818      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4797387      5.64%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4777103      5.62%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2968856      3.49%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2353634      2.77%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1477001      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1392440      1.64%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18456479     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85017859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369773                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.031218                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33151337                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5238764                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37268391                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       229111                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9130252                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5380740                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209526227                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1413                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9130252                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35555262                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1010970                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       930429                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35047393                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3343549                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202070474                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1390692                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1022310                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283745803                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    942718790                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    942718790                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175514451                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108231347                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35945                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17282                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9306647                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18679691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9555474                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120643                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3569149                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         190500221                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151755571                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298566                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64398586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    197004026                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85017859                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.784985                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895932                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28973768     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18452559     21.70%     55.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12383931     14.57%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8005277      9.42%     79.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8421975      9.91%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4082188      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3215373      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       734063      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       748725      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85017859                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         946664     72.63%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        179513     13.77%     86.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177195     13.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126950412     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2039002      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17282      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14681665      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8067210      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151755571                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764888                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1303372                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    390130939                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    254933720                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148281901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     153058943                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       474753                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7237811                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2143                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          349                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2307023                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9130252                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         524861                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91066                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    190534785                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       378052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18679691                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9555474                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17282                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          349                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1326773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178097                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2504870                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    149747012                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14011551                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2008559                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21891959                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21239089                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7880408                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741529                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148328412                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148281901                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94513940                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        271218212                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724490                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348479                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102218906                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125861798                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64673392                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2146334                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75887606                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.658529                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149516                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28654268     37.76%     37.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21315856     28.09%     65.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8850617     11.66%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4421781      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4412879      5.82%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1790808      2.36%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1799205      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       958957      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3683235      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75887606                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102218906                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125861798                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18690331                       # Number of memory references committed
system.switch_cpus2.commit.loads             11441880                       # Number of loads committed
system.switch_cpus2.commit.membars              17282                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18166726                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113391996                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2595983                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3683235                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           262739561                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          390206591                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 968079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102218906                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125861798                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102218906                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841194                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841194                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188786                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188786                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       672670850                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205995470                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192490042                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34564                       # number of misc regfile writes
system.l2.replacements                          35640                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1879375                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68408                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.473029                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           720.401643                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.613860                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5195.570102                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.418356                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5947.894697                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.711211                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2463.259775                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5775.998339                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7957.746313                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4680.385702                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021985                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000293                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.158556                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.181515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.075173                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.176269                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.242851                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.142834                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56692                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82610                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33675                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  172977                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            53377                       # number of Writeback hits
system.l2.Writeback_hits::total                 53377                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56692                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82610                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33675                       # number of demand (read+write) hits
system.l2.demand_hits::total                   172977                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56692                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82610                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33675                       # number of overall hits
system.l2.overall_hits::total                  172977                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15804                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13879                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5917                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35638                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13879                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5917                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35638                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15804                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13879                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5917                       # number of overall misses
system.l2.overall_misses::total                 35638                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       523527                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    807649789                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       416190                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    747099107                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       597486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    327464765                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1883750864                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       523527                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    807649789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       416190                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    747099107                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       597486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    327464765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1883750864                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       523527                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    807649789                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       416190                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    747099107                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       597486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    327464765                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1883750864                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        96489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39592                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              208615                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        53377                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             53377                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72496                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        96489                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               208615                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72496                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        96489                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              208615                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.217998                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.143840                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.149449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.170831                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.217998                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.143840                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.149449                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170831                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.217998                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.143840                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.149449                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170831                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 37394.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51104.137497                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        41619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53829.462281                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42677.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 55343.039547                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52857.928728                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 37394.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51104.137497                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        41619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53829.462281                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42677.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 55343.039547                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52857.928728                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 37394.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51104.137497                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        41619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53829.462281                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42677.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 55343.039547                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52857.928728                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12228                       # number of writebacks
system.l2.writebacks::total                     12228                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15804                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13879                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5917                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35638                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13879                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35638                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13879                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35638                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       442365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    716087284                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       356739                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    667230135                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       518818                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    293292024                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1677927365                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       442365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    716087284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       356739                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    667230135                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       518818                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    293292024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1677927365                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       442365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    716087284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       356739                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    667230135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       518818                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    293292024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1677927365                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.217998                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.143840                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.149449                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.170831                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.217998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.143840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.149449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170831                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.217998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.143840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.149449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170831                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 31597.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45310.508985                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35673.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48074.798977                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37058.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 49567.690384                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47082.534514                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 31597.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45310.508985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35673.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48074.798977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37058.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 49567.690384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47082.534514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 31597.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45310.508985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35673.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48074.798977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37058.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 49567.690384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47082.534514                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995324                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015298742                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042854.611670                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995324                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15291125                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15291125                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15291125                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15291125                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15291125                       # number of overall hits
system.cpu0.icache.overall_hits::total       15291125                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       693320                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       693320                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       693320                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       693320                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       693320                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       693320                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15291142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15291142                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15291142                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15291142                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15291142                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15291142                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 40783.529412                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 40783.529412                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 40783.529412                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 40783.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 40783.529412                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 40783.529412                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       537527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       537527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       537527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       537527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       537527                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       537527                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38394.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 38394.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 38394.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 38394.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 38394.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 38394.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72496                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180567771                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72752                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2481.962984                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.511706                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.488294                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900436                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099564                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10576125                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10576125                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21923                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21923                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17568830                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17568830                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17568830                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17568830                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154573                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154573                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154573                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154573                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154573                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4834314696                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4834314696                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4834314696                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4834314696                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4834314696                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4834314696                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10730698                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10730698                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17723403                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17723403                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17723403                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17723403                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014405                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008721                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008721                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008721                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008721                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31275.285438                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31275.285438                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31275.285438                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31275.285438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31275.285438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31275.285438                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20753                       # number of writebacks
system.cpu0.dcache.writebacks::total            20753                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82077                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82077                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82077                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72496                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72496                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72496                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72496                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72496                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72496                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1332750587                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1332750587                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1332750587                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1332750587                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1332750587                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1332750587                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004090                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004090                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004090                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004090                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18383.780995                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18383.780995                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18383.780995                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18383.780995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18383.780995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18383.780995                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.997897                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010745824                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1837719.680000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.997897                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016022                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15830960                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15830960                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15830960                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15830960                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15830960                       # number of overall hits
system.cpu1.icache.overall_hits::total       15830960                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.cpu1.icache.overall_misses::total           12                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       524867                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       524867                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       524867                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       524867                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       524867                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       524867                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15830972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15830972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15830972                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15830972                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15830972                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15830972                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 43738.916667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43738.916667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 43738.916667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43738.916667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 43738.916667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43738.916667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       426860                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       426860                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       426860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       426860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       426860                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       426860                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        42686                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        42686                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        42686                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        42686                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        42686                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        42686                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 96489                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191274960                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96745                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1977.104346                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.501205                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.498795                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11754534                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11754534                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7782854                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7782854                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17571                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17571                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16176                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16176                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19537388                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19537388                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19537388                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19537388                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       359903                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       359903                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           60                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       359963                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        359963                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       359963                       # number of overall misses
system.cpu1.dcache.overall_misses::total       359963                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10141669848                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10141669848                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2022017                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2022017                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10143691865                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10143691865                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10143691865                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10143691865                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     12114437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12114437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7782914                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7782914                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19897351                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19897351                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19897351                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19897351                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029709                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029709                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018091                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018091                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018091                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018091                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28178.897781                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28178.897781                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33700.283333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33700.283333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28179.818106                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28179.818106                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28179.818106                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28179.818106                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22188                       # number of writebacks
system.cpu1.dcache.writebacks::total            22188                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       263414                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       263414                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       263474                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       263474                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       263474                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       263474                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        96489                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        96489                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        96489                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        96489                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        96489                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        96489                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1537036880                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1537036880                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1537036880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1537036880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1537036880                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1537036880                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007965                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004849                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004849                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004849                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004849                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15929.659132                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15929.659132                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15929.659132                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15929.659132                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15929.659132                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15929.659132                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997591                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013593656                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2189187.161987                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997591                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15693347                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15693347                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15693347                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15693347                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15693347                       # number of overall hits
system.cpu2.icache.overall_hits::total       15693347                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       771921                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       771921                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       771921                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       771921                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       771921                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       771921                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15693364                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15693364                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15693364                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15693364                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15693364                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15693364                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45407.117647                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45407.117647                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45407.117647                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45407.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45407.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45407.117647                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       624166                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       624166                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       624166                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       624166                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       624166                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       624166                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44583.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44583.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44583.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44583.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44583.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44583.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39592                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169266994                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39848                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4247.816553                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.758920                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.241080                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905308                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094692                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10690287                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10690287                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7214445                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7214445                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17282                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17282                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17282                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17282                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17904732                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17904732                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17904732                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17904732                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103842                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103842                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103842                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103842                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103842                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103842                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3368611689                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3368611689                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3368611689                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3368611689                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3368611689                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3368611689                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10794129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10794129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7214445                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7214445                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17282                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18008574                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18008574                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18008574                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18008574                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009620                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009620                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005766                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005766                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005766                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005766                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32439.780522                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32439.780522                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32439.780522                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32439.780522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32439.780522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32439.780522                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10436                       # number of writebacks
system.cpu2.dcache.writebacks::total            10436                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64250                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64250                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64250                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64250                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64250                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64250                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39592                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39592                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39592                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39592                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39592                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39592                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    593524596                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    593524596                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    593524596                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    593524596                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    593524596                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    593524596                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003668                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002199                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002199                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14991.023338                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14991.023338                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14991.023338                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14991.023338                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14991.023338                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14991.023338                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
