ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"adc_theACLK.c"
  14              		.section	.debug_abbrev,"",%progbits
  15              	.Ldebug_abbrev0:
  16              		.section	.debug_info,"",%progbits
  17              	.Ldebug_info0:
  18              		.section	.debug_line,"",%progbits
  19              	.Ldebug_line0:
  20 0000 7C010000 		.text
  20      02006300 
  20      00000201 
  20      FB0E0D00 
  20      01010101 
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.text.adc_theACLK_Start,"ax",%progbits
  24              		.align	2
  25              		.global	adc_theACLK_Start
  26              		.thumb
  27              		.thumb_func
  28              		.type	adc_theACLK_Start, %function
  29              	adc_theACLK_Start:
  30              	.LFB0:
  31              		.file 1 ".\\Generated_Source\\PSoC5\\adc_theACLK.c"
   1:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/adc_theACLK.c **** * File Name: adc_theACLK.c
   3:.\Generated_Source\PSoC5/adc_theACLK.c **** * Version 1.70
   4:.\Generated_Source\PSoC5/adc_theACLK.c **** *
   5:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Description:
   6:.\Generated_Source\PSoC5/adc_theACLK.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/adc_theACLK.c **** *
   8:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Note:
   9:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  10:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/adc_theACLK.c **** * Copyright 2008-2010, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/adc_theACLK.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/adc_theACLK.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/adc_theACLK.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************/
  16:.\Generated_Source\PSoC5/adc_theACLK.c **** 
  17:.\Generated_Source\PSoC5/adc_theACLK.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/adc_theACLK.c **** #include "adc_theACLK.h"
  19:.\Generated_Source\PSoC5/adc_theACLK.c **** 
  20:.\Generated_Source\PSoC5/adc_theACLK.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/adc_theACLK.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/adc_theACLK.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 2


  23:.\Generated_Source\PSoC5/adc_theACLK.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/adc_theACLK.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/adc_theACLK.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/adc_theACLK.c **** 
  27:.\Generated_Source\PSoC5/adc_theACLK.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/adc_theACLK.c **** 
  29:.\Generated_Source\PSoC5/adc_theACLK.c **** 
  30:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_Start
  32:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
  34:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  35:.\Generated_Source\PSoC5/adc_theACLK.c **** *  "Start on Reset" option is enabled in the DWR.
  36:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  37:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
  38:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
  39:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  40:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
  41:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
  42:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  43:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
  44:.\Generated_Source\PSoC5/adc_theACLK.c **** void adc_theACLK_Start(void) 
  45:.\Generated_Source\PSoC5/adc_theACLK.c **** {
  32              		.loc 1 45 0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 1, uses_anonymous_args = 0
  36              		@ link register save eliminated.
  37 0000 80B4     		push	{r7}
  38              	.LCFI0:
  39              		.cfi_def_cfa_offset 4
  40 0002 00AF     		add	r7, sp, #0
  41              		.cfi_offset 7, -4
  42              	.LCFI1:
  43              		.cfi_def_cfa_register 7
  46:.\Generated_Source\PSoC5/adc_theACLK.c ****     /* Set the bit to enable the clock. */
  47:.\Generated_Source\PSoC5/adc_theACLK.c ****     adc_theACLK_CLKEN |= adc_theACLK_CLKEN_MASK;
  44              		.loc 1 47 0
  45 0004 44F2A133 		movw	r3, #:lower16:1073759137
  46 0008 C4F20003 		movt	r3, #:upper16:1073759137
  47 000c 44F2A132 		movw	r2, #:lower16:1073759137
  48 0010 C4F20002 		movt	r2, #:upper16:1073759137
  49 0014 1278     		ldrb	r2, [r2, #0]
  50 0016 D2B2     		uxtb	r2, r2
  51 0018 42F00102 		orr	r2, r2, #1
  52 001c D2B2     		uxtb	r2, r2
  53 001e 1A70     		strb	r2, [r3, #0]
  48:.\Generated_Source\PSoC5/adc_theACLK.c **** }
  54              		.loc 1 48 0
  55 0020 BD46     		mov	sp, r7
  56 0022 80BC     		pop	{r7}
  57 0024 7047     		bx	lr
  58              		.cfi_endproc
  59              	.LFE0:
  60              		.size	adc_theACLK_Start, .-adc_theACLK_Start
  61 0026 00BF     		.section	.text.adc_theACLK_Stop,"ax",%progbits
  62              		.align	2
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 3


  63              		.global	adc_theACLK_Stop
  64              		.thumb
  65              		.thumb_func
  66              		.type	adc_theACLK_Stop, %function
  67              	adc_theACLK_Stop:
  68              	.LFB1:
  49:.\Generated_Source\PSoC5/adc_theACLK.c **** 
  50:.\Generated_Source\PSoC5/adc_theACLK.c **** 
  51:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
  52:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_Stop
  53:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
  54:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
  55:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Stops the clock and returns immediately. This API does not require the
  56:.\Generated_Source\PSoC5/adc_theACLK.c **** *  source clock to be running but may return before the hardware is actually
  57:.\Generated_Source\PSoC5/adc_theACLK.c **** *  disabled. If the settings of the clock are changed after calling this
  58:.\Generated_Source\PSoC5/adc_theACLK.c **** *  function, the clock may glitch when it is started. To avoid the clock
  59:.\Generated_Source\PSoC5/adc_theACLK.c **** *  glitch, use the StopBlock function.
  60:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  61:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
  62:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
  63:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  64:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
  65:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
  66:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  67:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
  68:.\Generated_Source\PSoC5/adc_theACLK.c **** void adc_theACLK_Stop(void) 
  69:.\Generated_Source\PSoC5/adc_theACLK.c **** {
  69              		.loc 1 69 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0000 80B4     		push	{r7}
  75              	.LCFI2:
  76              		.cfi_def_cfa_offset 4
  77 0002 00AF     		add	r7, sp, #0
  78              		.cfi_offset 7, -4
  79              	.LCFI3:
  80              		.cfi_def_cfa_register 7
  70:.\Generated_Source\PSoC5/adc_theACLK.c ****     /* Clear the bit to disable the clock. */
  71:.\Generated_Source\PSoC5/adc_theACLK.c ****     adc_theACLK_CLKEN &= ~adc_theACLK_CLKEN_MASK;
  81              		.loc 1 71 0
  82 0004 44F2A133 		movw	r3, #:lower16:1073759137
  83 0008 C4F20003 		movt	r3, #:upper16:1073759137
  84 000c 44F2A132 		movw	r2, #:lower16:1073759137
  85 0010 C4F20002 		movt	r2, #:upper16:1073759137
  86 0014 1278     		ldrb	r2, [r2, #0]
  87 0016 D2B2     		uxtb	r2, r2
  88 0018 02F0FE02 		and	r2, r2, #254
  89 001c 1A70     		strb	r2, [r3, #0]
  72:.\Generated_Source\PSoC5/adc_theACLK.c **** }
  90              		.loc 1 72 0
  91 001e BD46     		mov	sp, r7
  92 0020 80BC     		pop	{r7}
  93 0022 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE1:
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 4


  96              		.size	adc_theACLK_Stop, .-adc_theACLK_Stop
  97              		.section	.text.adc_theACLK_StandbyPower,"ax",%progbits
  98              		.align	2
  99              		.global	adc_theACLK_StandbyPower
 100              		.thumb
 101              		.thumb_func
 102              		.type	adc_theACLK_StandbyPower, %function
 103              	adc_theACLK_StandbyPower:
 104              	.LFB2:
  73:.\Generated_Source\PSoC5/adc_theACLK.c **** 
  74:.\Generated_Source\PSoC5/adc_theACLK.c **** 
  75:.\Generated_Source\PSoC5/adc_theACLK.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  76:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
  77:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_StopBlock
  78:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
  79:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
  80:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  81:.\Generated_Source\PSoC5/adc_theACLK.c **** *  returning. This ensures that the clock is never truncated (high part of the
  82:.\Generated_Source\PSoC5/adc_theACLK.c **** *  cycle will terminate before the clock is disabled and the API returns).
  83:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Note that the source clock must be running or this API will never return as
  84:.\Generated_Source\PSoC5/adc_theACLK.c **** *  a stopped clock cannot be disabled.
  85:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  86:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
  87:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
  88:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  89:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
  90:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
  91:.\Generated_Source\PSoC5/adc_theACLK.c **** *
  92:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
  93:.\Generated_Source\PSoC5/adc_theACLK.c **** void adc_theACLK_StopBlock(void) 
  94:.\Generated_Source\PSoC5/adc_theACLK.c **** {
  95:.\Generated_Source\PSoC5/adc_theACLK.c ****     if (adc_theACLK_CLKEN & adc_theACLK_CLKEN_MASK)
  96:.\Generated_Source\PSoC5/adc_theACLK.c ****     {
  97:.\Generated_Source\PSoC5/adc_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
  98:.\Generated_Source\PSoC5/adc_theACLK.c ****         uint16 oldDivider;
  99:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 100:.\Generated_Source\PSoC5/adc_theACLK.c ****         CLK_DIST_LD = 0;
 101:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 102:.\Generated_Source\PSoC5/adc_theACLK.c ****         /* Clear all the mask bits except ours. */
 103:.\Generated_Source\PSoC5/adc_theACLK.c **** #if defined(adc_theACLK__CFG3)
 104:.\Generated_Source\PSoC5/adc_theACLK.c ****         CLK_DIST_AMASK = adc_theACLK_CLKEN_MASK;
 105:.\Generated_Source\PSoC5/adc_theACLK.c ****         CLK_DIST_DMASK = 0x00u;
 106:.\Generated_Source\PSoC5/adc_theACLK.c **** #else
 107:.\Generated_Source\PSoC5/adc_theACLK.c ****         CLK_DIST_DMASK = adc_theACLK_CLKEN_MASK;
 108:.\Generated_Source\PSoC5/adc_theACLK.c ****         CLK_DIST_AMASK = 0x00u;
 109:.\Generated_Source\PSoC5/adc_theACLK.c **** #endif
 110:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 111:.\Generated_Source\PSoC5/adc_theACLK.c ****         /* Clear mask of bus clock. */
 112:.\Generated_Source\PSoC5/adc_theACLK.c ****         CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 113:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 114:.\Generated_Source\PSoC5/adc_theACLK.c ****         oldDivider = CY_GET_REG16(adc_theACLK_DIV_PTR);
 115:.\Generated_Source\PSoC5/adc_theACLK.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 116:.\Generated_Source\PSoC5/adc_theACLK.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 117:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 118:.\Generated_Source\PSoC5/adc_theACLK.c ****         /* Wait for clock to be disabled */
 119:.\Generated_Source\PSoC5/adc_theACLK.c ****         while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 120:.\Generated_Source\PSoC5/adc_theACLK.c **** #endif
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 5


 121:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 122:.\Generated_Source\PSoC5/adc_theACLK.c ****         /* Clear the bit to disable the clock. */
 123:.\Generated_Source\PSoC5/adc_theACLK.c ****         adc_theACLK_CLKEN &= ~adc_theACLK_CLKEN_MASK;
 124:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 125:.\Generated_Source\PSoC5/adc_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 126:.\Generated_Source\PSoC5/adc_theACLK.c ****         /* Clear the disable bit */
 127:.\Generated_Source\PSoC5/adc_theACLK.c ****         CLK_DIST_LD = 0x00u;
 128:.\Generated_Source\PSoC5/adc_theACLK.c ****         CY_SET_REG16(adc_theACLK_DIV_PTR, oldDivider);
 129:.\Generated_Source\PSoC5/adc_theACLK.c **** #endif
 130:.\Generated_Source\PSoC5/adc_theACLK.c ****     }
 131:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 132:.\Generated_Source\PSoC5/adc_theACLK.c **** #endif
 133:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 134:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 135:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_StandbyPower
 136:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 137:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 138:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Sets whether the clock is active in standby mode.
 139:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 140:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 141:.\Generated_Source\PSoC5/adc_theACLK.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 142:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 143:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 144:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 145:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 146:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 147:.\Generated_Source\PSoC5/adc_theACLK.c **** void adc_theACLK_StandbyPower(uint8 state) 
 148:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 105              		.loc 1 148 0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 8
 108              		@ frame_needed = 1, uses_anonymous_args = 0
 109              		@ link register save eliminated.
 110 0000 80B4     		push	{r7}
 111              	.LCFI4:
 112              		.cfi_def_cfa_offset 4
 113 0002 83B0     		sub	sp, sp, #12
 114              	.LCFI5:
 115              		.cfi_def_cfa_offset 16
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_offset 7, -4
 118              	.LCFI6:
 119              		.cfi_def_cfa_register 7
 120 0006 0346     		mov	r3, r0
 121 0008 FB71     		strb	r3, [r7, #7]
 149:.\Generated_Source\PSoC5/adc_theACLK.c ****     if(state == 0)
 122              		.loc 1 149 0
 123 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 124 000c 002B     		cmp	r3, #0
 125 000e 0DD1     		bne	.L6
 150:.\Generated_Source\PSoC5/adc_theACLK.c ****     {
 151:.\Generated_Source\PSoC5/adc_theACLK.c ****         adc_theACLK_CLKSTBY &= ~adc_theACLK_CLKSTBY_MASK;
 126              		.loc 1 151 0
 127 0010 44F2B133 		movw	r3, #:lower16:1073759153
 128 0014 C4F20003 		movt	r3, #:upper16:1073759153
 129 0018 44F2B132 		movw	r2, #:lower16:1073759153
 130 001c C4F20002 		movt	r2, #:upper16:1073759153
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 6


 131 0020 1278     		ldrb	r2, [r2, #0]
 132 0022 D2B2     		uxtb	r2, r2
 133 0024 02F0FE02 		and	r2, r2, #254
 134 0028 1A70     		strb	r2, [r3, #0]
 135 002a 0DE0     		b	.L8
 136              	.L6:
 152:.\Generated_Source\PSoC5/adc_theACLK.c ****     }
 153:.\Generated_Source\PSoC5/adc_theACLK.c ****     else
 154:.\Generated_Source\PSoC5/adc_theACLK.c ****     {
 155:.\Generated_Source\PSoC5/adc_theACLK.c ****         adc_theACLK_CLKSTBY |= adc_theACLK_CLKSTBY_MASK;
 137              		.loc 1 155 0
 138 002c 44F2B133 		movw	r3, #:lower16:1073759153
 139 0030 C4F20003 		movt	r3, #:upper16:1073759153
 140 0034 44F2B132 		movw	r2, #:lower16:1073759153
 141 0038 C4F20002 		movt	r2, #:upper16:1073759153
 142 003c 1278     		ldrb	r2, [r2, #0]
 143 003e D2B2     		uxtb	r2, r2
 144 0040 42F00102 		orr	r2, r2, #1
 145 0044 D2B2     		uxtb	r2, r2
 146 0046 1A70     		strb	r2, [r3, #0]
 147              	.L8:
 156:.\Generated_Source\PSoC5/adc_theACLK.c ****     }
 157:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 148              		.loc 1 157 0
 149 0048 07F10C07 		add	r7, r7, #12
 150 004c BD46     		mov	sp, r7
 151 004e 80BC     		pop	{r7}
 152 0050 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE2:
 155              		.size	adc_theACLK_StandbyPower, .-adc_theACLK_StandbyPower
 156 0052 00BF     		.section	.text.adc_theACLK_SetDividerRegister,"ax",%progbits
 157              		.align	2
 158              		.global	adc_theACLK_SetDividerRegister
 159              		.thumb
 160              		.thumb_func
 161              		.type	adc_theACLK_SetDividerRegister, %function
 162              	adc_theACLK_SetDividerRegister:
 163              	.LFB3:
 158:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 159:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 160:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 161:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_SetDividerRegister
 162:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 163:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 164:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 165:.\Generated_Source\PSoC5/adc_theACLK.c **** *  register is set to zero or changed from zero, the clock will be temporarily
 166:.\Generated_Source\PSoC5/adc_theACLK.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 167:.\Generated_Source\PSoC5/adc_theACLK.c **** *  SetDividerRegister is called, then the source clock must be running.
 168:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 169:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 170:.\Generated_Source\PSoC5/adc_theACLK.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 171:.\Generated_Source\PSoC5/adc_theACLK.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 172:.\Generated_Source\PSoC5/adc_theACLK.c **** *    to divide the clock by 2, this parameter should be set to 1.
 173:.\Generated_Source\PSoC5/adc_theACLK.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 174:.\Generated_Source\PSoC5/adc_theACLK.c **** *   will be truncated and the new divide value will take effect immediately. If
 175:.\Generated_Source\PSoC5/adc_theACLK.c **** *   zero, the new divide value will take effect at the end of the current clock
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 7


 176:.\Generated_Source\PSoC5/adc_theACLK.c **** *   cycle.
 177:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 178:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 179:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 180:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 181:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 182:.\Generated_Source\PSoC5/adc_theACLK.c **** void adc_theACLK_SetDividerRegister(uint16 clkDivider, uint8 restart) 
 183:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 164              		.loc 1 183 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 16
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168 0000 80B5     		push	{r7, lr}
 169              	.LCFI7:
 170              		.cfi_def_cfa_offset 8
 171 0002 84B0     		sub	sp, sp, #16
 172              	.LCFI8:
 173              		.cfi_def_cfa_offset 24
 174 0004 00AF     		add	r7, sp, #0
 175              		.cfi_offset 14, -4
 176              		.cfi_offset 7, -8
 177              	.LCFI9:
 178              		.cfi_def_cfa_register 7
 179 0006 0246     		mov	r2, r0
 180 0008 0B46     		mov	r3, r1
 181 000a FA80     		strh	r2, [r7, #6]	@ movhi
 182 000c 7B71     		strb	r3, [r7, #5]
 184:.\Generated_Source\PSoC5/adc_theACLK.c ****     uint8 enabled;
 185:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 186:.\Generated_Source\PSoC5/adc_theACLK.c ****     uint8 currSrc = adc_theACLK_GetSourceRegister();
 183              		.loc 1 186 0
 184 000e FFF7FEFF 		bl	adc_theACLK_GetSourceRegister
 185 0012 0346     		mov	r3, r0
 186 0014 7B73     		strb	r3, [r7, #13]
 187:.\Generated_Source\PSoC5/adc_theACLK.c ****     uint16 oldDivider = adc_theACLK_GetDividerRegister();
 187              		.loc 1 187 0
 188 0016 FFF7FEFF 		bl	adc_theACLK_GetDividerRegister
 189 001a 0346     		mov	r3, r0
 190 001c FB81     		strh	r3, [r7, #14]	@ movhi
 188:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 189:.\Generated_Source\PSoC5/adc_theACLK.c ****     if (clkDivider != oldDivider)
 191              		.loc 1 189 0
 192 001e FA88     		ldrh	r2, [r7, #6]
 193 0020 FB89     		ldrh	r3, [r7, #14]
 194 0022 9A42     		cmp	r2, r3
 195 0024 00F0B380 		beq	.L21
 190:.\Generated_Source\PSoC5/adc_theACLK.c ****     {
 191:.\Generated_Source\PSoC5/adc_theACLK.c ****         enabled = adc_theACLK_CLKEN & adc_theACLK_CLKEN_MASK;
 196              		.loc 1 191 0
 197 0028 44F2A133 		movw	r3, #:lower16:1073759137
 198 002c C4F20003 		movt	r3, #:upper16:1073759137
 199 0030 1B78     		ldrb	r3, [r3, #0]
 200 0032 DBB2     		uxtb	r3, r3
 201 0034 03F00103 		and	r3, r3, #1
 202 0038 3B73     		strb	r3, [r7, #12]
 192:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 193:.\Generated_Source\PSoC5/adc_theACLK.c ****         if (currSrc == CYCLK_SRC_SEL_CLK_SYNC_D && (oldDivider == 0 || clkDivider == 0))
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 8


 203              		.loc 1 193 0
 204 003a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 205 003c 002B     		cmp	r3, #0
 206 003e 35D1     		bne	.L11
 207 0040 FB89     		ldrh	r3, [r7, #14]
 208 0042 002B     		cmp	r3, #0
 209 0044 02D0     		beq	.L12
 210 0046 FB88     		ldrh	r3, [r7, #6]
 211 0048 002B     		cmp	r3, #0
 212 004a 2FD1     		bne	.L11
 213              	.L12:
 194:.\Generated_Source\PSoC5/adc_theACLK.c ****         {
 195:.\Generated_Source\PSoC5/adc_theACLK.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 196:.\Generated_Source\PSoC5/adc_theACLK.c ****             if (oldDivider == 0 && clkDivider != 0)
 214              		.loc 1 196 0
 215 004c FB89     		ldrh	r3, [r7, #14]
 216 004e 002B     		cmp	r3, #0
 217 0050 17D1     		bne	.L13
 218 0052 FB88     		ldrh	r3, [r7, #6]
 219 0054 002B     		cmp	r3, #0
 220 0056 14D0     		beq	.L13
 197:.\Generated_Source\PSoC5/adc_theACLK.c ****             {
 198:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 199:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 200:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* divider is ignored while SSS is set.                                     */
 201:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CY_SET_REG16(adc_theACLK_DIV_PTR, clkDivider);
 221              		.loc 1 201 0
 222 0058 44F20013 		movw	r3, #:lower16:1073758464
 223 005c C4F20003 		movt	r3, #:upper16:1073758464
 224 0060 FA88     		ldrh	r2, [r7, #6]	@ movhi
 225 0062 1A80     		strh	r2, [r3, #0]	@ movhi
 202:.\Generated_Source\PSoC5/adc_theACLK.c ****                 adc_theACLK_MOD_SRC &= ~CYCLK_SSS;
 226              		.loc 1 202 0
 227 0064 44F20213 		movw	r3, #:lower16:1073758466
 228 0068 C4F20003 		movt	r3, #:upper16:1073758466
 229 006c 44F20212 		movw	r2, #:lower16:1073758466
 230 0070 C4F20002 		movt	r2, #:upper16:1073758466
 231 0074 1278     		ldrb	r2, [r2, #0]
 232 0076 D2B2     		uxtb	r2, r2
 233 0078 02F0BF02 		and	r2, r2, #191
 234 007c 1A70     		strb	r2, [r3, #0]
 235              		.loc 1 196 0
 236 007e 00BF     		nop
 237              		.loc 1 193 0
 238 0080 85E0     		b	.L21
 239              	.L13:
 203:.\Generated_Source\PSoC5/adc_theACLK.c ****             }
 204:.\Generated_Source\PSoC5/adc_theACLK.c ****             else
 205:.\Generated_Source\PSoC5/adc_theACLK.c ****             {
 206:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
 207:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* it without bothering with the shadow load.                               */
 208:.\Generated_Source\PSoC5/adc_theACLK.c ****                 adc_theACLK_MOD_SRC |= CYCLK_SSS;
 240              		.loc 1 208 0
 241 0082 44F20213 		movw	r3, #:lower16:1073758466
 242 0086 C4F20003 		movt	r3, #:upper16:1073758466
 243 008a 44F20212 		movw	r2, #:lower16:1073758466
 244 008e C4F20002 		movt	r2, #:upper16:1073758466
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 9


 245 0092 1278     		ldrb	r2, [r2, #0]
 246 0094 D2B2     		uxtb	r2, r2
 247 0096 42F04002 		orr	r2, r2, #64
 248 009a D2B2     		uxtb	r2, r2
 249 009c 1A70     		strb	r2, [r3, #0]
 209:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CY_SET_REG16(adc_theACLK_DIV_PTR, clkDivider);
 250              		.loc 1 209 0
 251 009e 44F20013 		movw	r3, #:lower16:1073758464
 252 00a2 C4F20003 		movt	r3, #:upper16:1073758464
 253 00a6 FA88     		ldrh	r2, [r7, #6]	@ movhi
 254 00a8 1A80     		strh	r2, [r3, #0]	@ movhi
 255              		.loc 1 193 0
 256 00aa 70E0     		b	.L21
 257              	.L11:
 210:.\Generated_Source\PSoC5/adc_theACLK.c ****             }
 211:.\Generated_Source\PSoC5/adc_theACLK.c ****         }
 212:.\Generated_Source\PSoC5/adc_theACLK.c ****         else
 213:.\Generated_Source\PSoC5/adc_theACLK.c ****         {
 214:.\Generated_Source\PSoC5/adc_theACLK.c ****             if (enabled)
 258              		.loc 1 214 0
 259 00ac 3B7B     		ldrb	r3, [r7, #12]	@ zero_extendqisi2
 260 00ae 002B     		cmp	r3, #0
 261 00b0 2ED0     		beq	.L15
 215:.\Generated_Source\PSoC5/adc_theACLK.c ****             {
 216:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 262              		.loc 1 216 0
 263 00b2 44F20103 		movw	r3, #:lower16:1073758209
 264 00b6 C4F20003 		movt	r3, #:upper16:1073758209
 265 00ba 4FF00002 		mov	r2, #0
 266 00be 1A70     		strb	r2, [r3, #0]
 217:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 218:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* Clear all the mask bits except ours. */
 219:.\Generated_Source\PSoC5/adc_theACLK.c **** #if defined(adc_theACLK__CFG3)
 220:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CLK_DIST_AMASK = adc_theACLK_CLKEN_MASK;
 267              		.loc 1 220 0
 268 00c0 44F21403 		movw	r3, #:lower16:1073758228
 269 00c4 C4F20003 		movt	r3, #:upper16:1073758228
 270 00c8 4FF00102 		mov	r2, #1
 271 00cc 1A70     		strb	r2, [r3, #0]
 221:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CLK_DIST_DMASK = 0x00u;
 272              		.loc 1 221 0
 273 00ce 44F21003 		movw	r3, #:lower16:1073758224
 274 00d2 C4F20003 		movt	r3, #:upper16:1073758224
 275 00d6 4FF00002 		mov	r2, #0
 276 00da 1A70     		strb	r2, [r3, #0]
 222:.\Generated_Source\PSoC5/adc_theACLK.c **** #else
 223:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CLK_DIST_DMASK = adc_theACLK_CLKEN_MASK;
 224:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CLK_DIST_AMASK = 0x00u;
 225:.\Generated_Source\PSoC5/adc_theACLK.c **** #endif
 226:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* Clear mask of bus clock. */
 227:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CLK_DIST_BCFG2 &= ~BCFG2_MASK;
 277              		.loc 1 227 0
 278 00dc 44F20803 		movw	r3, #:lower16:1073758216
 279 00e0 C4F20003 		movt	r3, #:upper16:1073758216
 280 00e4 44F20802 		movw	r2, #:lower16:1073758216
 281 00e8 C4F20002 		movt	r2, #:upper16:1073758216
 282 00ec 1278     		ldrb	r2, [r2, #0]
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 10


 283 00ee D2B2     		uxtb	r2, r2
 284 00f0 02F07F02 		and	r2, r2, #127
 285 00f4 1A70     		strb	r2, [r3, #0]
 228:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 229:.\Generated_Source\PSoC5/adc_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 230:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 231:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 232:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 233:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* Wait for clock to be disabled */
 234:.\Generated_Source\PSoC5/adc_theACLK.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 235:.\Generated_Source\PSoC5/adc_theACLK.c **** #endif
 236:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 237:.\Generated_Source\PSoC5/adc_theACLK.c ****                 adc_theACLK_CLKEN &= ~adc_theACLK_CLKEN_MASK;
 286              		.loc 1 237 0
 287 00f6 44F2A133 		movw	r3, #:lower16:1073759137
 288 00fa C4F20003 		movt	r3, #:upper16:1073759137
 289 00fe 44F2A132 		movw	r2, #:lower16:1073759137
 290 0102 C4F20002 		movt	r2, #:upper16:1073759137
 291 0106 1278     		ldrb	r2, [r2, #0]
 292 0108 D2B2     		uxtb	r2, r2
 293 010a 02F0FE02 		and	r2, r2, #254
 294 010e 1A70     		strb	r2, [r3, #0]
 295              	.L15:
 238:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 239:.\Generated_Source\PSoC5/adc_theACLK.c **** #if HAS_CLKDIST_LD_DISABLE
 240:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* Clear the disable bit */
 241:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CLK_DIST_LD = 0x00u;
 242:.\Generated_Source\PSoC5/adc_theACLK.c **** #endif
 243:.\Generated_Source\PSoC5/adc_theACLK.c ****             }
 244:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 245:.\Generated_Source\PSoC5/adc_theACLK.c ****             /* Load divide value. */
 246:.\Generated_Source\PSoC5/adc_theACLK.c ****             if (adc_theACLK_CLKEN & adc_theACLK_CLKEN_MASK)
 296              		.loc 1 246 0
 297 0110 44F2A133 		movw	r3, #:lower16:1073759137
 298 0114 C4F20003 		movt	r3, #:upper16:1073759137
 299 0118 1B78     		ldrb	r3, [r3, #0]
 300 011a DBB2     		uxtb	r3, r3
 301 011c 03F00103 		and	r3, r3, #1
 302 0120 DBB2     		uxtb	r3, r3
 303 0122 002B     		cmp	r3, #0
 304 0124 1ED0     		beq	.L16
 247:.\Generated_Source\PSoC5/adc_theACLK.c ****             {
 248:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* If the clock is still enabled, use the shadow registers */
 249:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 305              		.loc 1 249 0
 306 0126 44F20203 		movw	r3, #:lower16:1073758210
 307 012a C4F20003 		movt	r3, #:upper16:1073758210
 308 012e FA88     		ldrh	r2, [r7, #6]	@ movhi
 309 0130 1A80     		strh	r2, [r3, #0]	@ movhi
 250:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 251:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | (restart ? CYCLK_LD_SYNC_EN : 0x00u));
 310              		.loc 1 251 0
 311 0132 44F20103 		movw	r3, #:lower16:1073758209
 312 0136 C4F20003 		movt	r3, #:upper16:1073758209
 313 013a 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 314 013c 002A     		cmp	r2, #0
 315 013e 02D0     		beq	.L17
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 11


 316 0140 4FF00302 		mov	r2, #3
 317 0144 01E0     		b	.L18
 318              	.L17:
 319 0146 4FF00102 		mov	r2, #1
 320              	.L18:
 321 014a 1A70     		strb	r2, [r3, #0]
 322              	.L19:
 252:.\Generated_Source\PSoC5/adc_theACLK.c ****                 while (CLK_DIST_LD & CYCLK_LD_LOAD) { }
 323              		.loc 1 252 0
 324 014c 44F20103 		movw	r3, #:lower16:1073758209
 325 0150 C4F20003 		movt	r3, #:upper16:1073758209
 326 0154 1B78     		ldrb	r3, [r3, #0]
 327 0156 DBB2     		uxtb	r3, r3
 328 0158 03F00103 		and	r3, r3, #1
 329 015c DBB2     		uxtb	r3, r3
 330 015e 002B     		cmp	r3, #0
 331 0160 F4D1     		bne	.L19
 332 0162 05E0     		b	.L20
 333              	.L16:
 253:.\Generated_Source\PSoC5/adc_theACLK.c ****             }
 254:.\Generated_Source\PSoC5/adc_theACLK.c ****             else
 255:.\Generated_Source\PSoC5/adc_theACLK.c ****             {
 256:.\Generated_Source\PSoC5/adc_theACLK.c ****                 /* If the clock is disabled, set the divider directly */
 257:.\Generated_Source\PSoC5/adc_theACLK.c ****                 CY_SET_REG16(adc_theACLK_DIV_PTR, clkDivider);
 334              		.loc 1 257 0
 335 0164 44F20013 		movw	r3, #:lower16:1073758464
 336 0168 C4F20003 		movt	r3, #:upper16:1073758464
 337 016c FA88     		ldrh	r2, [r7, #6]	@ movhi
 338 016e 1A80     		strh	r2, [r3, #0]	@ movhi
 339              	.L20:
 258:.\Generated_Source\PSoC5/adc_theACLK.c ****             }
 259:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 260:.\Generated_Source\PSoC5/adc_theACLK.c ****             adc_theACLK_CLKEN |= enabled;
 340              		.loc 1 260 0
 341 0170 44F2A133 		movw	r3, #:lower16:1073759137
 342 0174 C4F20003 		movt	r3, #:upper16:1073759137
 343 0178 44F2A132 		movw	r2, #:lower16:1073759137
 344 017c C4F20002 		movt	r2, #:upper16:1073759137
 345 0180 1278     		ldrb	r2, [r2, #0]
 346 0182 D1B2     		uxtb	r1, r2
 347 0184 3A7B     		ldrb	r2, [r7, #12]
 348 0186 41EA0202 		orr	r2, r1, r2
 349 018a D2B2     		uxtb	r2, r2
 350 018c 1A70     		strb	r2, [r3, #0]
 351              	.L21:
 261:.\Generated_Source\PSoC5/adc_theACLK.c ****         }
 262:.\Generated_Source\PSoC5/adc_theACLK.c ****     }
 263:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 352              		.loc 1 263 0
 353 018e 07F11007 		add	r7, r7, #16
 354 0192 BD46     		mov	sp, r7
 355 0194 80BD     		pop	{r7, pc}
 356              		.cfi_endproc
 357              	.LFE3:
 358              		.size	adc_theACLK_SetDividerRegister, .-adc_theACLK_SetDividerRegister
 359 0196 00BF     		.section	.text.adc_theACLK_GetDividerRegister,"ax",%progbits
 360              		.align	2
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 12


 361              		.global	adc_theACLK_GetDividerRegister
 362              		.thumb
 363              		.thumb_func
 364              		.type	adc_theACLK_GetDividerRegister, %function
 365              	adc_theACLK_GetDividerRegister:
 366              	.LFB4:
 264:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 265:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 266:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 267:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_GetDividerRegister
 268:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 269:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 270:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Gets the clock divider register value.
 271:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 272:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 273:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 274:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 275:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 276:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 277:.\Generated_Source\PSoC5/adc_theACLK.c **** *  divide by 2, the return value will be 1.
 278:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 279:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 280:.\Generated_Source\PSoC5/adc_theACLK.c **** uint16 adc_theACLK_GetDividerRegister(void) 
 281:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 367              		.loc 1 281 0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 0
 370              		@ frame_needed = 1, uses_anonymous_args = 0
 371              		@ link register save eliminated.
 372 0000 80B4     		push	{r7}
 373              	.LCFI10:
 374              		.cfi_def_cfa_offset 4
 375 0002 00AF     		add	r7, sp, #0
 376              		.cfi_offset 7, -4
 377              	.LCFI11:
 378              		.cfi_def_cfa_register 7
 282:.\Generated_Source\PSoC5/adc_theACLK.c ****     return CY_GET_REG16(adc_theACLK_DIV_PTR);
 379              		.loc 1 282 0
 380 0004 44F20013 		movw	r3, #:lower16:1073758464
 381 0008 C4F20003 		movt	r3, #:upper16:1073758464
 382 000c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 383 000e 9BB2     		uxth	r3, r3
 283:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 384              		.loc 1 283 0
 385 0010 1846     		mov	r0, r3
 386 0012 BD46     		mov	sp, r7
 387 0014 80BC     		pop	{r7}
 388 0016 7047     		bx	lr
 389              		.cfi_endproc
 390              	.LFE4:
 391              		.size	adc_theACLK_GetDividerRegister, .-adc_theACLK_GetDividerRegister
 392              		.section	.text.adc_theACLK_SetModeRegister,"ax",%progbits
 393              		.align	2
 394              		.global	adc_theACLK_SetModeRegister
 395              		.thumb
 396              		.thumb_func
 397              		.type	adc_theACLK_SetModeRegister, %function
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 13


 398              	adc_theACLK_SetModeRegister:
 399              	.LFB5:
 284:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 285:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 286:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 287:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_SetModeRegister
 288:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 289:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 290:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Sets flags that control the operating mode of the clock. This function only
 291:.\Generated_Source\PSoC5/adc_theACLK.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 292:.\Generated_Source\PSoC5/adc_theACLK.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 293:.\Generated_Source\PSoC5/adc_theACLK.c **** *  disabled before changing the mode.
 294:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 295:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 296:.\Generated_Source\PSoC5/adc_theACLK.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 297:.\Generated_Source\PSoC5/adc_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 298:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 299:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 occur when the divider count reaches half of the divide
 300:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 value.
 301:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 302:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 is asserted for approximately half of its period. When
 303:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 304:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 source clock.
 305:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 306:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 be enabled for all synchronous clocks.
 307:.\Generated_Source\PSoC5/adc_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 308:.\Generated_Source\PSoC5/adc_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 309:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 310:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 311:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 312:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 313:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 314:.\Generated_Source\PSoC5/adc_theACLK.c **** void adc_theACLK_SetModeRegister(uint8 clkMode) 
 315:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 400              		.loc 1 315 0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 8
 403              		@ frame_needed = 1, uses_anonymous_args = 0
 404              		@ link register save eliminated.
 405 0000 80B4     		push	{r7}
 406              	.LCFI12:
 407              		.cfi_def_cfa_offset 4
 408 0002 83B0     		sub	sp, sp, #12
 409              	.LCFI13:
 410              		.cfi_def_cfa_offset 16
 411 0004 00AF     		add	r7, sp, #0
 412              		.cfi_offset 7, -4
 413              	.LCFI14:
 414              		.cfi_def_cfa_register 7
 415 0006 0346     		mov	r3, r0
 416 0008 FB71     		strb	r3, [r7, #7]
 316:.\Generated_Source\PSoC5/adc_theACLK.c ****     adc_theACLK_MOD_SRC |= clkMode & adc_theACLK_MODE_MASK;
 417              		.loc 1 316 0
 418 000a 44F20213 		movw	r3, #:lower16:1073758466
 419 000e C4F20003 		movt	r3, #:upper16:1073758466
 420 0012 44F20212 		movw	r2, #:lower16:1073758466
 421 0016 C4F20002 		movt	r2, #:upper16:1073758466
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 14


 422 001a 1278     		ldrb	r2, [r2, #0]
 423 001c D1B2     		uxtb	r1, r2
 424 001e FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 425 0020 02F0F802 		and	r2, r2, #248
 426 0024 41EA0202 		orr	r2, r1, r2
 427 0028 D2B2     		uxtb	r2, r2
 428 002a 1A70     		strb	r2, [r3, #0]
 317:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 429              		.loc 1 317 0
 430 002c 07F10C07 		add	r7, r7, #12
 431 0030 BD46     		mov	sp, r7
 432 0032 80BC     		pop	{r7}
 433 0034 7047     		bx	lr
 434              		.cfi_endproc
 435              	.LFE5:
 436              		.size	adc_theACLK_SetModeRegister, .-adc_theACLK_SetModeRegister
 437 0036 00BF     		.section	.text.adc_theACLK_ClearModeRegister,"ax",%progbits
 438              		.align	2
 439              		.global	adc_theACLK_ClearModeRegister
 440              		.thumb
 441              		.thumb_func
 442              		.type	adc_theACLK_ClearModeRegister, %function
 443              	adc_theACLK_ClearModeRegister:
 444              	.LFB6:
 318:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 319:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 320:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 321:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_ClearModeRegister
 322:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 323:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 324:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Clears flags that control the operating mode of the clock. This function
 325:.\Generated_Source\PSoC5/adc_theACLK.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 326:.\Generated_Source\PSoC5/adc_theACLK.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 327:.\Generated_Source\PSoC5/adc_theACLK.c **** *  disabled before changing the mode.
 328:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 329:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 330:.\Generated_Source\PSoC5/adc_theACLK.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 331:.\Generated_Source\PSoC5/adc_theACLK.c **** *   clkMode should be a set of the following optional bits or'ed together.
 332:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 333:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 occur when the divider count reaches half of the divide
 334:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 value.
 335:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 336:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 is asserted for approximately half of its period. When
 337:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 disabled, the output clock is asserted for one period of the
 338:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 source clock.
 339:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 340:.\Generated_Source\PSoC5/adc_theACLK.c **** *                 be enabled for all synchronous clocks.
 341:.\Generated_Source\PSoC5/adc_theACLK.c **** *   See the Technical Reference Manual for details about setting the mode of
 342:.\Generated_Source\PSoC5/adc_theACLK.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 343:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 344:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 345:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 346:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 347:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 348:.\Generated_Source\PSoC5/adc_theACLK.c **** void adc_theACLK_ClearModeRegister(uint8 clkMode) 
 349:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 445              		.loc 1 349 0
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 15


 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 8
 448              		@ frame_needed = 1, uses_anonymous_args = 0
 449              		@ link register save eliminated.
 450 0000 80B4     		push	{r7}
 451              	.LCFI15:
 452              		.cfi_def_cfa_offset 4
 453 0002 83B0     		sub	sp, sp, #12
 454              	.LCFI16:
 455              		.cfi_def_cfa_offset 16
 456 0004 00AF     		add	r7, sp, #0
 457              		.cfi_offset 7, -4
 458              	.LCFI17:
 459              		.cfi_def_cfa_register 7
 460 0006 0346     		mov	r3, r0
 461 0008 FB71     		strb	r3, [r7, #7]
 350:.\Generated_Source\PSoC5/adc_theACLK.c ****     adc_theACLK_MOD_SRC &= ~clkMode | ~adc_theACLK_MODE_MASK;
 462              		.loc 1 350 0
 463 000a 44F20213 		movw	r3, #:lower16:1073758466
 464 000e C4F20003 		movt	r3, #:upper16:1073758466
 465 0012 44F20212 		movw	r2, #:lower16:1073758466
 466 0016 C4F20002 		movt	r2, #:upper16:1073758466
 467 001a 1278     		ldrb	r2, [r2, #0]
 468 001c D1B2     		uxtb	r1, r2
 469 001e FA79     		ldrb	r2, [r7, #7]
 470 0020 6FEA0202 		mvn	r2, r2
 471 0024 D2B2     		uxtb	r2, r2
 472 0026 42F00702 		orr	r2, r2, #7
 473 002a D2B2     		uxtb	r2, r2
 474 002c 01EA0202 		and	r2, r1, r2
 475 0030 D2B2     		uxtb	r2, r2
 476 0032 1A70     		strb	r2, [r3, #0]
 351:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 477              		.loc 1 351 0
 478 0034 07F10C07 		add	r7, r7, #12
 479 0038 BD46     		mov	sp, r7
 480 003a 80BC     		pop	{r7}
 481 003c 7047     		bx	lr
 482              		.cfi_endproc
 483              	.LFE6:
 484              		.size	adc_theACLK_ClearModeRegister, .-adc_theACLK_ClearModeRegister
 485 003e 00BF     		.section	.text.adc_theACLK_GetModeRegister,"ax",%progbits
 486              		.align	2
 487              		.global	adc_theACLK_GetModeRegister
 488              		.thumb
 489              		.thumb_func
 490              		.type	adc_theACLK_GetModeRegister, %function
 491              	adc_theACLK_GetModeRegister:
 492              	.LFB7:
 352:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 353:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 354:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 355:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_GetModeRegister
 356:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 357:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 358:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Gets the clock mode register value.
 359:.\Generated_Source\PSoC5/adc_theACLK.c **** *
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 16


 360:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 361:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 362:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 363:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 364:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 365:.\Generated_Source\PSoC5/adc_theACLK.c **** *  ClearModeRegister descriptions for details about the mode bits.
 366:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 367:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 368:.\Generated_Source\PSoC5/adc_theACLK.c **** uint8 adc_theACLK_GetModeRegister(void) 
 369:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 493              		.loc 1 369 0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 1, uses_anonymous_args = 0
 497              		@ link register save eliminated.
 498 0000 80B4     		push	{r7}
 499              	.LCFI18:
 500              		.cfi_def_cfa_offset 4
 501 0002 00AF     		add	r7, sp, #0
 502              		.cfi_offset 7, -4
 503              	.LCFI19:
 504              		.cfi_def_cfa_register 7
 370:.\Generated_Source\PSoC5/adc_theACLK.c ****     return adc_theACLK_MOD_SRC & adc_theACLK_MODE_MASK;
 505              		.loc 1 370 0
 506 0004 44F20213 		movw	r3, #:lower16:1073758466
 507 0008 C4F20003 		movt	r3, #:upper16:1073758466
 508 000c 1B78     		ldrb	r3, [r3, #0]
 509 000e DBB2     		uxtb	r3, r3
 510 0010 03F0F803 		and	r3, r3, #248
 371:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 511              		.loc 1 371 0
 512 0014 1846     		mov	r0, r3
 513 0016 BD46     		mov	sp, r7
 514 0018 80BC     		pop	{r7}
 515 001a 7047     		bx	lr
 516              		.cfi_endproc
 517              	.LFE7:
 518              		.size	adc_theACLK_GetModeRegister, .-adc_theACLK_GetModeRegister
 519              		.section	.text.adc_theACLK_SetSourceRegister,"ax",%progbits
 520              		.align	2
 521              		.global	adc_theACLK_SetSourceRegister
 522              		.thumb
 523              		.thumb_func
 524              		.type	adc_theACLK_SetSourceRegister, %function
 525              	adc_theACLK_SetSourceRegister:
 526              	.LFB8:
 372:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 373:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 374:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 375:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_SetSourceRegister
 376:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 377:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 378:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Sets the input source of the clock. The clock must be disabled before
 379:.\Generated_Source\PSoC5/adc_theACLK.c **** *  changing the source. The old and new clock sources must be running.
 380:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 381:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 382:.\Generated_Source\PSoC5/adc_theACLK.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 17


 383:.\Generated_Source\PSoC5/adc_theACLK.c **** *   following input sources:
 384:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 385:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SRC_SEL_IMO
 386:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SRC_SEL_XTALM
 387:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SRC_SEL_ILO
 388:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SRC_SEL_PLL
 389:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SRC_SEL_XTALK
 390:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_G
 391:.\Generated_Source\PSoC5/adc_theACLK.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 392:.\Generated_Source\PSoC5/adc_theACLK.c **** *   See the Technical Reference Manual for details on clock sources.
 393:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 394:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 395:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 396:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 397:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 398:.\Generated_Source\PSoC5/adc_theACLK.c **** void adc_theACLK_SetSourceRegister(uint8 clkSource) 
 399:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 527              		.loc 1 399 0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 16
 530              		@ frame_needed = 1, uses_anonymous_args = 0
 531 0000 80B5     		push	{r7, lr}
 532              	.LCFI20:
 533              		.cfi_def_cfa_offset 8
 534 0002 84B0     		sub	sp, sp, #16
 535              	.LCFI21:
 536              		.cfi_def_cfa_offset 24
 537 0004 00AF     		add	r7, sp, #0
 538              		.cfi_offset 14, -4
 539              		.cfi_offset 7, -8
 540              	.LCFI22:
 541              		.cfi_def_cfa_register 7
 542 0006 0346     		mov	r3, r0
 543 0008 FB71     		strb	r3, [r7, #7]
 400:.\Generated_Source\PSoC5/adc_theACLK.c ****     uint16 currDiv = adc_theACLK_GetDividerRegister();
 544              		.loc 1 400 0
 545 000a FFF7FEFF 		bl	adc_theACLK_GetDividerRegister
 546 000e 0346     		mov	r3, r0
 547 0010 BB81     		strh	r3, [r7, #12]	@ movhi
 401:.\Generated_Source\PSoC5/adc_theACLK.c ****     uint8 oldSrc = adc_theACLK_GetSourceRegister();
 548              		.loc 1 401 0
 549 0012 FFF7FEFF 		bl	adc_theACLK_GetSourceRegister
 550 0016 0346     		mov	r3, r0
 551 0018 FB73     		strb	r3, [r7, #15]
 402:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 403:.\Generated_Source\PSoC5/adc_theACLK.c ****     if (oldSrc != CYCLK_SRC_SEL_CLK_SYNC_D && clkSource == CYCLK_SRC_SEL_CLK_SYNC_D && currDiv == 0
 552              		.loc 1 403 0
 553 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 554 001c 002B     		cmp	r3, #0
 555 001e 25D0     		beq	.L31
 556 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 557 0022 002B     		cmp	r3, #0
 558 0024 22D1     		bne	.L31
 559 0026 BB89     		ldrh	r3, [r7, #12]
 560 0028 002B     		cmp	r3, #0
 561 002a 1FD1     		bne	.L31
 404:.\Generated_Source\PSoC5/adc_theACLK.c ****     {
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 18


 405:.\Generated_Source\PSoC5/adc_theACLK.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 406:.\Generated_Source\PSoC5/adc_theACLK.c ****         /* then set the source so we are consistent.                                */
 407:.\Generated_Source\PSoC5/adc_theACLK.c ****         adc_theACLK_MOD_SRC |= CYCLK_SSS;
 562              		.loc 1 407 0
 563 002c 44F20213 		movw	r3, #:lower16:1073758466
 564 0030 C4F20003 		movt	r3, #:upper16:1073758466
 565 0034 44F20212 		movw	r2, #:lower16:1073758466
 566 0038 C4F20002 		movt	r2, #:upper16:1073758466
 567 003c 1278     		ldrb	r2, [r2, #0]
 568 003e D2B2     		uxtb	r2, r2
 569 0040 42F04002 		orr	r2, r2, #64
 570 0044 D2B2     		uxtb	r2, r2
 571 0046 1A70     		strb	r2, [r3, #0]
 408:.\Generated_Source\PSoC5/adc_theACLK.c ****         adc_theACLK_MOD_SRC =
 572              		.loc 1 408 0
 573 0048 44F20213 		movw	r3, #:lower16:1073758466
 574 004c C4F20003 		movt	r3, #:upper16:1073758466
 409:.\Generated_Source\PSoC5/adc_theACLK.c ****             (adc_theACLK_MOD_SRC & ~adc_theACLK_SRC_SEL_MSK) | clkSource;
 575              		.loc 1 409 0
 576 0050 44F20212 		movw	r2, #:lower16:1073758466
 577 0054 C4F20002 		movt	r2, #:upper16:1073758466
 578 0058 1278     		ldrb	r2, [r2, #0]
 579 005a D2B2     		uxtb	r2, r2
 580              		.loc 1 408 0
 581 005c 02F0F802 		and	r2, r2, #248
 582 0060 F979     		ldrb	r1, [r7, #7]
 583 0062 42EA0102 		orr	r2, r2, r1
 584 0066 D2B2     		uxtb	r2, r2
 585 0068 1A70     		strb	r2, [r3, #0]
 586              		.loc 1 403 0
 587 006a 38E0     		b	.L34
 588              	.L31:
 410:.\Generated_Source\PSoC5/adc_theACLK.c ****     }
 411:.\Generated_Source\PSoC5/adc_theACLK.c ****     else if (oldSrc == CYCLK_SRC_SEL_CLK_SYNC_D && clkSource != CYCLK_SRC_SEL_CLK_SYNC_D && currDiv
 589              		.loc 1 411 0
 590 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 591 006e 002B     		cmp	r3, #0
 592 0070 24D1     		bne	.L33
 593 0072 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 594 0074 002B     		cmp	r3, #0
 595 0076 21D0     		beq	.L33
 596 0078 BB89     		ldrh	r3, [r7, #12]
 597 007a 002B     		cmp	r3, #0
 598 007c 1ED1     		bne	.L33
 412:.\Generated_Source\PSoC5/adc_theACLK.c ****     {
 413:.\Generated_Source\PSoC5/adc_theACLK.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 414:.\Generated_Source\PSoC5/adc_theACLK.c ****         /* lock when we clear SSS.                                                  */
 415:.\Generated_Source\PSoC5/adc_theACLK.c ****         adc_theACLK_MOD_SRC =
 599              		.loc 1 415 0
 600 007e 44F20213 		movw	r3, #:lower16:1073758466
 601 0082 C4F20003 		movt	r3, #:upper16:1073758466
 416:.\Generated_Source\PSoC5/adc_theACLK.c ****             (adc_theACLK_MOD_SRC & ~adc_theACLK_SRC_SEL_MSK) | clkSource;
 602              		.loc 1 416 0
 603 0086 44F20212 		movw	r2, #:lower16:1073758466
 604 008a C4F20002 		movt	r2, #:upper16:1073758466
 605 008e 1278     		ldrb	r2, [r2, #0]
 606 0090 D2B2     		uxtb	r2, r2
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 19


 607              		.loc 1 415 0
 608 0092 02F0F802 		and	r2, r2, #248
 609 0096 F979     		ldrb	r1, [r7, #7]
 610 0098 42EA0102 		orr	r2, r2, r1
 611 009c D2B2     		uxtb	r2, r2
 612 009e 1A70     		strb	r2, [r3, #0]
 417:.\Generated_Source\PSoC5/adc_theACLK.c ****         adc_theACLK_MOD_SRC &= ~CYCLK_SSS;
 613              		.loc 1 417 0
 614 00a0 44F20213 		movw	r3, #:lower16:1073758466
 615 00a4 C4F20003 		movt	r3, #:upper16:1073758466
 616 00a8 44F20212 		movw	r2, #:lower16:1073758466
 617 00ac C4F20002 		movt	r2, #:upper16:1073758466
 618 00b0 1278     		ldrb	r2, [r2, #0]
 619 00b2 D2B2     		uxtb	r2, r2
 620 00b4 02F0BF02 		and	r2, r2, #191
 621 00b8 1A70     		strb	r2, [r3, #0]
 622              		.loc 1 411 0
 623 00ba 10E0     		b	.L34
 624              	.L33:
 418:.\Generated_Source\PSoC5/adc_theACLK.c ****     }
 419:.\Generated_Source\PSoC5/adc_theACLK.c ****     else
 420:.\Generated_Source\PSoC5/adc_theACLK.c ****     {
 421:.\Generated_Source\PSoC5/adc_theACLK.c ****         adc_theACLK_MOD_SRC =
 625              		.loc 1 421 0
 626 00bc 44F20213 		movw	r3, #:lower16:1073758466
 627 00c0 C4F20003 		movt	r3, #:upper16:1073758466
 422:.\Generated_Source\PSoC5/adc_theACLK.c ****             (adc_theACLK_MOD_SRC & ~adc_theACLK_SRC_SEL_MSK) | clkSource;
 628              		.loc 1 422 0
 629 00c4 44F20212 		movw	r2, #:lower16:1073758466
 630 00c8 C4F20002 		movt	r2, #:upper16:1073758466
 631 00cc 1278     		ldrb	r2, [r2, #0]
 632 00ce D2B2     		uxtb	r2, r2
 633              		.loc 1 421 0
 634 00d0 02F0F802 		and	r2, r2, #248
 635 00d4 F979     		ldrb	r1, [r7, #7]
 636 00d6 42EA0102 		orr	r2, r2, r1
 637 00da D2B2     		uxtb	r2, r2
 638 00dc 1A70     		strb	r2, [r3, #0]
 639              	.L34:
 423:.\Generated_Source\PSoC5/adc_theACLK.c ****     }
 424:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 640              		.loc 1 424 0
 641 00de 07F11007 		add	r7, r7, #16
 642 00e2 BD46     		mov	sp, r7
 643 00e4 80BD     		pop	{r7, pc}
 644              		.cfi_endproc
 645              	.LFE8:
 646              		.size	adc_theACLK_SetSourceRegister, .-adc_theACLK_SetSourceRegister
 647 00e6 00BF     		.section	.text.adc_theACLK_GetSourceRegister,"ax",%progbits
 648              		.align	2
 649              		.global	adc_theACLK_GetSourceRegister
 650              		.thumb
 651              		.thumb_func
 652              		.type	adc_theACLK_GetSourceRegister, %function
 653              	adc_theACLK_GetSourceRegister:
 654              	.LFB9:
 425:.\Generated_Source\PSoC5/adc_theACLK.c **** 
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 20


 426:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 427:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 428:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_GetSourceRegister
 429:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 430:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 431:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Gets the input source of the clock.
 432:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 433:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 434:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 435:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 436:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 437:.\Generated_Source\PSoC5/adc_theACLK.c **** *  The input source of the clock. See SetSourceRegister for details.
 438:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 439:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 440:.\Generated_Source\PSoC5/adc_theACLK.c **** uint8 adc_theACLK_GetSourceRegister(void) 
 441:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 655              		.loc 1 441 0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 0
 658              		@ frame_needed = 1, uses_anonymous_args = 0
 659              		@ link register save eliminated.
 660 0000 80B4     		push	{r7}
 661              	.LCFI23:
 662              		.cfi_def_cfa_offset 4
 663 0002 00AF     		add	r7, sp, #0
 664              		.cfi_offset 7, -4
 665              	.LCFI24:
 666              		.cfi_def_cfa_register 7
 442:.\Generated_Source\PSoC5/adc_theACLK.c ****     return adc_theACLK_MOD_SRC & adc_theACLK_SRC_SEL_MSK;
 667              		.loc 1 442 0
 668 0004 44F20213 		movw	r3, #:lower16:1073758466
 669 0008 C4F20003 		movt	r3, #:upper16:1073758466
 670 000c 1B78     		ldrb	r3, [r3, #0]
 671 000e DBB2     		uxtb	r3, r3
 672 0010 03F00703 		and	r3, r3, #7
 443:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 673              		.loc 1 443 0
 674 0014 1846     		mov	r0, r3
 675 0016 BD46     		mov	sp, r7
 676 0018 80BC     		pop	{r7}
 677 001a 7047     		bx	lr
 678              		.cfi_endproc
 679              	.LFE9:
 680              		.size	adc_theACLK_GetSourceRegister, .-adc_theACLK_GetSourceRegister
 681              		.section	.text.adc_theACLK_SetPhaseRegister,"ax",%progbits
 682              		.align	2
 683              		.global	adc_theACLK_SetPhaseRegister
 684              		.thumb
 685              		.thumb_func
 686              		.type	adc_theACLK_SetPhaseRegister, %function
 687              	adc_theACLK_SetPhaseRegister:
 688              	.LFB10:
 444:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 445:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 446:.\Generated_Source\PSoC5/adc_theACLK.c **** #if defined(adc_theACLK__CFG3)
 447:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 448:.\Generated_Source\PSoC5/adc_theACLK.c **** 
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 21


 449:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 450:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_SetPhaseRegister
 451:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 452:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 453:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Sets the phase delay of the analog clock. This function is only available
 454:.\Generated_Source\PSoC5/adc_theACLK.c **** *  for analog clocks. The clock must be disabled before changing the phase
 455:.\Generated_Source\PSoC5/adc_theACLK.c **** *  delay to avoid glitches.
 456:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 457:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 458:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 459:.\Generated_Source\PSoC5/adc_theACLK.c **** *  clkPhase: Amount to delay the phase of the clock, in 1.0ns increments.
 460:.\Generated_Source\PSoC5/adc_theACLK.c **** *   clkPhase must be from 1 to 11 inclusive. Other values, including 0,
 461:.\Generated_Source\PSoC5/adc_theACLK.c **** *   disable the clock. clkPhase = 1 produces a 0ns delay and clkPhase = 11 
 462:.\Generated_Source\PSoC5/adc_theACLK.c **** *   produces a 10ns delay.
 463:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 464:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 465:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 466:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 467:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 468:.\Generated_Source\PSoC5/adc_theACLK.c **** void adc_theACLK_SetPhaseRegister(uint8 clkPhase) 
 469:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 689              		.loc 1 469 0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 8
 692              		@ frame_needed = 1, uses_anonymous_args = 0
 693              		@ link register save eliminated.
 694 0000 80B4     		push	{r7}
 695              	.LCFI25:
 696              		.cfi_def_cfa_offset 4
 697 0002 83B0     		sub	sp, sp, #12
 698              	.LCFI26:
 699              		.cfi_def_cfa_offset 16
 700 0004 00AF     		add	r7, sp, #0
 701              		.cfi_offset 7, -4
 702              	.LCFI27:
 703              		.cfi_def_cfa_register 7
 704 0006 0346     		mov	r3, r0
 705 0008 FB71     		strb	r3, [r7, #7]
 470:.\Generated_Source\PSoC5/adc_theACLK.c ****     adc_theACLK_PHASE = clkPhase & adc_theACLK_PHASE_MASK;
 706              		.loc 1 470 0
 707 000a 44F20313 		movw	r3, #:lower16:1073758467
 708 000e C4F20003 		movt	r3, #:upper16:1073758467
 709 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 710 0014 02F00F02 		and	r2, r2, #15
 711 0018 1A70     		strb	r2, [r3, #0]
 471:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 712              		.loc 1 471 0
 713 001a 07F10C07 		add	r7, r7, #12
 714 001e BD46     		mov	sp, r7
 715 0020 80BC     		pop	{r7}
 716 0022 7047     		bx	lr
 717              		.cfi_endproc
 718              	.LFE10:
 719              		.size	adc_theACLK_SetPhaseRegister, .-adc_theACLK_SetPhaseRegister
 720              		.section	.text.adc_theACLK_GetPhaseRegister,"ax",%progbits
 721              		.align	2
 722              		.global	adc_theACLK_GetPhaseRegister
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 22


 723              		.thumb
 724              		.thumb_func
 725              		.type	adc_theACLK_GetPhaseRegister, %function
 726              	adc_theACLK_GetPhaseRegister:
 727              	.LFB11:
 472:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 473:.\Generated_Source\PSoC5/adc_theACLK.c **** 
 474:.\Generated_Source\PSoC5/adc_theACLK.c **** /*******************************************************************************
 475:.\Generated_Source\PSoC5/adc_theACLK.c **** * Function Name: adc_theACLK_GetPhase
 476:.\Generated_Source\PSoC5/adc_theACLK.c **** ********************************************************************************
 477:.\Generated_Source\PSoC5/adc_theACLK.c **** * Summary:
 478:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Gets the phase delay of the analog clock. This function is only available
 479:.\Generated_Source\PSoC5/adc_theACLK.c **** *  for analog clocks.
 480:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 481:.\Generated_Source\PSoC5/adc_theACLK.c **** * Parameters:
 482:.\Generated_Source\PSoC5/adc_theACLK.c **** *  void
 483:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 484:.\Generated_Source\PSoC5/adc_theACLK.c **** * Returns:
 485:.\Generated_Source\PSoC5/adc_theACLK.c **** *  Phase of the analog clock. See SetPhaseRegister for details.
 486:.\Generated_Source\PSoC5/adc_theACLK.c **** *
 487:.\Generated_Source\PSoC5/adc_theACLK.c **** *******************************************************************************/
 488:.\Generated_Source\PSoC5/adc_theACLK.c **** uint8 adc_theACLK_GetPhaseRegister(void) 
 489:.\Generated_Source\PSoC5/adc_theACLK.c **** {
 728              		.loc 1 489 0
 729              		.cfi_startproc
 730              		@ args = 0, pretend = 0, frame = 0
 731              		@ frame_needed = 1, uses_anonymous_args = 0
 732              		@ link register save eliminated.
 733 0000 80B4     		push	{r7}
 734              	.LCFI28:
 735              		.cfi_def_cfa_offset 4
 736 0002 00AF     		add	r7, sp, #0
 737              		.cfi_offset 7, -4
 738              	.LCFI29:
 739              		.cfi_def_cfa_register 7
 490:.\Generated_Source\PSoC5/adc_theACLK.c ****     return adc_theACLK_PHASE & adc_theACLK_PHASE_MASK;
 740              		.loc 1 490 0
 741 0004 44F20313 		movw	r3, #:lower16:1073758467
 742 0008 C4F20003 		movt	r3, #:upper16:1073758467
 743 000c 1B78     		ldrb	r3, [r3, #0]
 744 000e DBB2     		uxtb	r3, r3
 745 0010 03F00F03 		and	r3, r3, #15
 491:.\Generated_Source\PSoC5/adc_theACLK.c **** }
 746              		.loc 1 491 0
 747 0014 1846     		mov	r0, r3
 748 0016 BD46     		mov	sp, r7
 749 0018 80BC     		pop	{r7}
 750 001a 7047     		bx	lr
 751              		.cfi_endproc
 752              	.LFE11:
 753              		.size	adc_theACLK_GetPhaseRegister, .-adc_theACLK_GetPhaseRegister
 754              		.text
 755              	.Letext0:
 756              		.section	.debug_loc,"",%progbits
 757              	.Ldebug_loc0:
 758              	.LLST0:
 759 0000 00000000 		.4byte	.LFB0
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 23


 760 0004 02000000 		.4byte	.LCFI0
 761 0008 0100     		.2byte	0x1
 762 000a 5D       		.byte	0x5d
 763 000b 02000000 		.4byte	.LCFI0
 764 000f 04000000 		.4byte	.LCFI1
 765 0013 0200     		.2byte	0x2
 766 0015 7D       		.byte	0x7d
 767 0016 04       		.sleb128 4
 768 0017 04000000 		.4byte	.LCFI1
 769 001b 26000000 		.4byte	.LFE0
 770 001f 0200     		.2byte	0x2
 771 0021 77       		.byte	0x77
 772 0022 04       		.sleb128 4
 773 0023 00000000 		.4byte	0x0
 774 0027 00000000 		.4byte	0x0
 775              	.LLST1:
 776 002b 00000000 		.4byte	.LFB1
 777 002f 02000000 		.4byte	.LCFI2
 778 0033 0100     		.2byte	0x1
 779 0035 5D       		.byte	0x5d
 780 0036 02000000 		.4byte	.LCFI2
 781 003a 04000000 		.4byte	.LCFI3
 782 003e 0200     		.2byte	0x2
 783 0040 7D       		.byte	0x7d
 784 0041 04       		.sleb128 4
 785 0042 04000000 		.4byte	.LCFI3
 786 0046 24000000 		.4byte	.LFE1
 787 004a 0200     		.2byte	0x2
 788 004c 77       		.byte	0x77
 789 004d 04       		.sleb128 4
 790 004e 00000000 		.4byte	0x0
 791 0052 00000000 		.4byte	0x0
 792              	.LLST2:
 793 0056 00000000 		.4byte	.LFB2
 794 005a 02000000 		.4byte	.LCFI4
 795 005e 0100     		.2byte	0x1
 796 0060 5D       		.byte	0x5d
 797 0061 02000000 		.4byte	.LCFI4
 798 0065 04000000 		.4byte	.LCFI5
 799 0069 0200     		.2byte	0x2
 800 006b 7D       		.byte	0x7d
 801 006c 04       		.sleb128 4
 802 006d 04000000 		.4byte	.LCFI5
 803 0071 06000000 		.4byte	.LCFI6
 804 0075 0200     		.2byte	0x2
 805 0077 7D       		.byte	0x7d
 806 0078 10       		.sleb128 16
 807 0079 06000000 		.4byte	.LCFI6
 808 007d 52000000 		.4byte	.LFE2
 809 0081 0200     		.2byte	0x2
 810 0083 77       		.byte	0x77
 811 0084 10       		.sleb128 16
 812 0085 00000000 		.4byte	0x0
 813 0089 00000000 		.4byte	0x0
 814              	.LLST3:
 815 008d 00000000 		.4byte	.LFB3
 816 0091 02000000 		.4byte	.LCFI7
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 24


 817 0095 0100     		.2byte	0x1
 818 0097 5D       		.byte	0x5d
 819 0098 02000000 		.4byte	.LCFI7
 820 009c 04000000 		.4byte	.LCFI8
 821 00a0 0200     		.2byte	0x2
 822 00a2 7D       		.byte	0x7d
 823 00a3 08       		.sleb128 8
 824 00a4 04000000 		.4byte	.LCFI8
 825 00a8 06000000 		.4byte	.LCFI9
 826 00ac 0200     		.2byte	0x2
 827 00ae 7D       		.byte	0x7d
 828 00af 18       		.sleb128 24
 829 00b0 06000000 		.4byte	.LCFI9
 830 00b4 96010000 		.4byte	.LFE3
 831 00b8 0200     		.2byte	0x2
 832 00ba 77       		.byte	0x77
 833 00bb 18       		.sleb128 24
 834 00bc 00000000 		.4byte	0x0
 835 00c0 00000000 		.4byte	0x0
 836              	.LLST4:
 837 00c4 00000000 		.4byte	.LFB4
 838 00c8 02000000 		.4byte	.LCFI10
 839 00cc 0100     		.2byte	0x1
 840 00ce 5D       		.byte	0x5d
 841 00cf 02000000 		.4byte	.LCFI10
 842 00d3 04000000 		.4byte	.LCFI11
 843 00d7 0200     		.2byte	0x2
 844 00d9 7D       		.byte	0x7d
 845 00da 04       		.sleb128 4
 846 00db 04000000 		.4byte	.LCFI11
 847 00df 18000000 		.4byte	.LFE4
 848 00e3 0200     		.2byte	0x2
 849 00e5 77       		.byte	0x77
 850 00e6 04       		.sleb128 4
 851 00e7 00000000 		.4byte	0x0
 852 00eb 00000000 		.4byte	0x0
 853              	.LLST5:
 854 00ef 00000000 		.4byte	.LFB5
 855 00f3 02000000 		.4byte	.LCFI12
 856 00f7 0100     		.2byte	0x1
 857 00f9 5D       		.byte	0x5d
 858 00fa 02000000 		.4byte	.LCFI12
 859 00fe 04000000 		.4byte	.LCFI13
 860 0102 0200     		.2byte	0x2
 861 0104 7D       		.byte	0x7d
 862 0105 04       		.sleb128 4
 863 0106 04000000 		.4byte	.LCFI13
 864 010a 06000000 		.4byte	.LCFI14
 865 010e 0200     		.2byte	0x2
 866 0110 7D       		.byte	0x7d
 867 0111 10       		.sleb128 16
 868 0112 06000000 		.4byte	.LCFI14
 869 0116 36000000 		.4byte	.LFE5
 870 011a 0200     		.2byte	0x2
 871 011c 77       		.byte	0x77
 872 011d 10       		.sleb128 16
 873 011e 00000000 		.4byte	0x0
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 25


 874 0122 00000000 		.4byte	0x0
 875              	.LLST6:
 876 0126 00000000 		.4byte	.LFB6
 877 012a 02000000 		.4byte	.LCFI15
 878 012e 0100     		.2byte	0x1
 879 0130 5D       		.byte	0x5d
 880 0131 02000000 		.4byte	.LCFI15
 881 0135 04000000 		.4byte	.LCFI16
 882 0139 0200     		.2byte	0x2
 883 013b 7D       		.byte	0x7d
 884 013c 04       		.sleb128 4
 885 013d 04000000 		.4byte	.LCFI16
 886 0141 06000000 		.4byte	.LCFI17
 887 0145 0200     		.2byte	0x2
 888 0147 7D       		.byte	0x7d
 889 0148 10       		.sleb128 16
 890 0149 06000000 		.4byte	.LCFI17
 891 014d 3E000000 		.4byte	.LFE6
 892 0151 0200     		.2byte	0x2
 893 0153 77       		.byte	0x77
 894 0154 10       		.sleb128 16
 895 0155 00000000 		.4byte	0x0
 896 0159 00000000 		.4byte	0x0
 897              	.LLST7:
 898 015d 00000000 		.4byte	.LFB7
 899 0161 02000000 		.4byte	.LCFI18
 900 0165 0100     		.2byte	0x1
 901 0167 5D       		.byte	0x5d
 902 0168 02000000 		.4byte	.LCFI18
 903 016c 04000000 		.4byte	.LCFI19
 904 0170 0200     		.2byte	0x2
 905 0172 7D       		.byte	0x7d
 906 0173 04       		.sleb128 4
 907 0174 04000000 		.4byte	.LCFI19
 908 0178 1C000000 		.4byte	.LFE7
 909 017c 0200     		.2byte	0x2
 910 017e 77       		.byte	0x77
 911 017f 04       		.sleb128 4
 912 0180 00000000 		.4byte	0x0
 913 0184 00000000 		.4byte	0x0
 914              	.LLST8:
 915 0188 00000000 		.4byte	.LFB8
 916 018c 02000000 		.4byte	.LCFI20
 917 0190 0100     		.2byte	0x1
 918 0192 5D       		.byte	0x5d
 919 0193 02000000 		.4byte	.LCFI20
 920 0197 04000000 		.4byte	.LCFI21
 921 019b 0200     		.2byte	0x2
 922 019d 7D       		.byte	0x7d
 923 019e 08       		.sleb128 8
 924 019f 04000000 		.4byte	.LCFI21
 925 01a3 06000000 		.4byte	.LCFI22
 926 01a7 0200     		.2byte	0x2
 927 01a9 7D       		.byte	0x7d
 928 01aa 18       		.sleb128 24
 929 01ab 06000000 		.4byte	.LCFI22
 930 01af E6000000 		.4byte	.LFE8
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 26


 931 01b3 0200     		.2byte	0x2
 932 01b5 77       		.byte	0x77
 933 01b6 18       		.sleb128 24
 934 01b7 00000000 		.4byte	0x0
 935 01bb 00000000 		.4byte	0x0
 936              	.LLST9:
 937 01bf 00000000 		.4byte	.LFB9
 938 01c3 02000000 		.4byte	.LCFI23
 939 01c7 0100     		.2byte	0x1
 940 01c9 5D       		.byte	0x5d
 941 01ca 02000000 		.4byte	.LCFI23
 942 01ce 04000000 		.4byte	.LCFI24
 943 01d2 0200     		.2byte	0x2
 944 01d4 7D       		.byte	0x7d
 945 01d5 04       		.sleb128 4
 946 01d6 04000000 		.4byte	.LCFI24
 947 01da 1C000000 		.4byte	.LFE9
 948 01de 0200     		.2byte	0x2
 949 01e0 77       		.byte	0x77
 950 01e1 04       		.sleb128 4
 951 01e2 00000000 		.4byte	0x0
 952 01e6 00000000 		.4byte	0x0
 953              	.LLST10:
 954 01ea 00000000 		.4byte	.LFB10
 955 01ee 02000000 		.4byte	.LCFI25
 956 01f2 0100     		.2byte	0x1
 957 01f4 5D       		.byte	0x5d
 958 01f5 02000000 		.4byte	.LCFI25
 959 01f9 04000000 		.4byte	.LCFI26
 960 01fd 0200     		.2byte	0x2
 961 01ff 7D       		.byte	0x7d
 962 0200 04       		.sleb128 4
 963 0201 04000000 		.4byte	.LCFI26
 964 0205 06000000 		.4byte	.LCFI27
 965 0209 0200     		.2byte	0x2
 966 020b 7D       		.byte	0x7d
 967 020c 10       		.sleb128 16
 968 020d 06000000 		.4byte	.LCFI27
 969 0211 24000000 		.4byte	.LFE10
 970 0215 0200     		.2byte	0x2
 971 0217 77       		.byte	0x77
 972 0218 10       		.sleb128 16
 973 0219 00000000 		.4byte	0x0
 974 021d 00000000 		.4byte	0x0
 975              	.LLST11:
 976 0221 00000000 		.4byte	.LFB11
 977 0225 02000000 		.4byte	.LCFI28
 978 0229 0100     		.2byte	0x1
 979 022b 5D       		.byte	0x5d
 980 022c 02000000 		.4byte	.LCFI28
 981 0230 04000000 		.4byte	.LCFI29
 982 0234 0200     		.2byte	0x2
 983 0236 7D       		.byte	0x7d
 984 0237 04       		.sleb128 4
 985 0238 04000000 		.4byte	.LCFI29
 986 023c 1C000000 		.4byte	.LFE11
 987 0240 0200     		.2byte	0x2
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 27


 988 0242 77       		.byte	0x77
 989 0243 04       		.sleb128 4
 990 0244 00000000 		.4byte	0x0
 991 0248 00000000 		.4byte	0x0
 992              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 993              		.section	.debug_info
 994 0000 69020000 		.4byte	0x269
 995 0004 0200     		.2byte	0x2
 996 0006 00000000 		.4byte	.Ldebug_abbrev0
 997 000a 04       		.byte	0x4
 998 000b 01       		.uleb128 0x1
 999 000c 35020000 		.4byte	.LASF35
 1000 0010 01       		.byte	0x1
 1001 0011 0E020000 		.4byte	.LASF36
 1002 0015 94000000 		.4byte	.LASF37
 1003 0019 00000000 		.4byte	0x0
 1004 001d 00000000 		.4byte	0x0
 1005 0021 00000000 		.4byte	.Ldebug_ranges0+0x0
 1006 0025 00000000 		.4byte	.Ldebug_line0
 1007 0029 02       		.uleb128 0x2
 1008 002a 01       		.byte	0x1
 1009 002b 06       		.byte	0x6
 1010 002c 98020000 		.4byte	.LASF0
 1011 0030 02       		.uleb128 0x2
 1012 0031 01       		.byte	0x1
 1013 0032 08       		.byte	0x8
 1014 0033 01010000 		.4byte	.LASF1
 1015 0037 02       		.uleb128 0x2
 1016 0038 02       		.byte	0x2
 1017 0039 05       		.byte	0x5
 1018 003a 4E020000 		.4byte	.LASF2
 1019 003e 02       		.uleb128 0x2
 1020 003f 02       		.byte	0x2
 1021 0040 07       		.byte	0x7
 1022 0041 64010000 		.4byte	.LASF3
 1023 0045 02       		.uleb128 0x2
 1024 0046 04       		.byte	0x4
 1025 0047 05       		.byte	0x5
 1026 0048 7C020000 		.4byte	.LASF4
 1027 004c 02       		.uleb128 0x2
 1028 004d 04       		.byte	0x4
 1029 004e 07       		.byte	0x7
 1030 004f 52010000 		.4byte	.LASF5
 1031 0053 02       		.uleb128 0x2
 1032 0054 08       		.byte	0x8
 1033 0055 05       		.byte	0x5
 1034 0056 00000000 		.4byte	.LASF6
 1035 005a 02       		.uleb128 0x2
 1036 005b 08       		.byte	0x8
 1037 005c 07       		.byte	0x7
 1038 005d F7010000 		.4byte	.LASF7
 1039 0061 03       		.uleb128 0x3
 1040 0062 04       		.byte	0x4
 1041 0063 05       		.byte	0x5
 1042 0064 696E7400 		.ascii	"int\000"
 1043 0068 02       		.uleb128 0x2
 1044 0069 04       		.byte	0x4
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 28


 1045 006a 07       		.byte	0x7
 1046 006b E2010000 		.4byte	.LASF8
 1047 006f 02       		.uleb128 0x2
 1048 0070 01       		.byte	0x1
 1049 0071 08       		.byte	0x8
 1050 0072 41020000 		.4byte	.LASF9
 1051 0076 04       		.uleb128 0x4
 1052 0077 58020000 		.4byte	.LASF10
 1053 007b 02       		.byte	0x2
 1054 007c 60       		.byte	0x60
 1055 007d 30000000 		.4byte	0x30
 1056 0081 04       		.uleb128 0x4
 1057 0082 CB010000 		.4byte	.LASF11
 1058 0086 02       		.byte	0x2
 1059 0087 61       		.byte	0x61
 1060 0088 3E000000 		.4byte	0x3e
 1061 008c 05       		.uleb128 0x5
 1062 008d 01       		.byte	0x1
 1063 008e 96010000 		.4byte	.LASF12
 1064 0092 01       		.byte	0x1
 1065 0093 2C       		.byte	0x2c
 1066 0094 01       		.byte	0x1
 1067 0095 00000000 		.4byte	.LFB0
 1068 0099 26000000 		.4byte	.LFE0
 1069 009d 00000000 		.4byte	.LLST0
 1070 00a1 05       		.uleb128 0x5
 1071 00a2 01       		.byte	0x1
 1072 00a3 BA010000 		.4byte	.LASF13
 1073 00a7 01       		.byte	0x1
 1074 00a8 44       		.byte	0x44
 1075 00a9 01       		.byte	0x1
 1076 00aa 00000000 		.4byte	.LFB1
 1077 00ae 24000000 		.4byte	.LFE1
 1078 00b2 2B000000 		.4byte	.LLST1
 1079 00b6 06       		.uleb128 0x6
 1080 00b7 01       		.byte	0x1
 1081 00b8 CB000000 		.4byte	.LASF14
 1082 00bc 01       		.byte	0x1
 1083 00bd 93       		.byte	0x93
 1084 00be 01       		.byte	0x1
 1085 00bf 00000000 		.4byte	.LFB2
 1086 00c3 52000000 		.4byte	.LFE2
 1087 00c7 56000000 		.4byte	.LLST2
 1088 00cb DE000000 		.4byte	0xde
 1089 00cf 07       		.uleb128 0x7
 1090 00d0 0E000000 		.4byte	.LASF16
 1091 00d4 01       		.byte	0x1
 1092 00d5 93       		.byte	0x93
 1093 00d6 76000000 		.4byte	0x76
 1094 00da 02       		.byte	0x2
 1095 00db 91       		.byte	0x91
 1096 00dc 77       		.sleb128 -9
 1097 00dd 00       		.byte	0x0
 1098 00de 06       		.uleb128 0x6
 1099 00df 01       		.byte	0x1
 1100 00e0 77010000 		.4byte	.LASF15
 1101 00e4 01       		.byte	0x1
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 29


 1102 00e5 B6       		.byte	0xb6
 1103 00e6 01       		.byte	0x1
 1104 00e7 00000000 		.4byte	.LFB3
 1105 00eb 96010000 		.4byte	.LFE3
 1106 00ef 8D000000 		.4byte	.LLST3
 1107 00f3 3E010000 		.4byte	0x13e
 1108 00f7 07       		.uleb128 0x7
 1109 00f8 A8010000 		.4byte	.LASF17
 1110 00fc 01       		.byte	0x1
 1111 00fd B6       		.byte	0xb6
 1112 00fe 81000000 		.4byte	0x81
 1113 0102 02       		.byte	0x2
 1114 0103 91       		.byte	0x91
 1115 0104 6E       		.sleb128 -18
 1116 0105 07       		.uleb128 0x7
 1117 0106 DA010000 		.4byte	.LASF18
 1118 010a 01       		.byte	0x1
 1119 010b B6       		.byte	0xb6
 1120 010c 76000000 		.4byte	0x76
 1121 0110 02       		.byte	0x2
 1122 0111 91       		.byte	0x91
 1123 0112 6D       		.sleb128 -19
 1124 0113 08       		.uleb128 0x8
 1125 0114 4A010000 		.4byte	.LASF19
 1126 0118 01       		.byte	0x1
 1127 0119 B8       		.byte	0xb8
 1128 011a 76000000 		.4byte	0x76
 1129 011e 02       		.byte	0x2
 1130 011f 91       		.byte	0x91
 1131 0120 74       		.sleb128 -12
 1132 0121 08       		.uleb128 0x8
 1133 0122 EF010000 		.4byte	.LASF20
 1134 0126 01       		.byte	0x1
 1135 0127 BA       		.byte	0xba
 1136 0128 76000000 		.4byte	0x76
 1137 012c 02       		.byte	0x2
 1138 012d 91       		.byte	0x91
 1139 012e 75       		.sleb128 -11
 1140 012f 08       		.uleb128 0x8
 1141 0130 6D000000 		.4byte	.LASF21
 1142 0134 01       		.byte	0x1
 1143 0135 BB       		.byte	0xbb
 1144 0136 81000000 		.4byte	0x81
 1145 013a 02       		.byte	0x2
 1146 013b 91       		.byte	0x91
 1147 013c 76       		.sleb128 -10
 1148 013d 00       		.byte	0x0
 1149 013e 09       		.uleb128 0x9
 1150 013f 01       		.byte	0x1
 1151 0140 32000000 		.4byte	.LASF25
 1152 0144 01       		.byte	0x1
 1153 0145 1801     		.2byte	0x118
 1154 0147 01       		.byte	0x1
 1155 0148 81000000 		.4byte	0x81
 1156 014c 00000000 		.4byte	.LFB4
 1157 0150 18000000 		.4byte	.LFE4
 1158 0154 C4000000 		.4byte	.LLST4
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 30


 1159 0158 0A       		.uleb128 0xa
 1160 0159 01       		.byte	0x1
 1161 015a 78000000 		.4byte	.LASF22
 1162 015e 01       		.byte	0x1
 1163 015f 3A01     		.2byte	0x13a
 1164 0161 01       		.byte	0x1
 1165 0162 00000000 		.4byte	.LFB5
 1166 0166 36000000 		.4byte	.LFE5
 1167 016a EF000000 		.4byte	.LLST5
 1168 016e 82010000 		.4byte	0x182
 1169 0172 0B       		.uleb128 0xb
 1170 0173 D2010000 		.4byte	.LASF23
 1171 0177 01       		.byte	0x1
 1172 0178 3A01     		.2byte	0x13a
 1173 017a 76000000 		.4byte	0x76
 1174 017e 02       		.byte	0x2
 1175 017f 91       		.byte	0x91
 1176 0180 77       		.sleb128 -9
 1177 0181 00       		.byte	0x0
 1178 0182 0A       		.uleb128 0xa
 1179 0183 01       		.byte	0x1
 1180 0184 5E020000 		.4byte	.LASF24
 1181 0188 01       		.byte	0x1
 1182 0189 5C01     		.2byte	0x15c
 1183 018b 01       		.byte	0x1
 1184 018c 00000000 		.4byte	.LFB6
 1185 0190 3E000000 		.4byte	.LFE6
 1186 0194 26010000 		.4byte	.LLST6
 1187 0198 AC010000 		.4byte	0x1ac
 1188 019c 0B       		.uleb128 0xb
 1189 019d D2010000 		.4byte	.LASF23
 1190 01a1 01       		.byte	0x1
 1191 01a2 5C01     		.2byte	0x15c
 1192 01a4 76000000 		.4byte	0x76
 1193 01a8 02       		.byte	0x2
 1194 01a9 91       		.byte	0x91
 1195 01aa 77       		.sleb128 -9
 1196 01ab 00       		.byte	0x0
 1197 01ac 09       		.uleb128 0x9
 1198 01ad 01       		.byte	0x1
 1199 01ae 51000000 		.4byte	.LASF26
 1200 01b2 01       		.byte	0x1
 1201 01b3 7001     		.2byte	0x170
 1202 01b5 01       		.byte	0x1
 1203 01b6 76000000 		.4byte	0x76
 1204 01ba 00000000 		.4byte	.LFB7
 1205 01be 1C000000 		.4byte	.LFE7
 1206 01c2 5D010000 		.4byte	.LLST7
 1207 01c6 0A       		.uleb128 0xa
 1208 01c7 01       		.byte	0x1
 1209 01c8 0F010000 		.4byte	.LASF27
 1210 01cc 01       		.byte	0x1
 1211 01cd 8E01     		.2byte	0x18e
 1212 01cf 01       		.byte	0x1
 1213 01d0 00000000 		.4byte	.LFB8
 1214 01d4 E6000000 		.4byte	.LFE8
 1215 01d8 88010000 		.4byte	.LLST8
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 31


 1216 01dc 0E020000 		.4byte	0x20e
 1217 01e0 0B       		.uleb128 0xb
 1218 01e1 85020000 		.4byte	.LASF28
 1219 01e5 01       		.byte	0x1
 1220 01e6 8E01     		.2byte	0x18e
 1221 01e8 76000000 		.4byte	0x76
 1222 01ec 02       		.byte	0x2
 1223 01ed 91       		.byte	0x91
 1224 01ee 6F       		.sleb128 -17
 1225 01ef 0C       		.uleb128 0xc
 1226 01f0 46020000 		.4byte	.LASF29
 1227 01f4 01       		.byte	0x1
 1228 01f5 9001     		.2byte	0x190
 1229 01f7 81000000 		.4byte	0x81
 1230 01fb 02       		.byte	0x2
 1231 01fc 91       		.byte	0x91
 1232 01fd 74       		.sleb128 -12
 1233 01fe 0C       		.uleb128 0xc
 1234 01ff B3010000 		.4byte	.LASF30
 1235 0203 01       		.byte	0x1
 1236 0204 9101     		.2byte	0x191
 1237 0206 76000000 		.4byte	0x76
 1238 020a 02       		.byte	0x2
 1239 020b 91       		.byte	0x91
 1240 020c 77       		.sleb128 -9
 1241 020d 00       		.byte	0x0
 1242 020e 09       		.uleb128 0x9
 1243 020f 01       		.byte	0x1
 1244 0210 14000000 		.4byte	.LASF31
 1245 0214 01       		.byte	0x1
 1246 0215 B801     		.2byte	0x1b8
 1247 0217 01       		.byte	0x1
 1248 0218 76000000 		.4byte	0x76
 1249 021c 00000000 		.4byte	.LFB9
 1250 0220 1C000000 		.4byte	.LFE9
 1251 0224 BF010000 		.4byte	.LLST9
 1252 0228 0A       		.uleb128 0xa
 1253 0229 01       		.byte	0x1
 1254 022a E4000000 		.4byte	.LASF32
 1255 022e 01       		.byte	0x1
 1256 022f D401     		.2byte	0x1d4
 1257 0231 01       		.byte	0x1
 1258 0232 00000000 		.4byte	.LFB10
 1259 0236 24000000 		.4byte	.LFE10
 1260 023a EA010000 		.4byte	.LLST10
 1261 023e 52020000 		.4byte	0x252
 1262 0242 0B       		.uleb128 0xb
 1263 0243 8F020000 		.4byte	.LASF33
 1264 0247 01       		.byte	0x1
 1265 0248 D401     		.2byte	0x1d4
 1266 024a 76000000 		.4byte	0x76
 1267 024e 02       		.byte	0x2
 1268 024f 91       		.byte	0x91
 1269 0250 77       		.sleb128 -9
 1270 0251 00       		.byte	0x0
 1271 0252 09       		.uleb128 0x9
 1272 0253 01       		.byte	0x1
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 32


 1273 0254 2D010000 		.4byte	.LASF34
 1274 0258 01       		.byte	0x1
 1275 0259 E801     		.2byte	0x1e8
 1276 025b 01       		.byte	0x1
 1277 025c 76000000 		.4byte	0x76
 1278 0260 00000000 		.4byte	.LFB11
 1279 0264 1C000000 		.4byte	.LFE11
 1280 0268 21020000 		.4byte	.LLST11
 1281 026c 00       		.byte	0x0
 1282              		.section	.debug_abbrev
 1283 0000 01       		.uleb128 0x1
 1284 0001 11       		.uleb128 0x11
 1285 0002 01       		.byte	0x1
 1286 0003 25       		.uleb128 0x25
 1287 0004 0E       		.uleb128 0xe
 1288 0005 13       		.uleb128 0x13
 1289 0006 0B       		.uleb128 0xb
 1290 0007 03       		.uleb128 0x3
 1291 0008 0E       		.uleb128 0xe
 1292 0009 1B       		.uleb128 0x1b
 1293 000a 0E       		.uleb128 0xe
 1294 000b 11       		.uleb128 0x11
 1295 000c 01       		.uleb128 0x1
 1296 000d 52       		.uleb128 0x52
 1297 000e 01       		.uleb128 0x1
 1298 000f 55       		.uleb128 0x55
 1299 0010 06       		.uleb128 0x6
 1300 0011 10       		.uleb128 0x10
 1301 0012 06       		.uleb128 0x6
 1302 0013 00       		.byte	0x0
 1303 0014 00       		.byte	0x0
 1304 0015 02       		.uleb128 0x2
 1305 0016 24       		.uleb128 0x24
 1306 0017 00       		.byte	0x0
 1307 0018 0B       		.uleb128 0xb
 1308 0019 0B       		.uleb128 0xb
 1309 001a 3E       		.uleb128 0x3e
 1310 001b 0B       		.uleb128 0xb
 1311 001c 03       		.uleb128 0x3
 1312 001d 0E       		.uleb128 0xe
 1313 001e 00       		.byte	0x0
 1314 001f 00       		.byte	0x0
 1315 0020 03       		.uleb128 0x3
 1316 0021 24       		.uleb128 0x24
 1317 0022 00       		.byte	0x0
 1318 0023 0B       		.uleb128 0xb
 1319 0024 0B       		.uleb128 0xb
 1320 0025 3E       		.uleb128 0x3e
 1321 0026 0B       		.uleb128 0xb
 1322 0027 03       		.uleb128 0x3
 1323 0028 08       		.uleb128 0x8
 1324 0029 00       		.byte	0x0
 1325 002a 00       		.byte	0x0
 1326 002b 04       		.uleb128 0x4
 1327 002c 16       		.uleb128 0x16
 1328 002d 00       		.byte	0x0
 1329 002e 03       		.uleb128 0x3
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 33


 1330 002f 0E       		.uleb128 0xe
 1331 0030 3A       		.uleb128 0x3a
 1332 0031 0B       		.uleb128 0xb
 1333 0032 3B       		.uleb128 0x3b
 1334 0033 0B       		.uleb128 0xb
 1335 0034 49       		.uleb128 0x49
 1336 0035 13       		.uleb128 0x13
 1337 0036 00       		.byte	0x0
 1338 0037 00       		.byte	0x0
 1339 0038 05       		.uleb128 0x5
 1340 0039 2E       		.uleb128 0x2e
 1341 003a 00       		.byte	0x0
 1342 003b 3F       		.uleb128 0x3f
 1343 003c 0C       		.uleb128 0xc
 1344 003d 03       		.uleb128 0x3
 1345 003e 0E       		.uleb128 0xe
 1346 003f 3A       		.uleb128 0x3a
 1347 0040 0B       		.uleb128 0xb
 1348 0041 3B       		.uleb128 0x3b
 1349 0042 0B       		.uleb128 0xb
 1350 0043 27       		.uleb128 0x27
 1351 0044 0C       		.uleb128 0xc
 1352 0045 11       		.uleb128 0x11
 1353 0046 01       		.uleb128 0x1
 1354 0047 12       		.uleb128 0x12
 1355 0048 01       		.uleb128 0x1
 1356 0049 40       		.uleb128 0x40
 1357 004a 06       		.uleb128 0x6
 1358 004b 00       		.byte	0x0
 1359 004c 00       		.byte	0x0
 1360 004d 06       		.uleb128 0x6
 1361 004e 2E       		.uleb128 0x2e
 1362 004f 01       		.byte	0x1
 1363 0050 3F       		.uleb128 0x3f
 1364 0051 0C       		.uleb128 0xc
 1365 0052 03       		.uleb128 0x3
 1366 0053 0E       		.uleb128 0xe
 1367 0054 3A       		.uleb128 0x3a
 1368 0055 0B       		.uleb128 0xb
 1369 0056 3B       		.uleb128 0x3b
 1370 0057 0B       		.uleb128 0xb
 1371 0058 27       		.uleb128 0x27
 1372 0059 0C       		.uleb128 0xc
 1373 005a 11       		.uleb128 0x11
 1374 005b 01       		.uleb128 0x1
 1375 005c 12       		.uleb128 0x12
 1376 005d 01       		.uleb128 0x1
 1377 005e 40       		.uleb128 0x40
 1378 005f 06       		.uleb128 0x6
 1379 0060 01       		.uleb128 0x1
 1380 0061 13       		.uleb128 0x13
 1381 0062 00       		.byte	0x0
 1382 0063 00       		.byte	0x0
 1383 0064 07       		.uleb128 0x7
 1384 0065 05       		.uleb128 0x5
 1385 0066 00       		.byte	0x0
 1386 0067 03       		.uleb128 0x3
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 34


 1387 0068 0E       		.uleb128 0xe
 1388 0069 3A       		.uleb128 0x3a
 1389 006a 0B       		.uleb128 0xb
 1390 006b 3B       		.uleb128 0x3b
 1391 006c 0B       		.uleb128 0xb
 1392 006d 49       		.uleb128 0x49
 1393 006e 13       		.uleb128 0x13
 1394 006f 02       		.uleb128 0x2
 1395 0070 0A       		.uleb128 0xa
 1396 0071 00       		.byte	0x0
 1397 0072 00       		.byte	0x0
 1398 0073 08       		.uleb128 0x8
 1399 0074 34       		.uleb128 0x34
 1400 0075 00       		.byte	0x0
 1401 0076 03       		.uleb128 0x3
 1402 0077 0E       		.uleb128 0xe
 1403 0078 3A       		.uleb128 0x3a
 1404 0079 0B       		.uleb128 0xb
 1405 007a 3B       		.uleb128 0x3b
 1406 007b 0B       		.uleb128 0xb
 1407 007c 49       		.uleb128 0x49
 1408 007d 13       		.uleb128 0x13
 1409 007e 02       		.uleb128 0x2
 1410 007f 0A       		.uleb128 0xa
 1411 0080 00       		.byte	0x0
 1412 0081 00       		.byte	0x0
 1413 0082 09       		.uleb128 0x9
 1414 0083 2E       		.uleb128 0x2e
 1415 0084 00       		.byte	0x0
 1416 0085 3F       		.uleb128 0x3f
 1417 0086 0C       		.uleb128 0xc
 1418 0087 03       		.uleb128 0x3
 1419 0088 0E       		.uleb128 0xe
 1420 0089 3A       		.uleb128 0x3a
 1421 008a 0B       		.uleb128 0xb
 1422 008b 3B       		.uleb128 0x3b
 1423 008c 05       		.uleb128 0x5
 1424 008d 27       		.uleb128 0x27
 1425 008e 0C       		.uleb128 0xc
 1426 008f 49       		.uleb128 0x49
 1427 0090 13       		.uleb128 0x13
 1428 0091 11       		.uleb128 0x11
 1429 0092 01       		.uleb128 0x1
 1430 0093 12       		.uleb128 0x12
 1431 0094 01       		.uleb128 0x1
 1432 0095 40       		.uleb128 0x40
 1433 0096 06       		.uleb128 0x6
 1434 0097 00       		.byte	0x0
 1435 0098 00       		.byte	0x0
 1436 0099 0A       		.uleb128 0xa
 1437 009a 2E       		.uleb128 0x2e
 1438 009b 01       		.byte	0x1
 1439 009c 3F       		.uleb128 0x3f
 1440 009d 0C       		.uleb128 0xc
 1441 009e 03       		.uleb128 0x3
 1442 009f 0E       		.uleb128 0xe
 1443 00a0 3A       		.uleb128 0x3a
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 35


 1444 00a1 0B       		.uleb128 0xb
 1445 00a2 3B       		.uleb128 0x3b
 1446 00a3 05       		.uleb128 0x5
 1447 00a4 27       		.uleb128 0x27
 1448 00a5 0C       		.uleb128 0xc
 1449 00a6 11       		.uleb128 0x11
 1450 00a7 01       		.uleb128 0x1
 1451 00a8 12       		.uleb128 0x12
 1452 00a9 01       		.uleb128 0x1
 1453 00aa 40       		.uleb128 0x40
 1454 00ab 06       		.uleb128 0x6
 1455 00ac 01       		.uleb128 0x1
 1456 00ad 13       		.uleb128 0x13
 1457 00ae 00       		.byte	0x0
 1458 00af 00       		.byte	0x0
 1459 00b0 0B       		.uleb128 0xb
 1460 00b1 05       		.uleb128 0x5
 1461 00b2 00       		.byte	0x0
 1462 00b3 03       		.uleb128 0x3
 1463 00b4 0E       		.uleb128 0xe
 1464 00b5 3A       		.uleb128 0x3a
 1465 00b6 0B       		.uleb128 0xb
 1466 00b7 3B       		.uleb128 0x3b
 1467 00b8 05       		.uleb128 0x5
 1468 00b9 49       		.uleb128 0x49
 1469 00ba 13       		.uleb128 0x13
 1470 00bb 02       		.uleb128 0x2
 1471 00bc 0A       		.uleb128 0xa
 1472 00bd 00       		.byte	0x0
 1473 00be 00       		.byte	0x0
 1474 00bf 0C       		.uleb128 0xc
 1475 00c0 34       		.uleb128 0x34
 1476 00c1 00       		.byte	0x0
 1477 00c2 03       		.uleb128 0x3
 1478 00c3 0E       		.uleb128 0xe
 1479 00c4 3A       		.uleb128 0x3a
 1480 00c5 0B       		.uleb128 0xb
 1481 00c6 3B       		.uleb128 0x3b
 1482 00c7 05       		.uleb128 0x5
 1483 00c8 49       		.uleb128 0x49
 1484 00c9 13       		.uleb128 0x13
 1485 00ca 02       		.uleb128 0x2
 1486 00cb 0A       		.uleb128 0xa
 1487 00cc 00       		.byte	0x0
 1488 00cd 00       		.byte	0x0
 1489 00ce 00       		.byte	0x0
 1490              		.section	.debug_pubnames,"",%progbits
 1491 0000 84010000 		.4byte	0x184
 1492 0004 0200     		.2byte	0x2
 1493 0006 00000000 		.4byte	.Ldebug_info0
 1494 000a 6D020000 		.4byte	0x26d
 1495 000e 8C000000 		.4byte	0x8c
 1496 0012 6164635F 		.ascii	"adc_theACLK_Start\000"
 1496      74686541 
 1496      434C4B5F 
 1496      53746172 
 1496      7400
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 36


 1497 0024 A1000000 		.4byte	0xa1
 1498 0028 6164635F 		.ascii	"adc_theACLK_Stop\000"
 1498      74686541 
 1498      434C4B5F 
 1498      53746F70 
 1498      00
 1499 0039 B6000000 		.4byte	0xb6
 1500 003d 6164635F 		.ascii	"adc_theACLK_StandbyPower\000"
 1500      74686541 
 1500      434C4B5F 
 1500      5374616E 
 1500      64627950 
 1501 0056 DE000000 		.4byte	0xde
 1502 005a 6164635F 		.ascii	"adc_theACLK_SetDividerRegister\000"
 1502      74686541 
 1502      434C4B5F 
 1502      53657444 
 1502      69766964 
 1503 0079 3E010000 		.4byte	0x13e
 1504 007d 6164635F 		.ascii	"adc_theACLK_GetDividerRegister\000"
 1504      74686541 
 1504      434C4B5F 
 1504      47657444 
 1504      69766964 
 1505 009c 58010000 		.4byte	0x158
 1506 00a0 6164635F 		.ascii	"adc_theACLK_SetModeRegister\000"
 1506      74686541 
 1506      434C4B5F 
 1506      5365744D 
 1506      6F646552 
 1507 00bc 82010000 		.4byte	0x182
 1508 00c0 6164635F 		.ascii	"adc_theACLK_ClearModeRegister\000"
 1508      74686541 
 1508      434C4B5F 
 1508      436C6561 
 1508      724D6F64 
 1509 00de AC010000 		.4byte	0x1ac
 1510 00e2 6164635F 		.ascii	"adc_theACLK_GetModeRegister\000"
 1510      74686541 
 1510      434C4B5F 
 1510      4765744D 
 1510      6F646552 
 1511 00fe C6010000 		.4byte	0x1c6
 1512 0102 6164635F 		.ascii	"adc_theACLK_SetSourceRegister\000"
 1512      74686541 
 1512      434C4B5F 
 1512      53657453 
 1512      6F757263 
 1513 0120 0E020000 		.4byte	0x20e
 1514 0124 6164635F 		.ascii	"adc_theACLK_GetSourceRegister\000"
 1514      74686541 
 1514      434C4B5F 
 1514      47657453 
 1514      6F757263 
 1515 0142 28020000 		.4byte	0x228
 1516 0146 6164635F 		.ascii	"adc_theACLK_SetPhaseRegister\000"
 1516      74686541 
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 37


 1516      434C4B5F 
 1516      53657450 
 1516      68617365 
 1517 0163 52020000 		.4byte	0x252
 1518 0167 6164635F 		.ascii	"adc_theACLK_GetPhaseRegister\000"
 1518      74686541 
 1518      434C4B5F 
 1518      47657450 
 1518      68617365 
 1519 0184 00000000 		.4byte	0x0
 1520              		.section	.debug_aranges,"",%progbits
 1521 0000 74000000 		.4byte	0x74
 1522 0004 0200     		.2byte	0x2
 1523 0006 00000000 		.4byte	.Ldebug_info0
 1524 000a 04       		.byte	0x4
 1525 000b 00       		.byte	0x0
 1526 000c 0000     		.2byte	0x0
 1527 000e 0000     		.2byte	0x0
 1528 0010 00000000 		.4byte	.LFB0
 1529 0014 26000000 		.4byte	.LFE0-.LFB0
 1530 0018 00000000 		.4byte	.LFB1
 1531 001c 24000000 		.4byte	.LFE1-.LFB1
 1532 0020 00000000 		.4byte	.LFB2
 1533 0024 52000000 		.4byte	.LFE2-.LFB2
 1534 0028 00000000 		.4byte	.LFB3
 1535 002c 96010000 		.4byte	.LFE3-.LFB3
 1536 0030 00000000 		.4byte	.LFB4
 1537 0034 18000000 		.4byte	.LFE4-.LFB4
 1538 0038 00000000 		.4byte	.LFB5
 1539 003c 36000000 		.4byte	.LFE5-.LFB5
 1540 0040 00000000 		.4byte	.LFB6
 1541 0044 3E000000 		.4byte	.LFE6-.LFB6
 1542 0048 00000000 		.4byte	.LFB7
 1543 004c 1C000000 		.4byte	.LFE7-.LFB7
 1544 0050 00000000 		.4byte	.LFB8
 1545 0054 E6000000 		.4byte	.LFE8-.LFB8
 1546 0058 00000000 		.4byte	.LFB9
 1547 005c 1C000000 		.4byte	.LFE9-.LFB9
 1548 0060 00000000 		.4byte	.LFB10
 1549 0064 24000000 		.4byte	.LFE10-.LFB10
 1550 0068 00000000 		.4byte	.LFB11
 1551 006c 1C000000 		.4byte	.LFE11-.LFB11
 1552 0070 00000000 		.4byte	0x0
 1553 0074 00000000 		.4byte	0x0
 1554              		.section	.debug_ranges,"",%progbits
 1555              	.Ldebug_ranges0:
 1556 0000 00000000 		.4byte	.Ltext0
 1557 0004 00000000 		.4byte	.Letext0
 1558 0008 00000000 		.4byte	.LFB0
 1559 000c 26000000 		.4byte	.LFE0
 1560 0010 00000000 		.4byte	.LFB1
 1561 0014 24000000 		.4byte	.LFE1
 1562 0018 00000000 		.4byte	.LFB2
 1563 001c 52000000 		.4byte	.LFE2
 1564 0020 00000000 		.4byte	.LFB3
 1565 0024 96010000 		.4byte	.LFE3
 1566 0028 00000000 		.4byte	.LFB4
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 38


 1567 002c 18000000 		.4byte	.LFE4
 1568 0030 00000000 		.4byte	.LFB5
 1569 0034 36000000 		.4byte	.LFE5
 1570 0038 00000000 		.4byte	.LFB6
 1571 003c 3E000000 		.4byte	.LFE6
 1572 0040 00000000 		.4byte	.LFB7
 1573 0044 1C000000 		.4byte	.LFE7
 1574 0048 00000000 		.4byte	.LFB8
 1575 004c E6000000 		.4byte	.LFE8
 1576 0050 00000000 		.4byte	.LFB9
 1577 0054 1C000000 		.4byte	.LFE9
 1578 0058 00000000 		.4byte	.LFB10
 1579 005c 24000000 		.4byte	.LFE10
 1580 0060 00000000 		.4byte	.LFB11
 1581 0064 1C000000 		.4byte	.LFE11
 1582 0068 00000000 		.4byte	0x0
 1583 006c 00000000 		.4byte	0x0
 1584              		.section	.debug_str,"MS",%progbits,1
 1585              	.LASF6:
 1586 0000 6C6F6E67 		.ascii	"long long int\000"
 1586      206C6F6E 
 1586      6720696E 
 1586      7400
 1587              	.LASF16:
 1588 000e 73746174 		.ascii	"state\000"
 1588      6500
 1589              	.LASF31:
 1590 0014 6164635F 		.ascii	"adc_theACLK_GetSourceRegister\000"
 1590      74686541 
 1590      434C4B5F 
 1590      47657453 
 1590      6F757263 
 1591              	.LASF25:
 1592 0032 6164635F 		.ascii	"adc_theACLK_GetDividerRegister\000"
 1592      74686541 
 1592      434C4B5F 
 1592      47657444 
 1592      69766964 
 1593              	.LASF26:
 1594 0051 6164635F 		.ascii	"adc_theACLK_GetModeRegister\000"
 1594      74686541 
 1594      434C4B5F 
 1594      4765744D 
 1594      6F646552 
 1595              	.LASF21:
 1596 006d 6F6C6444 		.ascii	"oldDivider\000"
 1596      69766964 
 1596      657200
 1597              	.LASF22:
 1598 0078 6164635F 		.ascii	"adc_theACLK_SetModeRegister\000"
 1598      74686541 
 1598      434C4B5F 
 1598      5365744D 
 1598      6F646552 
 1599              	.LASF37:
 1600 0094 433A5C55 		.ascii	"C:\\Users\\arh\\Documents\\PSoC Creator\\Design07\\"
 1600      73657273 
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 39


 1600      5C617268 
 1600      5C446F63 
 1600      756D656E 
 1601 00c1 6364732E 		.ascii	"cds.cydsn\000"
 1601      63796473 
 1601      6E00
 1602              	.LASF14:
 1603 00cb 6164635F 		.ascii	"adc_theACLK_StandbyPower\000"
 1603      74686541 
 1603      434C4B5F 
 1603      5374616E 
 1603      64627950 
 1604              	.LASF32:
 1605 00e4 6164635F 		.ascii	"adc_theACLK_SetPhaseRegister\000"
 1605      74686541 
 1605      434C4B5F 
 1605      53657450 
 1605      68617365 
 1606              	.LASF1:
 1607 0101 756E7369 		.ascii	"unsigned char\000"
 1607      676E6564 
 1607      20636861 
 1607      7200
 1608              	.LASF27:
 1609 010f 6164635F 		.ascii	"adc_theACLK_SetSourceRegister\000"
 1609      74686541 
 1609      434C4B5F 
 1609      53657453 
 1609      6F757263 
 1610              	.LASF34:
 1611 012d 6164635F 		.ascii	"adc_theACLK_GetPhaseRegister\000"
 1611      74686541 
 1611      434C4B5F 
 1611      47657450 
 1611      68617365 
 1612              	.LASF19:
 1613 014a 656E6162 		.ascii	"enabled\000"
 1613      6C656400 
 1614              	.LASF5:
 1615 0152 6C6F6E67 		.ascii	"long unsigned int\000"
 1615      20756E73 
 1615      69676E65 
 1615      6420696E 
 1615      7400
 1616              	.LASF3:
 1617 0164 73686F72 		.ascii	"short unsigned int\000"
 1617      7420756E 
 1617      7369676E 
 1617      65642069 
 1617      6E7400
 1618              	.LASF15:
 1619 0177 6164635F 		.ascii	"adc_theACLK_SetDividerRegister\000"
 1619      74686541 
 1619      434C4B5F 
 1619      53657444 
 1619      69766964 
 1620              	.LASF12:
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 40


 1621 0196 6164635F 		.ascii	"adc_theACLK_Start\000"
 1621      74686541 
 1621      434C4B5F 
 1621      53746172 
 1621      7400
 1622              	.LASF17:
 1623 01a8 636C6B44 		.ascii	"clkDivider\000"
 1623      69766964 
 1623      657200
 1624              	.LASF30:
 1625 01b3 6F6C6453 		.ascii	"oldSrc\000"
 1625      726300
 1626              	.LASF13:
 1627 01ba 6164635F 		.ascii	"adc_theACLK_Stop\000"
 1627      74686541 
 1627      434C4B5F 
 1627      53746F70 
 1627      00
 1628              	.LASF11:
 1629 01cb 75696E74 		.ascii	"uint16\000"
 1629      313600
 1630              	.LASF23:
 1631 01d2 636C6B4D 		.ascii	"clkMode\000"
 1631      6F646500 
 1632              	.LASF18:
 1633 01da 72657374 		.ascii	"restart\000"
 1633      61727400 
 1634              	.LASF8:
 1635 01e2 756E7369 		.ascii	"unsigned int\000"
 1635      676E6564 
 1635      20696E74 
 1635      00
 1636              	.LASF20:
 1637 01ef 63757272 		.ascii	"currSrc\000"
 1637      53726300 
 1638              	.LASF7:
 1639 01f7 6C6F6E67 		.ascii	"long long unsigned int\000"
 1639      206C6F6E 
 1639      6720756E 
 1639      7369676E 
 1639      65642069 
 1640              	.LASF36:
 1641 020e 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\adc_theACLK.c\000"
 1641      6E657261 
 1641      7465645F 
 1641      536F7572 
 1641      63655C50 
 1642              	.LASF35:
 1643 0235 474E5520 		.ascii	"GNU C 4.4.1\000"
 1643      4320342E 
 1643      342E3100 
 1644              	.LASF9:
 1645 0241 63686172 		.ascii	"char\000"
 1645      00
 1646              	.LASF29:
 1647 0246 63757272 		.ascii	"currDiv\000"
 1647      44697600 
ARM GAS  C:\Users\arh\AppData\Local\Temp\ccMePF8W.s 			page 41


 1648              	.LASF2:
 1649 024e 73686F72 		.ascii	"short int\000"
 1649      7420696E 
 1649      7400
 1650              	.LASF10:
 1651 0258 75696E74 		.ascii	"uint8\000"
 1651      3800
 1652              	.LASF24:
 1653 025e 6164635F 		.ascii	"adc_theACLK_ClearModeRegister\000"
 1653      74686541 
 1653      434C4B5F 
 1653      436C6561 
 1653      724D6F64 
 1654              	.LASF4:
 1655 027c 6C6F6E67 		.ascii	"long int\000"
 1655      20696E74 
 1655      00
 1656              	.LASF28:
 1657 0285 636C6B53 		.ascii	"clkSource\000"
 1657      6F757263 
 1657      6500
 1658              	.LASF33:
 1659 028f 636C6B50 		.ascii	"clkPhase\000"
 1659      68617365 
 1659      00
 1660              	.LASF0:
 1661 0298 7369676E 		.ascii	"signed char\000"
 1661      65642063 
 1661      68617200 
 1662              		.ident	"GCC: (Sourcery G++ Lite 2010q1-188) 4.4.1"
