Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto d4b30731934f40eb82a567ae9db88115 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_stopwatch_main_behav xil_defaultlib.tb_stopwatch_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 4 for port an [C:/Users/Arman/Lab6/Lab6.srcs/sim_1/new/tb_stopwatch_main.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/stopwatch_main.v" Line 1. Module stopwatch_main doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/clk_div.v" Line 1. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/up_counter.v" Line 1. Module up_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/down_counter.v" Line 1. Module down_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Arman/Lab6/Lab6.srcs/sources_1/new/time_mux.v" Line 1. Module time_mux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.up_counter
Compiling module xil_defaultlib.down_counter
Compiling module xil_defaultlib.hexto7seg
Compiling module xil_defaultlib.time_mux
Compiling module xil_defaultlib.stopwatch_main
Compiling module xil_defaultlib.tb_stopwatch_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_stopwatch_main_behav
