# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 669.5 0.000128 512 0.095 470 126976 11.9976 4.27885 52.9295 129.466 198.89 199.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 669.5 0.000128 512 0.095 470 129024 11.941 4.32058 60.3868 130.155 207.027 207.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 669.5 0.000128 512 0.095 470 128000 12.1099 4.33338 63.5867 130.733 210.984 211.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 669.5 0.000128 512 0.095 470 122880 11.9945 4.22502 55.947 128.097 200.489 200.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 669.5 0.000128 512 0.095 470 128000 11.835 4.2887 60.4105 129.044 205.794 205.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 669.5 0.000128 512 0.095 470 129024 11.9331 4.31104 61.8886 130.08 208.428 208.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 669.5 0.000128 512 0.095 470 122880 12.2432 4.28259 60.0344 129 205.782 205.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 669.5 0.000128 512 0.095 470 122880 11.8174 4.17693 59.0216 126.731 201.967 202.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 669.5 0.000128 512 0.095 470 110592 12.2647 4.07514 56.3504 123.931 196.843 197.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 669.5 0.000128 512 0.095 470 128000 11.8617 4.28646 66.2537 129.111 211.729 211.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 669.5 0.000128 512 0.095 470 114688 11.4754 3.97814 69.463 121.331 206.461 206.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 669.5 0.000128 512 0.095 480 126976 12.1779 4.32541 52.5944 130.709 200.03 200.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 669.5 0.000128 512 0.095 480 128000 12.1601 4.34163 53.8684 130.671 201.265 201.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 669.5 0.000128 512 0.095 480 125952 12.173 4.30899 52.8629 130.001 199.568 199.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 669.5 0.000128 512 0.095 480 125440 12.226 4.31197 54.2412 130.143 201.146 201.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 669.5 0.000128 512 0.095 480 122880 12.2822 4.28176 55.0194 129.463 201.261 201.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 669.5 0.000128 512 0.095 480 124416 12.3236 4.3175 61.5284 130.143 208.541 208.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 669.5 0.000128 512 0.095 480 128000 12.098 4.33357 61.216 130.743 208.609 208.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 669.5 0.000128 512 0.095 480 122880 12.0087 4.22352 64.2446 128.114 208.813 208.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 669.5 0.000128 512 0.095 480 121600 12.3322 4.28784 62.6427 129.116 208.607 208.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 669.5 0.000128 512 0.095 480 121856 12.4591 4.30742 61.6602 130.168 208.817 208.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 669.5 0.000128 512 0.095 480 122880 12.2293 4.28064 61.8353 129.004 207.566 207.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 669.5 0.000128 512 0.095 480 114688 12.4227 4.17382 57.7806 126.743 201.337 201.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 669.5 0.000128 512 0.095 480 110592 12.2462 4.0728 62.3826 124.051 202.971 203.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 669.5 0.000128 512 0.095 480 115200 12.8318 4.28845 64.6486 129.085 211.072 211.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 669.5 0.000128 512 0.095 480 98304 12.7092 3.97853 55.2742 121.33 193.514 193.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 669.5 0.000128 512 0.095 480 129024 12.0017 4.32528 50.6595 130.669 197.871 198.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 669.5 0.000128 512 0.095 480 128000 12.1359 4.34288 56.9106 130.824 204.432 204.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 669.5 0.000128 512 0.095 480 129024 11.9321 4.30707 54.0684 130.123 200.652 200.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 669.5 0.000128 512 0.095 480 129024 11.9446 4.31718 53.6894 130.12 200.29 200.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 669.5 0.000128 512 0.095 480 126976 11.9598 4.28141 53.2594 129.421 199.14 199.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 669.5 0.000128 512 0.095 480 129024 11.9466 4.31645 65.2392 130.05 211.773 211.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 669.5 0.000128 512 0.095 480 129024 11.9489 4.30883 49.7088 130.077 196.263 196.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 669.5 0.000128 512 0.095 480 128000 12.0864 4.33152 63.3841 130.728 210.749 210.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 669.5 0.000128 512 0.095 480 122880 12.5016 4.33357 45.9004 130.775 193.733 193.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 669.5 0.000128 512 0.095 480 122880 11.9968 4.22605 58.4703 127.973 202.886 203.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 669.5 0.000128 512 0.095 480 110592 12.4571 4.07347 41.0635 124.05 181.868 182.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 669.5 0.000128 512 0.095 480 121600 12.319 4.2873 59.6783 129.044 205.546 205.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 669.5 0.000128 512 0.095 480 115200 12.8422 4.28742 43.4913 129.091 189.933 190.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 669.5 0.000128 512 0.095 480 129024 11.9284 4.30656 77.8597 130.056 224.369 224.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 669.5 0.000128 512 0.095 480 114688 12.1682 4.1159 49.6223 125.432 191.556 191.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 669.5 0.000128 512 0.095 480 122880 12.2227 4.28131 72.7908 129.055 218.572 218.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 669.5 0.000128 512 0.095 480 107520 12.6809 4.07962 47.4588 124.07 188.511 188.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 669.5 0.000128 512 0.095 480 122880 11.8018 4.17376 71.2406 126.742 214.178 214.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 669.5 0.000128 512 0.095 480 114688 11.6587 3.98141 48.9649 121.25 186.085 186.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 669.5 0.000128 512 0.095 480 110592 12.25 4.07552 59.8901 124.026 200.466 200.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 669.5 0.000128 512 0.095 480 98304 12.1019 3.8297 40.9094 115.793 172.854 173.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 669.5 0.000128 512 0.095 480 115200 12.8322 4.28851 60.5834 129.186 207.109 207.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 669.5 0.000128 512 0.095 480 102400 12.38 3.95981 43.0839 120.633 180.286 180.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 669.5 0.000128 512 0.095 480 124928 12.3301 4.32742 49.1135 130.664 196.657 196.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 669.5 0.000128 512 0.095 480 122880 12.5354 4.3447 51.6875 131.978 200.77 200.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 669.5 0.000128 512 0.095 480 122880 12.3903 4.30538 52.0903 129.984 198.988 199.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 669.5 0.000128 512 0.095 480 116736 12.6708 4.22707 33.9335 128.084 179.135 179.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 669.5 0.000128 512 0.095 480 121856 12.4847 4.31514 57.1732 129.993 204.182 204.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 669.5 0.000128 512 0.095 480 121856 12.5881 4.30883 39.7764 130.186 187.076 187.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 669.5 0.000128 512 0.095 480 122880 12.257 4.28154 55.2095 129.34 201.313 201.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 669.5 0.000128 512 0.095 480 114688 12.5699 4.17587 37.075 126.723 180.768 180.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 669.5 0.000128 512 0.095 480 119808 12.6594 4.31638 58.94 130.054 206.19 206.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 669.5 0.000128 512 0.095 480 119808 12.6443 4.30835 45.6627 130.189 193.029 193.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 669.5 0.000128 512 0.095 480 122880 12.5002 4.33232 58.4901 130.713 206.252 206.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 669.5 0.000128 512 0.095 480 122880 12.4991 4.33354 44.3324 130.903 192.287 192.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 669.5 0.000128 512 0.095 480 116736 12.4649 4.22531 70.2996 128.114 215.325 215.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 669.5 0.000128 512 0.095 480 110592 12.4503 4.07347 47.0143 123.904 187.667 187.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 669.5 0.000128 512 0.095 480 121600 12.325 4.28682 71.9443 129.141 217.923 218.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 669.5 0.000128 512 0.095 480 115200 12.8306 4.29229 48.3224 129.059 194.724 194.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 669.5 0.000128 512 0.095 480 121856 12.4629 4.30858 70.3578 130.077 217.419 217.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 669.5 0.000128 512 0.095 480 114688 12.1718 4.11792 47.3916 125.432 189.33 189.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 669.5 0.000128 512 0.095 480 115200 12.8126 4.28813 64.4134 129.157 210.892 211.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 669.5 0.000128 512 0.095 480 107520 12.5827 4.08077 43.8486 123.966 184.702 184.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 669.5 0.000128 512 0.095 480 114688 12.4145 4.1815 61.3091 126.659 204.785 204.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 669.5 0.000128 512 0.095 480 98304 12.715 3.98083 36.1772 121.331 174.427 174.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 669.5 0.000128 512 0.095 475 124928 12.334 4.32858 53.3196 130.685 200.888 201.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 669.5 0.000128 512 0.095 475 122880 12.5172 4.34211 48.9758 130.802 196.862 197.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 669.5 0.000128 512 0.095 475 122880 12.7289 4.33357 34.1995 130.726 182.209 182.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 669.5 0.000128 512 0.095 475 122880 12.3806 4.3087 51.911 130.111 198.928 199.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 669.5 0.000128 512 0.095 475 116736 12.6672 4.22557 34.8396 128.1 180.053 180.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 669.5 0.000128 512 0.095 475 121856 12.4927 4.31229 54.0838 130.133 201.243 201.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 669.5 0.000128 512 0.095 475 121856 12.4784 4.31021 37.8879 130.144 185.043 185.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 669.5 0.000128 512 0.095 475 122880 12.2548 4.28032 56.8219 129.376 202.955 203.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 669.5 0.000128 512 0.095 475 114688 12.6494 4.17178 39.3505 126.742 183.143 183.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 669.5 0.000128 512 0.095 475 119808 12.6742 4.31901 60.4549 130.037 207.71 207.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 669.5 0.000128 512 0.095 475 119808 12.6428 4.31187 44.7573 130.21 192.14 192.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 669.5 0.000128 512 0.095 475 122880 12.5114 4.33213 59.3454 130.695 207.106 207.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 669.5 0.000128 512 0.095 475 122880 12.4964 4.33213 44.4055 130.779 192.236 192.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 669.5 0.000128 512 0.095 475 116736 12.479 4.23286 67.9771 127.991 212.902 213.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 669.5 0.000128 512 0.095 475 110592 12.2685 4.07469 46.6376 124.012 187.216 187.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 669.5 0.000128 512 0.095 475 121600 12.3257 4.28883 69.8796 129.11 215.826 216.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 669.5 0.000128 512 0.095 475 115200 12.8394 4.28506 48.4997 129.192 195.042 195.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 669.5 0.000128 512 0.095 475 121856 12.4541 4.30454 67.4038 130.17 214.553 214.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 669.5 0.000128 512 0.095 475 114688 12.1796 4.11677 46.4637 125.451 188.43 188.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 669.5 0.000128 512 0.095 475 115200 12.8137 4.28406 61.9579 129.158 208.434 208.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 669.5 0.000128 512 0.095 475 107520 12.6625 4.08166 43.2644 124.07 184.299 184.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 669.5 0.000128 512 0.095 475 114688 12.4214 4.17642 56.4998 126.637 199.956 200.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 669.5 0.000128 512 0.095 475 98304 12.9031 3.97517 41.7355 121.321 180.16 180.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 669.5 0.000128 512 0.095 480 124928 12.339 4.32771 49.7596 130.786 197.43 197.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 669.5 0.000128 512 0.095 480 122880 12.2977 4.27827 32.8752 129.311 178.978 179.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 669.5 0.000128 512 0.095 480 125440 12.3312 4.33971 50.3285 130.792 198.006 198.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 669.5 0.000128 512 0.095 480 122880 12.5927 4.33306 34.3802 130.743 182.279 182.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 669.5 0.000128 512 0.095 480 122880 12.4044 4.30899 53.6673 130.126 200.73 200.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 669.5 0.000128 512 0.095 480 116736 12.6617 4.22621 34.8543 128.1 180.068 180.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 669.5 0.000128 512 0.095 480 121856 12.4856 4.31085 52.4125 130.113 199.539 199.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 669.5 0.000128 512 0.095 480 121856 12.6692 4.30922 35.4509 130.082 182.731 182.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 669.5 0.000128 512 0.095 480 118272 12.9886 4.31802 30.071 130.207 177.802 177.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 669.5 0.000128 512 0.095 480 122880 12.2602 4.28358 53.9881 129.464 200.219 200.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 669.5 0.000128 512 0.095 480 114688 12.616 4.1745 35.57 126.664 179.246 179.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 669.5 0.000128 512 0.095 480 110592 12.6145 4.07437 31.7848 123.934 172.631 172.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 669.5 0.000128 512 0.095 480 124416 12.3024 4.31603 73.2496 130.158 220.246 220.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 669.5 0.000128 512 0.095 480 119808 12.6442 4.31197 48.6986 130.051 195.922 196.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 669.5 0.000128 512 0.095 480 124416 12.3327 4.31718 43.4974 130.129 190.501 190.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 669.5 0.000128 512 0.095 480 122880 12.5052 4.33357 68.8359 130.723 216.615 216.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 669.5 0.000128 512 0.095 480 122880 12.497 4.33594 48.6213 130.889 196.559 196.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 669.5 0.000128 512 0.095 480 107520 12.544 4.07821 37.0209 124.071 177.944 178.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 669.5 0.000128 512 0.095 480 116736 12.4744 4.22912 61.9356 127.99 206.852 207.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 669.5 0.000128 512 0.095 480 110592 12.4611 4.07962 43.4796 123.941 184.18 184.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 669.5 0.000128 512 0.095 480 110592 12.4459 4.08032 39.27 124.116 180.138 180.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 669.5 0.000128 512 0.095 480 121600 12.3137 4.29181 65.8237 129.042 211.695 211.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 669.5 0.000128 512 0.095 480 115200 12.8371 4.2897 44.5812 129.104 191.031 191.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 669.5 0.000128 512 0.095 480 115200 12.9243 4.29699 39.8083 129.336 186.592 186.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 669.5 0.000128 512 0.095 480 121856 12.468 4.30733 62.4672 130.057 209.524 209.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 669.5 0.000128 512 0.095 480 114688 12.1659 4.11853 44.8951 125.33 186.731 186.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 669.5 0.000128 512 0.095 480 107520 13.606 4.31494 34.6161 130.321 183.076 183.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 669.5 0.000128 512 0.095 480 122880 12.2256 4.28131 62.6704 129.157 208.555 208.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 669.5 0.000128 512 0.095 480 107520 12.6717 4.0777 42.7035 123.952 183.627 183.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 669.5 0.000128 512 0.095 480 115200 12.1451 4.08986 39.5622 124.033 180.049 180.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 669.5 0.000128 512 0.095 480 114688 12.4164 4.17418 59.9032 126.734 203.445 203.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 669.5 0.000128 512 0.095 480 98304 12.8971 3.97757 41.4514 121.235 179.786 179.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 669.5 0.000128 512 0.095 480 98304 12.2608 3.82976 37.2813 115.834 169.431 169.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 669.5 0.000128 512 0.095 480 126976 12.1479 4.32742 50.8417 130.697 198.235 198.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 669.5 0.000128 512 0.095 480 122880 12.2876 4.27827 34.7023 129.446 180.935 181.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 669.5 0.000128 512 0.095 480 128000 12.121 4.34022 57.3603 130.688 204.731 204.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 669.5 0.000128 512 0.095 480 128000 12.1027 4.32947 34.343 130.745 181.739 181.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 669.5 0.000128 512 0.095 480 122880 12.4327 4.28646 33.4339 129.142 179.519 179.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 669.5 0.000128 512 0.095 480 125952 12.1528 4.30694 53.2071 130.125 200.008 200.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 669.5 0.000128 512 0.095 480 122880 12.2045 4.22864 36.887 127.988 181.535 181.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 669.5 0.000128 512 0.095 480 119808 12.843 4.31171 30.5376 130.085 178.003 178.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 669.5 0.000128 512 0.095 480 125440 12.209 4.31069 71.9596 130.134 218.829 219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 669.5 0.000128 512 0.095 480 121856 12.4658 4.30694 47.2779 130.047 194.317 194.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 669.5 0.000128 512 0.095 480 118272 12.9099 4.31923 39.7746 130.21 187.435 187.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 669.5 0.000128 512 0.095 480 122880 12.2592 4.28237 68.118 129.364 214.245 214.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 669.5 0.000128 512 0.095 480 114688 12.4208 4.17133 43.8529 126.641 187.303 187.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 669.5 0.000128 512 0.095 480 110592 12.4578 4.07376 37.2618 124.054 178.068 178.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 669.5 0.000128 512 0.095 480 124416 12.31 4.31786 68.5871 130.036 215.47 215.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 669.5 0.000128 512 0.095 480 119808 12.6349 4.31002 47.2563 130.087 194.511 194.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 669.5 0.000128 512 0.095 480 124416 12.3282 4.3168 43.9418 130.097 190.907 191.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 669.5 0.000128 512 0.095 480 110592 12.4374 4.07459 38.1641 124.102 178.999 179.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 669.5 0.000128 512 0.095 480 128000 12.0893 4.33181 67.8916 130.818 215.348 215.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 669.5 0.000128 512 0.095 480 122880 12.5034 4.33318 46.5649 130.75 194.37 194.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 669.5 0.000128 512 0.095 480 107520 12.6763 4.08083 39.7486 123.97 180.704 180.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 669.5 0.000128 512 0.095 480 102400 13.1065 4.07757 35.7228 124.037 177.165 177.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 669.5 0.000128 512 0.095 480 122880 12.0013 4.22707 64.313 127.983 208.745 208.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 669.5 0.000128 512 0.095 480 110592 12.4555 4.07376 44.2525 123.9 184.899 185.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 669.5 0.000128 512 0.095 480 110592 12.4488 4.07622 39.2359 124.115 180.099 180.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 669.5 0.000128 512 0.095 480 98304 12.2733 3.82915 34.457 115.817 166.605 166.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 669.5 0.000128 512 0.095 480 121600 12.3212 4.29222 64.5597 129.144 210.535 210.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 669.5 0.000128 512 0.095 480 115200 12.8439 4.28422 46.3364 129.198 192.885 193.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 669.5 0.000128 512 0.095 480 115200 13.0637 4.2967 39.6774 129.156 186.416 186.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 669.5 0.000128 512 0.095 480 102400 12.6779 3.96253 37.1983 120.629 174.693 174.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 669.5 0.000128 512 0.095 480 124928 12.3378 4.32925 54.6458 130.804 202.341 202.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 669.5 0.000128 512 0.095 480 122880 12.4676 4.27667 36.4984 129.365 182.833 183.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 669.5 0.000128 512 0.095 480 116736 12.7159 4.22352 31.0481 128.08 176.291 176.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 669.5 0.000128 512 0.095 480 122880 12.5158 4.33648 52.0699 130.668 199.807 199.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 669.5 0.000128 512 0.095 480 122880 12.7111 4.33261 35.8079 130.725 183.794 183.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 669.5 0.000128 512 0.095 480 115200 13.0279 4.28512 29.6816 129.056 176.274 176.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 669.5 0.000128 512 0.095 480 122880 12.3835 4.31046 68.0734 130.039 215.031 215.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 669.5 0.000128 512 0.095 480 116736 12.4713 4.22554 43.9314 128.108 188.957 189.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 669.5 0.000128 512 0.095 480 119808 12.825 4.31421 38.6314 130.179 186.176 186.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 669.5 0.000128 512 0.095 480 110592 12.5166 4.07757 32.8036 124.042 173.655 173.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 669.5 0.000128 512 0.095 480 121856 12.4835 4.31542 64.0684 130.022 211.107 211.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 669.5 0.000128 512 0.095 480 121856 12.4703 4.30973 43.429 130.044 190.468 190.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 669.5 0.000128 512 0.095 480 118272 12.8186 4.31718 36.4582 130.119 183.937 184.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 669.5 0.000128 512 0.095 480 114688 12.3484 4.11648 33.4316 125.302 175.421 175.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 669.5 0.000128 512 0.095 480 122880 12.2588 4.28237 61.8858 129.449 208.097 208.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 669.5 0.000128 512 0.095 480 114688 12.6336 4.17293 41.8908 126.746 185.665 185.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 669.5 0.000128 512 0.095 480 110592 12.4644 4.07552 35.9522 124.053 176.757 176.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 669.5 0.000128 512 0.095 480 98304 13.1809 3.97805 30.191 121.231 168.81 168.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 669.5 0.000128 512 0.095 480 119808 12.6716 4.31514 61.1832 130.036 208.422 208.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 669.5 0.000128 512 0.095 480 119808 12.643 4.31203 45.729 130.173 193.076 193.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 669.5 0.000128 512 0.095 480 110592 13.5484 4.32019 36.9483 130.246 185.282 185.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 669.5 0.000128 512 0.095 480 110592 12.4668 4.07805 38.1099 124.022 178.902 179.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 669.5 0.000128 512 0.095 480 122880 12.5156 4.33344 61.15 130.731 208.95 209.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 669.5 0.000128 512 0.095 480 122880 12.5194 4.33197 45.4558 130.903 193.439 193.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 669.5 0.000128 512 0.095 480 107520 12.6638 4.07885 37.0116 124.085 178.06 178.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 669.5 0.000128 512 0.095 480 102400 13.0969 4.07718 34.8912 124.141 176.427 176.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 669.5 0.000128 512 0.095 500 120832 12.6596 4.32947 54.7903 130.814 202.81 202.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 669.5 0.000128 512 0.095 500 118784 12.6531 4.27987 38.5834 129.449 185.194 185.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 669.5 0.000128 512 0.095 500 116736 12.6773 4.22694 33.2652 128.009 178.405 178.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 669.5 0.000128 512 0.095 500 120320 12.7131 4.33962 53.2041 130.826 201.303 201.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 669.5 0.000128 512 0.095 500 117760 12.9128 4.33357 35.1751 130.832 183.477 183.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 669.5 0.000128 512 0.095 500 115200 13.0273 4.28422 30.8519 129.035 177.42 177.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 669.5 0.000128 512 0.095 500 112640 13.4782 4.33168 27.1307 130.763 175.929 176.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 669.5 0.000128 512 0.095 500 119808 12.6417 4.3089 67.4212 130.126 214.721 214.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 669.5 0.000128 512 0.095 500 116736 12.472 4.22707 45.768 127.956 190.643 190.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 669.5 0.000128 512 0.095 500 119808 12.6664 4.31104 39.2411 130.057 186.495 186.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 669.5 0.000128 512 0.095 500 110592 12.464 4.07507 33.7722 124.02 174.556 174.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 669.5 0.000128 512 0.095 500 118272 12.746 4.31318 63.3388 130.121 210.735 210.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 669.5 0.000128 512 0.095 500 114688 12.9991 4.31037 43.2424 130.169 190.945 191.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 669.5 0.000128 512 0.095 500 118272 12.962 4.31661 37.2382 130.106 184.841 185.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 669.5 0.000128 512 0.095 500 100352 13.5932 4.11725 30.6546 125.321 173.916 174.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 669.5 0.000128 512 0.095 500 118784 12.577 4.28032 62.9554 129.444 209.477 209.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 669.5 0.000128 512 0.095 500 114688 12.4167 4.17386 42.585 126.658 186.055 186.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 669.5 0.000128 512 0.095 500 110592 12.4573 4.07552 38.1546 123.936 178.854 179.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 669.5 0.000128 512 0.095 500 98304 13.1277 3.976 31.551 121.214 170.1 170.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 669.5 0.000128 512 0.095 500 119808 12.6645 4.31309 65.6728 130.045 212.915 213.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 669.5 0.000128 512 0.095 500 119808 12.6453 4.31296 49.2946 130.178 196.653 196.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 669.5 0.000128 512 0.095 500 110592 13.3527 4.31795 39.2667 130.125 187.284 187.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 669.5 0.000128 512 0.095 500 110592 12.4392 4.07552 38.0435 124 178.78 178.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 669.5 0.000128 512 0.095 500 92160 13.928 4.08758 32.2395 124.046 174.521 174.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 669.5 0.000128 512 0.095 500 117760 12.8944 4.332 62.018 130.696 210.157 210.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 669.5 0.000128 512 0.095 500 112640 13.2746 4.33152 45.3516 130.749 193.927 194.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 669.5 0.000128 512 0.095 500 107520 12.6771 4.07962 39.8415 124.082 180.902 181.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 669.5 0.000128 512 0.095 500 102400 13.1817 4.07757 36.8409 123.992 178.316 178.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 669.5 0.000128 512 0.095 500 102400 12.6729 3.96083 36.9121 120.726 174.493 174.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 669.5 0.000128 512 0.095 480 114688 13.0828 4.32637 50.5035 130.806 198.934 199.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 669.5 0.000128 512 0.095 480 110592 13.4134 4.28045 33.8294 129.355 181.105 181.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 669.5 0.000128 512 0.095 480 110592 13.1731 4.22502 29.9798 127.962 175.562 175.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 669.5 0.000128 512 0.095 480 106496 13.2576 4.17456 25.3347 126.64 169.637 169.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 669.5 0.000128 512 0.095 480 115200 13.0915 4.33952 63.7987 130.72 212.164 212.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 669.5 0.000128 512 0.095 480 112640 13.2931 4.33562 42.3007 130.836 190.988 191.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 669.5 0.000128 512 0.095 480 107520 13.595 4.28442 35.5891 129.035 182.733 182.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 669.5 0.000128 512 0.095 480 112640 13.4883 4.32762 31.5817 130.887 180.509 180.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 669.5 0.000128 512 0.095 480 113664 13.0746 4.30784 59.75 130.136 207.487 207.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 669.5 0.000128 512 0.095 480 110592 13.1199 4.2232 41.6949 127.963 187.227 187.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 669.5 0.000128 512 0.095 480 110592 13.4983 4.30957 34.3748 130.174 182.577 182.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 669.5 0.000128 512 0.095 480 98304 13.6309 4.07347 30.1195 124.039 172.089 172.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 669.5 0.000128 512 0.095 480 92160 14.1039 4.07552 25.7228 124.086 168.216 168.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 669.5 0.000128 512 0.095 480 114688 13.0183 4.31309 58.1974 130.132 205.875 206.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 669.5 0.000128 512 0.095 480 114688 12.9965 4.31104 40.4791 130.173 188.183 188.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 669.5 0.000128 512 0.095 480 107520 13.7787 4.3184 33.5978 130.219 182.134 182.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 669.5 0.000128 512 0.095 480 100352 13.5939 4.11648 29.7484 125.327 173.004 173.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 669.5 0.000128 512 0.095 480 89600 14.0115 3.96493 24.8579 120.685 163.747 163.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 669.5 0.000128 512 0.095 480 110592 13.2072 4.28128 55.4956 129.445 202.646 202.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 669.5 0.000128 512 0.095 480 106496 13.2712 4.17286 40.058 126.761 184.485 184.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 669.5 0.000128 512 0.095 480 98304 13.5553 4.06938 32.9932 123.956 174.792 174.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 669.5 0.000128 512 0.095 480 98304 13.1813 3.97958 30.8108 121.35 169.547 169.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 669.5 0.000128 512 0.095 480 102400 13.3906 4.07482 29.469 124.107 171.263 171.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 669.5 0.000128 512 0.095 512 118784 12.7787 4.32662 50.4722 130.663 198.463 198.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 669.5 0.000128 512 0.095 512 114688 12.9536 4.2791 33.9451 129.305 180.707 180.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 669.5 0.000128 512 0.095 512 110592 13.1611 4.22899 29.5503 128.098 175.263 175.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 669.5 0.000128 512 0.095 512 106496 13.4465 4.17523 25.8271 126.643 170.313 170.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 669.5 0.000128 512 0.095 512 117760 12.9228 4.33971 63.4609 131.95 212.89 213.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 669.5 0.000128 512 0.095 512 117760 12.9101 4.33398 43.0685 130.849 191.387 191.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 669.5 0.000128 512 0.095 512 115200 12.8217 4.28032 35.7243 129.137 182.185 182.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 669.5 0.000128 512 0.095 512 112640 13.4786 4.32794 31.0631 130.875 179.967 180.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 669.5 0.000128 512 0.095 512 115200 13.0739 4.28547 30.7916 129.111 177.489 177.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 669.5 0.000128 512 0.095 512 116736 12.8646 4.30822 60.096 130.125 207.612 207.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 669.5 0.000128 512 0.095 512 110592 12.9316 4.22544 40.1666 128.107 185.647 185.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 669.5 0.000128 512 0.095 512 110592 13.5086 4.31184 33.2361 130.19 181.466 181.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 669.5 0.000128 512 0.095 512 98304 13.6516 4.07341 29.1872 124.042 171.173 171.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 669.5 0.000128 512 0.095 512 107520 12.8424 4.07962 27.7698 124.072 168.993 169.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 669.5 0.000128 512 0.095 512 114688 13.021 4.31744 57.1005 130.117 204.776 204.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 669.5 0.000128 512 0.095 512 114688 13.0089 4.30483 38.9461 130.028 186.513 186.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 669.5 0.000128 512 0.095 512 107520 13.7543 4.32058 31.8342 130.188 180.314 180.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 669.5 0.000128 512 0.095 512 100352 13.6003 4.11853 28.046 125.337 171.333 171.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 669.5 0.000128 512 0.095 512 89600 14.0007 3.96685 23.8384 120.668 162.704 162.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 669.5 0.000128 512 0.095 512 114688 12.8884 4.27814 56.3806 129.361 203.136 203.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 669.5 0.000128 512 0.095 512 106496 13.2351 4.17344 38.0964 126.639 182.365 182.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 669.5 0.000128 512 0.095 512 98304 13.473 4.07347 32.0264 124.052 173.847 174.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 669.5 0.000128 512 0.095 512 98304 13.1751 3.9768 30.1249 121.238 168.744 168.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 669.5 0.000128 512 0.095 512 102400 13.1587 4.07818 28.21 124.038 169.71 169.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 669.5 0.000128 512 0.095 512 73728 14.5285 3.82752 21.6154 115.928 156.139 156.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 669.5 0.000128 512 0.095 512 113664 13.2184 4.32947 64.3322 130.777 212.881 213.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 669.5 0.000128 512 0.095 512 112640 13.2695 4.32493 51.7053 130.717 200.238 200.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 669.5 0.000128 512 0.095 512 110592 13.4068 4.28243 37.5137 129.364 184.788 184.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 669.5 0.000128 512 0.095 512 104448 13.5796 4.22707 30.031 128.111 176.168 176.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 669.5 0.000128 512 0.095 512 106496 13.287 4.17792 28.9249 126.757 173.373 173.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 669.5 0.000128 512 0.095 512 112640 13.4993 4.32938 27.4805 130.761 176.291 176.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 669.5 0.000128 512 0.095 512 98304 13.6964 4.07402 24.4098 123.94 166.351 166.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 669.5 0.000128 512 0.095 512 100352 13.6828 4.11674 23.0468 125.452 166.523 166.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 669.5 0.000128 512 0.095 512 98304 13.489 3.97859 22.9203 121.237 161.861 162.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 669.5 0.000128 512 0.095 480 100352 13.2368 4.12298 48.9334 125.299 191.813 191.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 669.5 0.000128 512 0.095 512 100352 13.2767 4.11542 49.8263 125.435 192.876 193.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 669.5 0.000128 512 0.095 500 89600 13.33 3.96982 48.0075 120.579 186.11 186.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 669.5 0.000128 512 0.095 480 107520 11.9422 3.96371 53.6945 120.562 190.382 190.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 669.5 0.000128 512 0.095 480 114688 12.4769 4.17437 55.5913 126.742 199.209 199.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 669.5 0.000128 512 0.095 480 92160 13.997 4.07757 29.7346 124.144 172.181 172.36
