{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710238363900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710238363900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 12 11:12:43 2024 " "Processing started: Tue Mar 12 11:12:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710238363900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238363900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238363901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710238364112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710238364112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uni_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uni_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uni_shiftreg-str " "Found design unit 1: uni_shiftreg-str" {  } { { "../source/uni_shiftreg.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uni_shiftreg.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369881 ""} { "Info" "ISGN_ENTITY_NAME" "1 uni_shiftreg " "Found entity 1: uni_shiftreg" {  } { { "../source/uni_shiftreg.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uni_shiftreg.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/i2s_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/i2s_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_frame_generator-str " "Found design unit 1: i2s_frame_generator-str" {  } { { "../source/i2s_frame_generator.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2s_frame_generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369882 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_frame_generator " "Found entity 1: i2s_frame_generator" {  } { { "../source/i2s_frame_generator.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2s_frame_generator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/path_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/path_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_control-arch " "Found design unit 1: path_control-arch" {  } { { "../source/path_control.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/path_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369883 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_control " "Found entity 1: path_control" {  } { { "../source/path_control.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/path_control.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-top " "Found design unit 1: i2s_master-top" {  } { { "../source/i2s_master.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2s_master.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369884 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/i2s_master.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2s_master.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c_master.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2c_master.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369886 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c_master.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2c_master.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/codec_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369887 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/codec_controller.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-struct " "Found design unit 1: synthi_top-struct" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369888 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/synthi_top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369889 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/signal_checker.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/modulo_divider.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369889 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/modulo_divider.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-infra_arch " "Found design unit 1: infrastructure-infra_arch" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/infrastructure.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369890 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/infrastructure.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369891 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/clock_sync.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/vhdl_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/vhdl_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_hex2sevseg-comb " "Found design unit 1: vhdl_hex2sevseg-comb" {  } { { "../source/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/vhdl_hex2sevseg.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369892 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_hex2sevseg " "Found entity 1: vhdl_hex2sevseg" {  } { { "../source/vhdl_hex2sevseg.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/vhdl_hex2sevseg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-uart_arch " "Found design unit 1: uart_top-uart_arch" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369893 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_controller_fsm.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369894 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/uart_controller_fsm.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/uart_controller_fsm.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/shiftreg_uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369894 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/shiftreg_uart.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/shiftreg_uart.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/output_register.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369895 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/output_register.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/output_register.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369896 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/bit_counter.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369897 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/bit_counter.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/bit_counter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heini/documents/local_studium/pm2_pr/github/synthi/synthi_project/source/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/baud_tick.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369898 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/baud_tick.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/baud_tick.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710238369898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369898 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "UNSIGNED i2s_frame_generator.vhd(77) " "VHDL type mismatch error at i2s_frame_generator.vhd(77): UNSIGNED type does not match integer literal" {  } { { "../source/i2s_frame_generator.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2s_frame_generator.vhd" 77 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1710238369898 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "UNSIGNED i2s_frame_generator.vhd(79) " "VHDL type mismatch error at i2s_frame_generator.vhd(79): UNSIGNED type does not match integer literal" {  } { { "../source/i2s_frame_generator.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2s_frame_generator.vhd" 79 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1710238369898 ""}
{ "Error" "EVRFX_VHDL_NON_DISCRETE_RANGE_CHOICE" "i2s_frame_generator.vhd(79) " "VHDL aggregate error at i2s_frame_generator.vhd(79): choice must be discrete range" {  } { { "../source/i2s_frame_generator.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2s_frame_generator.vhd" 79 0 0 } }  } 0 10319 "VHDL aggregate error at %1!s!: choice must be discrete range" 0 0 "Analysis & Synthesis" 0 -1 1710238369898 ""}
{ "Error" "EVRFX_VHDL_INT_TYPE_MISMATCH" "UNSIGNED i2s_frame_generator.vhd(81) " "VHDL type mismatch error at i2s_frame_generator.vhd(81): UNSIGNED type does not match integer literal" {  } { { "../source/i2s_frame_generator.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2s_frame_generator.vhd" 81 0 0 } }  } 0 10517 "VHDL type mismatch error at %2!s!: %1!s! type does not match integer literal" 0 0 "Analysis & Synthesis" 0 -1 1710238369898 ""}
{ "Error" "EVRFX_VHDL_NON_DISCRETE_RANGE_CHOICE" "i2s_frame_generator.vhd(81) " "VHDL aggregate error at i2s_frame_generator.vhd(81): choice must be discrete range" {  } { { "../source/i2s_frame_generator.vhd" "" { Text "C:/Users/heini/Documents/local_Studium/PM2_PR/Github/synthi/synthi_project/source/i2s_frame_generator.vhd" 81 0 0 } }  } 0 10319 "VHDL aggregate error at %1!s!: choice must be discrete range" 0 0 "Analysis & Synthesis" 0 -1 1710238369898 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710238369996 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 12 11:12:49 2024 " "Processing ended: Tue Mar 12 11:12:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710238369996 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710238369996 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710238369996 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238369996 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710238370583 ""}
