// Seed: 7744711
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input tri0 id_2
);
  wire id_4;
  module_2(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wire id_5
);
  assign id_1 = 1;
  module_0(
      id_3, id_0, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
endmodule
