         TITLE 'IEESTPRS--STOP/RESTART SUBROUTINE                      *
                        '
IEESTPRS CSECT
         USING *,15
IEESTPRS MODID BR=YES
         L     REG15,16           LOAD R15 WITH ADDR OF CVT
         L     REG15,CVTSPSA(REG15)    LOAD R15 WITH ADDR OF GLOBAL WA
*                                       VECTOR TABLE
         L     REG15,WSAGREST(REG15)   LOAD R15 WITH ADDR OF MY
*                                       GLOBAL WORK AREA
         STM   REG0,REG14,0(REG15)  STORE CALLERS REGS
*                                       IN MY GLOBAL WORK AREA
MAINCODE BALR  BASEREG,0            ESTABLISH
         DROP 15
         USING *,BASEREG               ADDRESSIBILITY (R12)
*   GLOSAPTR=REG15;                 /* LOAD R11 WITH ADDR OF MY    0052
*                                      GLOBAL SA                     */
         LR    GLOSAPTR,REG15                                      0052
*   RFY                                                            0053
*     REG15 UNRSTD;                 /* FREE R15 FOR USE              */
*   RETREG=0;                       /* STORE RETURN CODE 0 IN THE  0054
*                                      CALLER'S R15, NOW SAVED IN  0054
*                                      GLOBALSA              @ZD08005*/
*                                                                  0054
         SLR   @10,@10                                             0054
         ST    @10,RETREG(,GLOSAPTR)                               0054
*   /*****************************************************************/
*   /*                                                               */
*   /* TEST THE CALLER'S R1 TO DETERMINE IF IT CONTAINS A PTR TO A   */
*   /* STATUS SAVE AREA. IF THE CALLER'S R1 (STATSAVE) IS ZERO, NO   */
*   /* STATUS IS SAVED                                               */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0055
*   IF STATSAVE^=0 THEN             /* IF CALLER'S R1 NOT = ZERO     */
         L     @07,STATSAVE(,GLOSAPTR)                             0055
         CR    @07,@10                                             0055
         BE    @RF00055                                            0055
*     STATUSAD=STATSAVE;            /* SAVE PTR TO STATUS SA         */
         LR    STATUSAD,@07                                        0056
*   ELSE                                                           0057
*     ;                                                            0057
*                                                                  0057
@RF00055 DS    0H                                                  0058
*   /*****************************************************************/
*   /*                                                               */
*   /* ESTABLISH FRR ENVIRONMENT                                     */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0058
*   FRRPAPTR=ADDR(FRRENTRY);        /* LOAD R4 WITH ENTRY ADDRESS OF
*                                      MY FRR ROUTINE                */
*                                                                  0058
         LA    FRRPAPTR,FRRENTRY                                   0058
*   /*****************************************************************/
*   /*                                                               */
*   /* AT COMPLETION OF SETFRR MACRO, FRRPAPTR,(R4) WILL CONTAIN A   */
*   /* PTR TO A 6 WORD PARM AREA.                                    */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0059
*   GEN(SETFRR A,FRRAD=(4),PARMAD=(4),WRKREGS=(5,6));/*              */
         SETFRR A,FRRAD=(4),PARMAD=(4),WRKREGS=(5,6)
*   FRRBASE=BASEREG;                /* STORE BASE REG INTO FIRST WORD
*                                      OF FRR PARM AREA              */
         ST    BASEREG,FRRBASE(,FRRPAPTR)                          0060
*   WRKSAPTR=GLOSAPTR;              /* STORE ADDR OF GLOBAL SA INTO
*                                      2ND WORD OF FRR PARM AREA     */
         ST    GLOSAPTR,WRKSAPTR(,FRRPAPTR)                        0061
*   RFY                                                            0062
*    (WORKREG5,                                                    0062
*     WORKREG6,                                                    0062
*     FRRPAPTR) UNRSTD;             /* RELEASE R5, R4, & R6          */
*                                                                  0062
*   /*****************************************************************/
*   /*                                                               */
*   /* SET UP FOR AND ISSUE SYSTEM RESOURCES MANAGER SYSEVENT        */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0063
*   RFY                                                            0063
*     REGSAPTR RSTD;                /* RESTRICT R13                  */
*   REGSAPTR=ADDR(BEREGSA);         /* LOAD R13 WITH ADDRESS OF 18 WD
*                                      SAVE AREA FOR BRANCH ENTRY TO
*                                      SRM                           */
         LA    REGSAPTR,BEREGSA(,GLOSAPTR)                         0064
*   GEN(SYSEVENT SYQSCST,ENTRY=BRANCH);/* NOTIFY SRM THAT ALL CPUS 0065
*                                      ARE ABOUT TO BE STOPPED       */
         SYSEVENT SYQSCST,ENTRY=BRANCH
*   RFY                                                            0066
*     REGSAPTR UNRSTD;              /* RELEASE R13 FOR USE           */
*                                                                  0066
*   /*****************************************************************/
*   /*                                                               */
*   /* CLEAR SWITCHES AND CRITICAL WORK AREAS                        */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0067
*   SWITCHES='00000000'B;           /* SET SWITCHES TO ZERO          */
         MVI   SWITCHES(GLOSAPTR),B'00000000'                      0067
*   CLEARWA=''B;                    /* CLEAR TEMPORARY WORK AREA   0068
*                                                            @ZD08005*/
*                                                                  0068
         XC    CLEARWA(8,GLOSAPTR),CLEARWA(GLOSAPTR)               0068
*   /*****************************************************************/
*   /*                                                               */
*   /* BUILD DISABLED WAITSTATE PSW WITH CALLERS WAIT STATE CODE     */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0069
*   FIRSTWRD='000A000000'X;         /* 1ST PART OF PSW = '000A0000'X
*                                      EXTENDED MODE AND WAIT BITS ON*/
         MVC   FIRSTWRD(5,GLOSAPTR),@CB02272                       0069
*   WAITWORD=WAITCODE;              /* 2ND PART OF PSW = CALLERS WAIT
*                                      STATE CODE FROM CALLERS R0    */
*                                                                  0070
         MVC   WAITWORD(3,GLOSAPTR),WAITCODE(GLOSAPTR)             0070
*   /*****************************************************************/
*   /*                                                               */
*   /* STORE TOD CLOCK VALUE TO BE USED IN THE CALCULATION OF THE    */
*   /* PERIOD OF TIME CPUS ARE IN THE STOPPED STATE                  */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0071
*   GEN(STCK TODBEFOR(11));         /* TOD CLOCK VALUE INTO GLOBAL SA*/
         STCK TODBEFOR(11)
*   BC(8,CKFORMP);                  /* BRANCH ON CC 0 TO CHECK FOR MP*/
         BC    8,CKFORMP                                           0072
*   BADCLOCK='1'B;                  /* IF NOT CC 0 SET SWITCH IN   0073
*                                      GLOBAL SA TO INDICATE TOD   0073
*                                      CLOCK VALUE IS NOT VALID      */
         OI    BADCLOCK(GLOSAPTR),B'00010000'                      0073
*   RFY                                                            0074
*    (LCCAPTR,                                                     0074
*     PCCAPTR) RSTD;                /* RESTRICT R7 AND R8            */
*                                                                  0074
*   /*****************************************************************/
*   /*                                                               */
*   /* DETERMINE IF THE CPU WE ARE RUNNING ON IS A UNIPROC OR MP     */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0075
*CKFORMP:                                                          0075
*   CURRCPUA=0;                     /* SET CURRENT CPU TO ZERO       */
CKFORMP  SLR   @10,@10                                             0075
         STH   @10,CURRCPUA(,GLOSAPTR)                             0075
*   IF CSDMP='1'B THEN                                             0076
         L     @10,CVTPTR                                          0076
         L     @10,CVTCSD(,@10)                                    0076
         TM    CSDMP(@10),B'10000000'                              0076
         BNO   @RF00076                                            0076
*     DO;                                                          0077
*       STAP(MSTRADDR);             /* SAVE ADDR OF CPU I'M RUNNING
*                                      ON. (MSTRADDR)                */
         STAP  MSTRADDR(GLOSAPTR)                                  0078
*       MAXCPUS='10'X;              /* SET MAXCPUS TO NUMBER OF CPUS
*                                      THAT COULD POSSIBLY BE ONLINE */
         MVI   MAXCPUS(GLOSAPTR),X'10'                             0079
*     END;                                                         0080
*   ELSE                                                           0081
*UNIPRCDO:                                                         0081
*     DO;                           /* DO THIS IF UNIPROCESSOR       */
         B     @RC00076                                            0081
@RF00076 DS    0H                                                  0081
UNIPRCDO DS    0H                                                  0082
*       GOTO LASTCPU;               /* GO PROCESS THE LAST CPU       */
         B     LASTCPU                                             0082
*     END UNIPRCDO;                 /* END UNIPROCESSOR DO GROUP     */
*/***** START OF CPUSCAN ******************************************* */
*/*                                                                  */
*/* THIS SEGMENT OF CODE WILL SCAN ALL POSSIBLE CPUS FOR ONLINE.     */
*/* IT WILL CALL THE STOPSTORE ROUTINE TO PROCESS EACH LIVE CPU      */
*/* EXCEPT THE ONE I'M RUNNING ON (MSTRADDR).                        */
*/*                                                                  */
*/*****************************************************************  */
*                                                                  0084
*CPULOOP:                                                          0084
*   DO WHILE(CPUID<MAXCPUS);        /* LOOP UNTIL ALL CPUS HAVE BEEN
*                                      TESTED FOR ONLINE             */
*                                                                  0084
@RC00076 DS    0H                                                  0084
CPULOOP  B     @DE00084                                            0084
@DL00084 DS    0H                                                  0085
*     /***************************************************************/
*     /*                                                             */
*     /* DETERMINE IF THE CURR CPU IS THE MASTER. IF NOT THE MASTER  */
*     /* THEN PROCESS IT. IF IT IS THE MASTER INCREMENT TO NEXT CPU  */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0085
*     IF MSTRADDR^=CURRCPUA THEN                                   0085
         CLC   MSTRADDR(2,GLOSAPTR),CURRCPUA(GLOSAPTR)             0085
         BE    @RF00085                                            0085
*CHECKVTE:                          /* CHECK PCCA VECTOR TABLE ENTRY */
*       DO;                         /* FOR THIS CPU                  */
CHECKVTE DS    0H                                                  0087
*         IF(CSDCPUAL&BITMASK(CPUID+1))^=0 THEN                    0087
         L     @10,CVTPTR                                          0087
         L     @10,CVTCSD(,@10)                                    0087
         SLR   @09,@09                                             0087
         IC    @09,CPUID(,GLOSAPTR)                                0087
         ALR   @09,@09                                             0087
         LA    @06,BITMASK(@09)                                    0087
         SLR   @09,@09                                             0087
         ICM   @09,3,0(@06)                                        0087
         SLR   @06,@06                                             0087
         ICM   @06,3,CSDCPUAL(@10)                                 0087
         NR    @09,@06                                             0087
         LTR   @09,@09                                             0087
         BZ    @RF00087                                            0087
*ADDSETUP:                                                         0088
*           DO;                     /* DO IF CPU IS ALIVE            */
ADDSETUP DS    0H                                                  0089
*             PCCAPTR=PCCAT00P(CPUID+1);                           0089
         SLR   @10,@10                                             0089
         IC    @10,CPUID(,GLOSAPTR)                                0089
         SLA   @10,2                                               0089
         L     @09,CVTPTR                                          0089
         L     @01,CVTPCCAT(,@09)                                  0089
         L     PCCAPTR,PCCAT00P(@10,@01)                           0089
*             PSAPTR=PCCAPSAV;      /* ESTABLISH ADDRESSABILITY TO 0090
*                                      PSA FOR THIS CPU              */
         L     PSAPTR,PCCAPSAV(,PCCAPTR)                           0090
*             LCCAPTR=LCCAT00P(CPUID+1);/* ESTABLISH ADDRESSABILITY
*                                      TO THIS CPUS LCCA             */
         L     @06,CVTLCCAT(,@09)                                  0091
         L     LCCAPTR,LCCAT00P(@10,@06)                           0091
*             CALL STOPSTOR;        /* CALL INTERNAL PROC TO PROCESS
*                                      CPUS                          */
*                                                                  0092
         BAL   @14,STOPSTOR                                        0092
*             /*******************************************************/
*             /*                                                     */
*             /* DETERMINE IF THE STOP AND STORE STATUS ROUTINE SET  */
*             /* AN ERROR RETURN CODE IN THE CALLER'S R15            */
*             /*                                                     */
*             /*******************************************************/
*                                                                  0093
*             IF RETCODE^=0 THEN                                   0093
         CLI   RETCODE(GLOSAPTR),0                                 0093
         BNE   @RT00093                                            0093
*               GOTO ERRCLNUP;      /* GO RESTART CPUS AND CLEANUP   */
*             ELSE                                                 0095
*               ;                                                  0095
*           END ADDSETUP;           /* END ADDRESS SETUP DO GROUP    */
*         ELSE                                                     0097
*           ;                                                      0097
@RF00087 DS    0H                                                  0098
*       END CHECKVTE;               /* END CHECK VECTOR TABLE ENTRY
*                                      DO GROUP                      */
*     ELSE                                                         0099
*       ;                                                          0099
@RF00085 DS    0H                                                  0100
*     CURRCPUA=CURRCPUA+1;          /* INCREMENT CPU ADDRESS         */
         LA    @10,1                                               0100
         AH    @10,CURRCPUA(,GLOSAPTR)                             0100
         STH   @10,CURRCPUA(,GLOSAPTR)                             0100
*   END CPULOOP;                                                   0101
@DE00084 CLC   CPUID(1,GLOSAPTR),MAXCPUS(GLOSAPTR)                 0101
         BL    @DL00084                                            0101
*   CURRCPUA=MSTRADDR;              /* SET UP TO PROCESS LAST CPU    */
         MVC   CURRCPUA(2,GLOSAPTR),MSTRADDR(GLOSAPTR)             0102
*/**** START OF LASTCPU **********************************************/
*/*                                                                  */
*/*  THIS SEGMENT OF CODE WILL PROCESS THE LAST CPU(MSTRADDR). IN THE*/
*/*  UNIPROCESSOR CASE IT WILL PROCESS THE ONLY CPU.                 */
*/*                                                                  */
*/********************************************************************/
*                                                                  0103
*LASTCPU:                                                          0103
*   PSAPTR=0;                       /* ADDRESS MY PSA        @ZD03005*/
LASTCPU  SLR   PSAPTR,PSAPTR                                       0103
*   PSAACTCD=''B;                   /* WILL BE SET BY OPER   @G51BP2O*/
         MVI   PSAACTCD(PSAPTR),X'00'                              0104
*   PCCAPTR=PSAPCCAV;               /*                       @ZD03005
*                                      ESTABLISH ADDRESSABILITY TO 0105
*                                      THIS CPU'S PCCA               */
         L     PCCAPTR,PSAPCCAV(,PSAPTR)                           0105
*   LCCAPTR=PSALCCAV;               /* ESTABLISH ADDRESSABILITY TO 0106
*                                      THIS CPU'S LCCA       @ZD03005*/
         L     LCCAPTR,PSALCCAV(,PSAPTR)                           0106
*IEEDSSST:                                                         0107
*   GEN(NOPR 0);                    /* DSS HOOK--GET SUPERVISOR STATE
*                                      AND DISABLE PER               */
IEEDSSST NOPR 0
*   RFY                                                            0108
*     WORKREG5 RSTD;                /* RESTRICT R5                   */
*   WORKREG5=ADDR(RESUMMSK);        /* LOAD R5 WITH ADDR OF RESUME 0109
*                                      PSW MASK                      */
         LA    WORKREG5,RESUMMSK(,PSAPTR)                          0109
*   GEN(STOSM 0(WORKREG5),0);       /* STORE CURRENT SYS MASK INTO 0110
*                                      RESUME PSW IN THE PSA         */
         STOSM 0(WORKREG5),0
*   RESUMMCK='0C0000'X;             /* SET RESUME PSW ENABLED FOR  0111
*                                      MCKS                          */
         MVC   RESUMMCK(3,PSAPTR),@CF02293+1                       0111
*   RESUMEIC=ADDR(NRMCLNUP);        /* SET RESUME PSW INSTRUCTION  0112
*                                      COUNTER TO THE CLEANUP SEG    */
         LA    @10,NRMCLNUP                                        0112
         ST    @10,RESUMEIC(,PSAPTR)                               0112
*   SAVRESTN=FLCRNPSW;              /* SAVE ORIGINAL RESTART NEW PSW
*                                      IN CPU/RELATED SAVE AREA      */
         L     @10,LCCACPUS(,LCCAPTR)                              0113
         L     @10,WSACREST(,@10)                                  0113
         MVC   SAVRESTN(8,@10),FLCRNPSW(PSAPTR)                    0113
*   RFY                                                            0114
*     REG0 RSTD;                    /* RESTRICT R0                   */
*   WORKREG5=ADDR(GPRSAVE);         /* R5 = ADDR OF GP REG SA IN   0115
*                                      CPU/REL SA                    */
         LR    WORKREG5,@10                                        0115
*   GEN(STM 0,15,0(WORKREG5));      /* STORE GP REGS IN CPU/REL SA   */
         STM 0,15,0(WORKREG5)
*   PSASRSA=0;                      /* ASSUME NO STATUS SAVE AREA  0117
*                                                            @ZD03005*/
*                                                                  0117
         SLR   @10,@10                                             0117
         ST    @10,PSASRSA(,PSAPTR)                                0117
*   /*****************************************************************/
*   /*                                                               */
*   /* SET RESTART NEW PSW TO POINT TO MY RESTART FLIH WITH DAT OFF  */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0118
*   RSTRMPS='000C0000'X;            /*                       @ZD03005*/
         MVC   RSTRMPS(4,PSAPTR),@CB02295                          0118
*   RSTRTIC=ADDR(RESTFLIH);         /*                       @ZD03005*/
         LA    @09,RESTFLIH                                        0119
         ST    @09,RSTRTIC(,PSAPTR)                                0119
*   RESTMASK=RESTMASK×PCCACAFM;     /* SET BIT IN RESTART MASK     0120
*                                                            @ZD03005*/
*                                                                  0120
         OC    RESTMASK(2,GLOSAPTR),PCCACAFM(PCCAPTR)              0120
*   /*****************************************************************/
*   /*                                                               */
*   /* DETERMINE IF WE NEED TO SAVE STATUS AWAY BY TESTING THE       */
*   /* CALLER'S R1 WHICH IS STORED IN THE GLOBAL SA(STATSAVE).       */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0121
*   IF STATSAVE^=0 THEN                                            0121
*                                                                  0121
         C     @10,STATSAVE(,GLOSAPTR)                             0121
         BE    @RF00121                                            0121
*/********************************************************************/
*/*     SAVE TOTAL STATUS AWAY IN SAVE AREA PROVIDED BY CALLER       */
*/********************************************************************/
*                                                                  0122
*SAVSTDO:                                                          0122
*     DO;                           /* NEED TO SAVE STATUS DO GROUP  */
SAVSTDO  DS    0H                                                  0123
*       GEN(LRA WORKREG5,0(STATUSAD));/* LOAD REAL ADDRESS OF STATUS
*                                      SA FROM R3 INTO R5            */
         LRA WORKREG5,0(STATUSAD)
*       PSASRSA=WORKREG5;           /* STORE REAL ADDR OF STATUS SA
*                                      INTO PSA TO BE USED FOR     0124
*                                      RESTORING STATUS BY THE     0124
*                                      RESTART FLIH                  */
*                                                                  0124
         ST    WORKREG5,PSASRSA(,PSAPTR)                           0124
*       /*************************************************************/
*       /*                                                           */
*       /* THE FOLLOWING INFORMATION WILL BE STORED INTO THE STATUS  */
*       /* SA FROM THE PSA                                           */
*       /*                                                           */
*       /*************************************************************/
*                                                                  0125
*       LOWSAVE=LOWCORE;            /* SAVE LOW CORE INFO            */
         MVC   LOWSAVE(24,STATUSAD),LOWCORE(PSAPTR)                0125
*       NEWPSWS=MACHNEW;            /* MCK NEW, SVC NEW, PROG CK NEW */
         MVC   NEWPSWS(24,STATUSAD),MACHNEW(PSAPTR)                0126
*       OLDPSWS=MACHOLD;            /* MCK OLD, SVC OLD, PROG CK OLD */
         MVC   OLDPSWS(24,STATUSAD),MACHOLD(PSAPTR)                0127
*       GENERATE;                                                  0128
*                                                                  0128
         STD   0,FLPTREG0(STATUSAD)   STORE FLOATING POINT REG 0
         STD   2,FLPTREG2(STATUSAD)    STORE FLOATING POINT REG 2
         STD   4,FLPTREG4(STATUSAD)   STORE FLOATING POINT REG 4
         STD   6,FLPTREG6(STATUSAD)    STORE FLOATING POINT REG 6
         STCTL 0,15,CONTREGS(STATUSAD) STORE CONTROL REGS
         STPT  CPUTIMER(STATUSAD)      STORE CPU TIMER
         STCKC CLKCOMP(STATUSAD)       STORE CLOCK COMPARATOR
*       /*************************************************************/
*       /*                                                           */
*       /* IN THE CASE OF QUIESCE, MACHINE CHECK, SVC, AND PROGRAM   */
*       /* CHECK INTERRUPTS WILL BE DISCARDED. THIS IS ACCOMPLISHED  */
*       /* BY SETTING THE NEW PSWS TO POINT TO MY RESTART FLIH. THE  */
*       /* INTERRUPTS WILL JUST LOOK LIKE ANOTHER RESTART INTERRUPT  */
*       /* AND BE HANDLED ACCORDINGLY.                               */
*       /*                                                           */
*       /*************************************************************/
*                                                                  0129
*       FLCMNPSW=FLCRNPSW;          /* SET MCK NEW PSW POINTING TO MY
*                                      FLIH                          */
         MVC   FLCMNPSW(8,PSAPTR),FLCRNPSW(PSAPTR)                 0129
*       FLCPNPSW=FLCRNPSW;          /* SET PROG CK NEW POINTING TO MY
*                                      FLIH                          */
         MVC   FLCPNPSW(8,PSAPTR),FLCRNPSW(PSAPTR)                 0130
*       FLCSNPSW=FLCRNPSW;          /* SET SVC NEW PSW POINTING TO MY
*                                      FLIH                          */
         MVC   FLCSNPSW(8,PSAPTR),FLCRNPSW(PSAPTR)                 0131
*     END SAVSTDO;                                                 0132
*                                                                  0133
*   /*****************************************************************/
*   /*                                                               */
*   /* DELETE SIGP STOP ON MP RUNNING CPU. WAIT CODE NOT SEEN.       */
*   /*                                                       @ZA06798*/
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0133
*   LPSW(WAITPSW);                  /* LOAD DISABLED WAIT STATE PSW
*                                      WITH CALLERS WAIT     @ZA06798*/
@RF00121 LPSW  WAITPSW(GLOSAPTR)                                   0133
*   RFY                                                            0134
*    (WORKREG5,                                                    0134
*     REG0) UNRSTD;                 /* FREE R5 AND R0 FOR USE        */
*                                                                  0135
*/*** START OF RESTFLIH **********************************************/
*/*                                                                  */
*/*  THE FIRST CPU THROUGH THIS ROUTINE WILL ISSUE RESTART TO ALL OF */
*/*  THE OTHER ALIVE CPU'S. EACH OF THEM WILL RUN A PORTION OF THE   */
*/*  INTERRUPT HANDLER AS THEY ARE RESTARTED. FIELDS ARE MODIFIED TO */
*/*  PRESERVE JOB STEP TIMING, SAVED STATUS IS RESTORED AND CONTROL  */
*/*  IS GIVEN BACK TO THE PROGRAMS INTERRUPTED BY THE STOP ON EACH   */
*/*  OF THE CPU'S. THIS FLIH IS ENTERED WITH DAT OFF.                */
*/*                                                                  */
*/********************************************************************/
*                                                                  0135
*RESTFLIH:                                                         0135
*   GENERATE;                                                      0135
RESTFLIH DS    0H                                                  0135
         BALR  REG15,0                  ESTABLISH
         USING *,REG15                     ADDRESSABILITY
         B     *+6
         DC    AL2(RESTFLIH-MAINCODE)      ADJUST LOC COUNTER
         SH    REG15,*-2
         DROP  REG15
         LR    BASEREG,REG15
*   PSAPTR=0;                       /* BASE PSA ON ZERO TO ALLOW EACH
*                                      CPU TO ADDRESS ITS OWN PSA    */
*                                                                  0136
         SLR   PSAPTR,PSAPTR                                       0136
*   /*****************************************************************/
*   /*                                                               */
*   /* DETERMINE IF STATUS WAS SAVED BY TESTING THE PSASRSA FIELD. IF*/
*   /* NON ZERO IT CONTAINS THE REAL ADDRESS OF THE STATUS SA.       */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0137
*   IF PSASRSA^=0 THEN                                             0137
         ICM   @10,15,PSASRSA(PSAPTR)                              0137
         BZ    @RF00137                                            0137
*RESTORE:                                                          0138
*     DO;                           /* IF STATUS WAS SAVED THEN    0138
*                                      RESTORE IT                    */
RESTORE  DS    0H                                                  0139
*       STATUSAD=PSASRSA;           /* ESTABLISH ADDRESSABILITY TO 0139
*                                      STATUS SA                     */
         L     STATUSAD,PSASRSA(,PSAPTR)                           0139
*       GEN(LCTL 0,15,CONTREGS(STATUSAD));/* RESTORE CONTROL REGS    */
         LCTL 0,15,CONTREGS(STATUSAD)
*       LOWCORE=LOWSAVE;            /* RESTORE LOW CORE      @ZD03005*/
         MVC   LOWCORE(24,PSAPTR),LOWSAVE(STATUSAD)                0141
*       MACHNEW=NEWPSWS;            /* RESTORE MCK NEW, SVC NEW, PROG
*                                      CK NEW                        */
         MVC   MACHNEW(24,PSAPTR),NEWPSWS(STATUSAD)                0142
*       MACHOLD=OLDPSWS;            /* RESTORE MCK OLD, SVC OLD, PROG
*                                      CK OLD                        */
         MVC   MACHOLD(24,PSAPTR),OLDPSWS(STATUSAD)                0143
*       GENERATE;                                                  0144
         LD    0,FLPTREG0(STATUSAD)      RESTORE FLOATING POINT REG0
         LD    2,FLPTREG2(STATUSAD)      RESTORE FLOATING POINT REG2
         LD    4,FLPTREG4(STATUSAD)      RESTORE FLOATING POINT REG4
         LD    6,FLPTREG6(STATUSAD)      RESTORE FLOATING POINT REG6
         SCKC  CLKCOMP(STATUSAD)         RESTORE CLOCK COMPARATOR
         SPT   CPUTIMER(STATUSAD)        RESTORE CPU TIMER
*     END RESTORE;                  /* END RESTORE DO GROUP          */
*   ELSE                                                           0146
*     ;                             /* NULL ELSE                     */
@RF00137 DS    0H                                                  0147
*   GEN(STOSM RSTRMSK,X'04');       /* (BIT 5 OF SYSTEM MASK) TURN 0147
*                                      DAT ON                        */
         STOSM RSTRMSK,X'04'
*   GLOSAPTR=WSAGREST;              /* LOAD R11 WITH ADDR OF MY    0148
*                                      GLOBAL SA                     */
         L     @09,CVTPTR                                          0148
         L     @09,CVTSPSA(,@09)                                   0148
         L     GLOSAPTR,WSAGREST(,@09)                             0148
*   LCCAPTR=PSALCCAV;               /* ESTABLISH ADDRESSABILITY TO 0149
*                                      LCCA                          */
         L     LCCAPTR,PSALCCAV(,PSAPTR)                           0149
*   PCCAPTR=PSAPCCAV;               /* ESTABLISH ADDRESSABILITY TO 0150
*                                      PCCA                          */
         L     PCCAPTR,PSAPCCAV(,PSAPTR)                           0150
*   FLCRNPSW=SAVRESTN;              /* RESTORE RESTART NEW PSW       */
*                                                                  0151
         L     @10,LCCACPUS(,LCCAPTR)                              0151
         L     @10,WSACREST(,@10)                                  0151
         MVC   FLCRNPSW(8,PSAPTR),SAVRESTN(@10)                    0151
*   /*****************************************************************/
*   /*                                                               */
*   /* RESTART DONE IF ON INDICATES THERE ARE NO REMAINING CPUS TO   */
*   /* RESTART THE FLIH. THE FIRST ONE THRU WILL RESTART THE OTHERS, */
*   /* OR ELSE THEY WERE RESTARTED IN THE ERRCLNUP SEGMENT IF IT WAS */
*   /* ENTERED.                                                      */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0152
*   IF RESTDONE='1'B THEN                                          0152
         TM    RESTDONE(GLOSAPTR),B'00100000'                      0152
         BO    @RT00152                                            0152
*     GOTO STORTODA;                /* IF NOT FIRST CPU, GO STORE TOD
*                                      AFTER                         */
*   ELSE                                                           0154
*     ;                             /* NULL ELSE                     */
*   RESTDONE='1'B;                  /* SET SWITCH ON TO INDICATE A 0155
*                                      CPU HAS BEEN THRU AND       0155
*                                      RESTARTED THE OTHERS          */
         OI    RESTDONE(GLOSAPTR),B'00100000'                      0155
*   RFY                                                            0156
*     REGSAPTR RSTD;                /* RESTRICT R13                  */
*   REGSAPTR=ADDR(BEREGSA);         /* LOAD R13 WITH ADDRESS OF 18 WD
*                                      SAVE AREA FOR BRANCH ENTRY  0157
*                                      INTO SRM                      */
         LA    REGSAPTR,BEREGSA(,GLOSAPTR)                         0157
*   GEN(SYSEVENT SYQSCCMP,ENTRY=BRANCH);/* NOTIFY SRM THAT ALL CPU'S
*                                      ARE ABOUT TO BE RESTARTED     */
         SYSEVENT SYQSCCMP,ENTRY=BRANCH
*   RFY                                                            0159
*     REGSAPTR UNRSTD;              /* FREE R13 FOR USE              */
*   SYSEV2FG='1'B;                  /* INDICATE SRM EVENT HAS BEEN 0160
*                                      ISSUED IN CASE ERRCLNUP IS  0160
*                                      ENTERED.                      */
*                                                                  0160
         OI    SYSEV2FG(GLOSAPTR),B'00000010'                      0160
*   /*****************************************************************/
*   /*                                                               */
*   /* DETERMINE IF THE CLOCK WAS BAD WHEN I TRIED TO STORE TOD      */
*   /* BEFORE. IF BAD BYPASS TIME ADJUSTMENT                         */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0161
*   IF BADCLOCK='0'B THEN           /* IF CLOCK IS GOOD THEN STOR CLK*/
         TM    BADCLOCK(GLOSAPTR),B'00010000'                      0161
         BNZ   @RF00161                                            0161
*CLOKGOOD:                          /* CLOCK IS GOOD, STORE CLOCK    */
*     DO;                                                          0162
CLOKGOOD DS    0H                                                  0163
*       RFY                                                        0163
*         WORKREG5 RSTD;            /* RESTRICT R5                   */
*       WORKREG5=ADDR(TODAFTER);    /* SET UP ADDRESSABILITY FOR   0164
*                                      STORE CLOCK IN CPU/REL SA     */
         L     @10,LCCACPUS(,LCCAPTR)                              0164
         L     WORKREG5,WSACREST(,@10)                             0164
         LA    WORKREG5,TODAFTER(,WORKREG5)                        0164
*       GEN(STCK 0(WORKREG5));      /* STORE CLOCK IN TODAFTER TO BE
*                                      USED IN THE CALCULATION OF THE
*                                      PERIOD OF TIME THE CPU'S WERE
*                                      STOPPED.                      */
         STCK 0(WORKREG5)
*       BC(8,ASCBLOOP);             /* BRANCH ON CC 0 TO ADJUST ASCB
*                                      WAIT TIME                     */
         BC    8,ASCBLOOP                                          0166
*       BADCLOCK='1'B;              /* IF NOT CC 0 SET SWITCH TO   0167
*                                      INDICATE TOD CLOCK VALUE IS 0167
*                                      NOT VALID                     */
         OI    BADCLOCK(GLOSAPTR),B'00010000'                      0167
*       GOTO RESTCPU;               /* CLOCK IS BAD, BYPASS TIME   0168
*                                      ADJUSTMENT AND GO TO RESTART
*                                      LOOP                          */
         B     RESTCPU                                             0168
*ASCBLOOP:                          /* LOOP THROUGH ASCBS            */
*       RFY                                                        0169
*         ASCBPTR RSTD;             /* RESTRICT R9                   */
*                                                                  0169
ASCBLOOP DS    0H                                                  0170
*       /*************************************************************/
*       /*                                                           */
*       /* TEST EVERY ENTRY IN THE ASVT TO DETERMINE WHAT ASCB'S ARE */
*       /* ACTIVE. IF THE HI ORDER BIT OF THE ENTRY IS ZERO, THEN THE*/
*       /* ENTRY CONTAINS THE ADDRESS OF AN ACTIVE ASCB. IF THE HI   */
*       /* ORDER BIT IS A ONE, THE ENTRY CONTAINS THE ADDRESS OF THE */
*       /* NEXT AVAILABLE ASCB. ONLY THE ACTIVE ASCB'S WILL HAVE THE */
*       /* WAIT TIME ADJUSTED                                        */
*       /*                                                           */
*       /*************************************************************/
*                                                                  0170
*       DO TEMPWORK=1 TO ASVTMAXU;  /* ASVTMAXU-MAX. NUM. OF ADDR  0170
*                                      SPACES                        */
*                                                                  0170
         LA    @10,1                                               0170
         B     @DE00170                                            0170
@DL00170 DS    0H                                                  0171
*         /***********************************************************/
*         /*                                                         */
*         /* TEST ENTRY FOR NEGATIVE OR ZERO                         */
*         /*                                                         */
*         /***********************************************************/
*                                                                  0171
*         IF(ASVTENTY(TEMPWORK)^=0)&(ASVTAVAL(TEMPWORK)='0'B) THEN 0171
         L     @10,TEMPWORK(,GLOSAPTR)                             0171
         SLL   @10,2                                               0171
         L     @06,CVTPTR                                          0171
         L     @06,ASVTPTR(,@06)                                   0171
         L     @04,ASVTENTY-4(@10,@06)                             0171
         LTR   @04,@04                                             0171
         BZ    @RF00171                                            0171
         ALR   @06,@10                                             0171
         TM    ASVTAVAL-4(@06),B'10000000'                         0171
         BNZ   @RF00171                                            0171
*           DO;                     /* IF THE ENTRY IS NOT NEGATIVE
*                                      AND IS NOT ZERO THEN IT IS AN
*                                      ACTIVE ASCB                   */
*             ASCBPTR=ASVTENTY(TEMPWORK);/* ESTABLISH ADDRESSABILITY
*                                      TO THIS ASCB                  */
         LR    ASCBPTR,@04                                         0173
*             ASCBEWST=TODAFTER;    /* ADJUST WAIT TIME WITH TODAFTER*/
         L     @10,LCCACPUS(,LCCAPTR)                              0174
         L     @10,WSACREST(,@10)                                  0174
         MVC   ASCBEWST(8,ASCBPTR),TODAFTER(@10)                   0174
*           END;                                                   0175
*         ELSE                                                     0176
*           ;                       /* NULL ELSE                     */
@RF00171 DS    0H                                                  0177
*       END;                        /* END WAIT TIME ADJUSTMENT      */
         LA    @10,1                                               0177
         AL    @10,TEMPWORK(,GLOSAPTR)                             0177
@DE00170 ST    @10,TEMPWORK(,GLOSAPTR)                             0177
         L     @06,CVTPTR                                          0177
         L     @06,ASVTPTR(,@06)                                   0177
         C     @10,ASVTMAXU(,@06)                                  0177
         BNH   @DL00170                                            0177
*       RFY                                                        0178
*         ASCBPTR UNRSTD;           /* FREE R9 FOR USE               */
*     END CLOKGOOD;                                                0179
*   ELSE                                                           0180
*     ;                             /* NULL ELSE                     */
@RF00161 DS    0H                                                  0181
*                                                                  0181
*   /*****************************************************************/
*   /*                                                               */
*   /* THIS RESTART LOOP WILL RESTART ALL ALIVE CPU'S THAT HAVE THEIR*/
*   /* BIT SET ON IN THE RESTART MASK                                */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0181
*RESTCPU:                                                          0181
*   RESTMASK=(RESTMASK&&PCCACAFM);  /* CLEAR BIT IN RESTART MASK FOR
*                                      THIS CPU                      */
RESTCPU  XC    RESTMASK(2,GLOSAPTR),PCCACAFM(PCCAPTR)              0181
*   CURRCPUA=0;                     /* SET CURRCPUA TO ZERO          */
         SLR   @10,@10                                             0182
         STH   @10,CURRCPUA(,GLOSAPTR)                             0182
*   RFY                                                            0183
*    (REG0,                                                        0183
*     WORKREG5) RSTD;               /* RESTRICT R0 AND R5            */
*RESTLOOP:                                                         0184
*   DO WHILE RESTMASK^=0;           /* CONTINUE UNTIL ALL CPU'S HAVE
*                                      BEEN RESTARTED                */
*                                                                  0184
RESTLOOP B     @DE00184                                            0184
@DL00184 DS    0H                                                  0185
*     /***************************************************************/
*     /*                                                             */
*     /* IF CURRCPUA IS NOT IN THE RESTART MASK GO INCREMENT TO THE  */
*     /* NEXT CPU                                                    */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0185
*     IF(RESTMASK&BITMASK(CPUID+1))^=0 THEN                        0185
         SLR   @10,@10                                             0185
         SLR   @09,@09                                             0185
         IC    @09,CPUID(,GLOSAPTR)                                0185
         ALR   @09,@09                                             0185
         LA    @06,BITMASK(@09)                                    0185
         SLR   @04,@04                                             0185
         ICM   @04,3,0(@06)                                        0185
         SLR   @06,@06                                             0185
         ICM   @06,3,RESTMASK(GLOSAPTR)                            0185
         NR    @06,@04                                             0185
         CR    @06,@10                                             0185
         BE    @RF00185                                            0185
*       DO;                         /* DO IF CPU IS IN RESTART MASK  */
*         RESTMASK=(RESTMASK&&BITMASK(CPUID+1));/* CLEAR BIT IN    0187
*                                      RESTART MASK FOR THE CURRENT
*                                      CPU BEING PROCESSED           */
*                                                                  0187
         LA    @06,BITMASK(@09)                                    0187
         XC    RESTMASK(2,GLOSAPTR),0(@06)                         0187
*         /***********************************************************/
*         /*                                                         */
*         /* DETERMINE IF CPU IS STILL ALIVE BY TESTING THE ALIVE    */
*         /* MASK IN THE CSD. IF IT IS NOT ALIVE GO INCREMENT TO NEXT*/
*         /* CPU                                                     */
*         /*                                                         */
*         /***********************************************************/
*                                                                  0188
*         IF(CSDCPUAL&BITMASK(CPUID+1))^=0 THEN                    0188
         L     @09,CVTPTR                                          0188
         L     @01,CVTCSD(,@09)                                    0188
         SLR   @06,@06                                             0188
         ICM   @06,3,CSDCPUAL(@01)                                 0188
         NR    @04,@06                                             0188
         CR    @04,@10                                             0188
         BE    @RF00188                                            0188
*           DO;                                                    0189
*             PCCAT00P(CURRCPUA+1)->/* PCCA FOR CURRCPUA     @G51BP2O*/
*                 PCCAPSAV->        /* PSA FOR CURRCPUA      @G51BP2O*/
*                 PSAACTCD=         /* ACTION CODE           @G51BP2O*/
*                 PSAACTCD;         /* ACTION CODE FROM THE PSA OF 0190
*                                      THE EXECUTING CPU     @G51BP2O*/
         LH    @10,CURRCPUA(,GLOSAPTR)                             0190
         LR    @06,@10                                             0190
         SLA   @06,2                                               0190
         L     @01,CVTPCCAT(,@09)                                  0190
         L     @01,PCCAT00P(@06,@01)                               0190
         L     @01,PCCAPSAV(,@01)                                  0190
         MVC   PSAACTCD(1,@01),PSAACTCD(PSAPTR)                    0190
*             WORKREG5=CURRCPUA;    /* LOAD ADDRESS OF CPU FOR SIGP  */
         LR    WORKREG5,@10                                        0191
*             GEN(SIGP REG0,WORKREG5,6(REG0));/* SIGP RESTART        */
         SIGP REG0,WORKREG5,6(REG0)
*             BC(8,INCRACPU);       /* BRANCH ON CONDITION CODE ZERO
*                                      TO INCREMENT TO THE NEXT CPU  */
         BC    8,INCRACPU                                          0193
*             RETCODE=20;           /* SET RETURN CODE 20 IN CALLER'S
*                                      R15                           */
         MVI   RETCODE(GLOSAPTR),X'14'                             0194
*           END;                                                   0195
*         ELSE                                                     0196
*           ;                       /* NULL ELSE                     */
@RF00188 DS    0H                                                  0197
*       END;                                                       0197
*     ELSE                                                         0198
*       ;                           /* NULL ELSE                     */
@RF00185 DS    0H                                                  0199
*INCRACPU:                                                         0199
*     CURRCPUA=CURRCPUA+1;          /* INCREMENT TO NEXT CPU         */
INCRACPU LA    @10,1                                               0199
         AH    @10,CURRCPUA(,GLOSAPTR)                             0199
         STH   @10,CURRCPUA(,GLOSAPTR)                             0199
*   END RESTLOOP;                   /* END RESTART LOOP              */
@DE00184 ICM   @10,3,RESTMASK(GLOSAPTR)                            0200
         BNZ   @DL00184                                            0200
*   RFY                                                            0201
*     REG0 UNRSTD;                  /* FREE R0 FOR USE               */
*                                                                  0202
*   /*****************************************************************/
*   /*                                                               */
*   /* THE OTHER CPU'S HAVE NOW BEEN RESTARTED. ESTABLISH            */
*   /* ADDRESSABILITY AND FINISH PROCESSING THIS CPU.                */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0202
*   LCCAPTR=PSALCCAV;               /* ADDRESSABILITY TO LCCA        */
         L     LCCAPTR,PSALCCAV(,PSAPTR)                           0202
*   PCCAPTR=PSAPCCAV;               /* ADDRESSABILITY TO PCCA        */
*                                                                  0203
         L     PCCAPTR,PSAPCCAV(,PSAPTR)                           0203
*   /*****************************************************************/
*   /*                                                               */
*   /* IF BADCLOCK SWITCH IS OFF, ADJUST JOB STEP TIMING             */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0204
*STORTODA:                                                         0204
*   IF BADCLOCK='0'B THEN                                          0204
STORTODA TM    BADCLOCK(GLOSAPTR),B'00010000'                      0204
         BNZ   @RF00204                                            0204
*     DO;                                                          0205
*       WORKREG5=ADDR(TODAFTER);    /* LOAD R5 WITH ADDR OF TODAFTER
*                                      FIELD IN CPU/REL SA           */
         L     @10,LCCACPUS(,LCCAPTR)                              0206
         L     WORKREG5,WSACREST(,@10)                             0206
         LA    WORKREG5,TODAFTER(,WORKREG5)                        0206
*       GEN(STCK 0(WORKREG5));      /* STORE TOD CLOCK IN TODAFTER   */
         STCK 0(WORKREG5)
*       BC(7,SETCOMP);              /* IF NOT CC0 BYPASS JOB STEP  0208
*                                      TIMING ADJUSTMENT AND GO SET
*                                      BIT ON IN THE COMPLETE MASK 0208
*                                      FOR THIS CPU                  */
*                                                                  0208
         BC    7,SETCOMP                                           0208
*       /*************************************************************/
*       /*                                                           */
*       /* THE FOLLOWING SEGMENT OF CODE WILL COMPUTE THE AMOUNT OF  */
*       /* TIME THE CPU('S) WERE IN THE STOPPED STATE AND ADJUST THE */
*       /* LCCADTOD FIELD FOR THE DISPATCHER. THE CHECK WILL BE MADE */
*       /* TO DETERMINE IF THE DISPATCHER WAS UPDATEING JOB STEP     */
*       /* TIMING AT THE TIME THE CPU WAS STOPPED. IF SO, I WILL SET */
*       /* THE DISPATCHER BACK TO THE BEGINNING OF THE JST           */
*       /* COMPUTATION CODE.                                         */
*       /*                                                           */
*       /*************************************************************/
*                                                                  0209
*       DTOD=DTOD+(HIAFTER-HIBEFOR);/* SUBTRACT TODBEFOR FROM      0209
*                                      TODAFTER AND ADD IT TO      0209
*                                      LCCADTOD                      */
         L     @10,LCCACPUS(,LCCAPTR)                              0209
         L     @10,WSACREST(,@10)                                  0209
         L     @10,HIAFTER(,@10)                                   0209
         SL    @10,HIBEFOR(,GLOSAPTR)                              0209
         L     @09,DTOD(,LCCAPTR)                                  0209
         ALR   @09,@10                                             0209
         ST    @09,DTOD(,LCCAPTR)                                  0209
*/* IF ITOD HAS BEEN SET, ADD ELAPSED TIME TO IT ALSO.  THIS IS FOR
*    DEPENDENCY IN SMF IEAQWAIT SO THAT IF THEY SUBTRACT LCCADTOD  0210
*    FROM LCCAITOD, THEY WILL BE INSURED THE ANSWER IS NOT NEGATIVE. */
*                                                                  0210
*       IF ITOD^=0                  /* IF ITOD IS SET        @YM07640*/
*         THEN                      /* THEN UPDATE IT        @YM07640*/
         L     @09,ITOD(,LCCAPTR)                                  0210
         LTR   @09,@09                                             0210
         BZ    @RF00210                                            0210
*         ITOD=ITOD+(HIAFTER-HIBEFOR);/*                     @YM07640*/
*                                                                  0211
         ALR   @09,@10                                             0211
         ST    @09,ITOD(,LCCAPTR)                                  0211
*       /*************************************************************/
*       /*                                                           */
*       /* DETERMINE IF DISPATCHER IS IN JST WINDOW BY TESTING THE   */
*       /* INSTRUCTION ADDRESS IN THE PSW STORED WHEN CPU WAS STOPPED*/
*       /*                                                           */
*       /*************************************************************/
*                                                                  0212
*       IF(RESUMEIC>ADDR(IEAVEDS1))&(RESUMEIC<ADDR(IEAVEDS2)) THEN 0212
@RF00210 L     @10,RESUMEIC(,PSAPTR)                               0212
         L     @09,@CV00066                                        0212
         CLR   @10,@09                                             0212
         BNH   @RF00212                                            0212
         L     @09,@CV00067                                        0212
         CLR   @10,@09                                             0212
         BNL   @RF00212                                            0212
*         RESUMEIC=ADDR(IEAVEDS1);  /* IF IN WINDOW SET DISPATCHER TO
*                                      BEGINNING OF WINDOW           */
         L     @10,@CV00066                                        0213
         ST    @10,RESUMEIC(,PSAPTR)                               0213
*       ELSE                                                       0214
*         ;                         /* NULL ELSE                     */
@RF00212 DS    0H                                                  0215
*     END;                          /* END JST ADJUSTMENT            */
*   ELSE                                                           0216
*     ;                             /* NULL ELSE                     */
@RF00204 DS    0H                                                  0217
*SETCOMP:                                                          0217
*   VIRTUAL0->                      /* ADDR OF EXECUTING CPU PSA     */
*       PSAWTCOD='';                /* CLEAR THE FLAG        @ZA06975*/
SETCOMP  SLR   @10,@10                                             0217
         SLR   @09,@09                                             0217
         ST    @09,PSAWTCOD(,@10)                                  0217
*   COMPMASK=(COMPMASK×PCCACAFM);   /* SET BIT ON IN COMPLETE MASK 0218
*                                      FOR THIS CPU                  */
         OC    COMPMASK(2,GLOSAPTR),PCCACAFM(PCCAPTR)              0218
*   WORKREG5=ADDR(GPRSAVE);         /* LOAD ADDR OF GP REG SAVE AREA
*                                      THAT IS IN CPU/REL SA         */
         L     @10,LCCACPUS(,LCCAPTR)                              0219
         L     WORKREG5,WSACREST(,@10)                             0219
*   GEN(LM 0,15,0(WORKREG5));       /* RESTORE GP REGS FROM CPU/REL
*                                      SAVE AREA                     */
*                                                                  0220
         LM 0,15,0(WORKREG5)
*   /*****************************************************************/
*   /*                                                               */
*   /* **CAUTION*** THE CONTENTS OF R2 ARE UNKNOWN AFTER RESTORING   */
*   /* REGISTERS. THE FOLLOWING LPSW INSTRUCTION MUST BE GENERATED TO*/
*   /* CAUSE THE ASSEMBLER TO USE 0 AND NOT R2 AS A BASE.            */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0221
*   GEN(LPSW PSASRPSW);             /* LOAD RESUME PSW FROM PSA. THIS
*                                      CPU IS NOW OFF AND RUNNING  0221
*                                      WHATEVER TASK IT WAS DOING  0221
*                                      BEFORE BEING STOPPED. IF IT IS
*                                      MASTER CPU IT WILL EXECUTE THE
*                                      CLEANUP CODE                  */
         LPSW PSASRPSW
*                                                                  0222
*   /*****************************************************************/
*   /*                                                               */
*   /* THIS SEGMENT OF THE CLEANUP CODE WILL BE ENTERED HERE IF MY   */
*   /* FRR GETS CONTROL                                              */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0222
*FRRENTRY:                                                         0222
*   RFY                                                            0222
*    (FRRPAPTR,                                                    0222
*     REG1,                                                        0222
*     REG14) RSTD;                  /* RESTRICT R4, R14, AND R1      */
FRRENTRY DS    0H                                                  0223
*   GENERATE;                                                      0223
         L     FRRPAPTR,0(REG1)     LOAD R4 WITH ADDR OF PARM AREA
         L     BASEREG,0(FRRPAPTR)  RESTORE BASEREG R12
         L     GLOSAPTR,4(FRRPAPTR) LOAD R11 WITH ADDR OF GLOBAL SA
*   RFY                                                            0224
*     FRRPAPTR UNRSTD;              /* FREE R4 FOR USE               */
*   WORKREG5=REG14;                 /* SAVE RTMS RETURN ADDR IN R5.
*                                      R14 WILL BE USED ACROSS THE 0225
*                                      SETRP EXPANSION. R5 WILL BE 0225
*                                      USED TO RETURN TO RTM         */
*                                                                  0225
         LR    WORKREG5,REG14                                      0225
*   /*****************************************************************/
*   /*                                                               */
*   /* DETERMINE IF FRR HAS BEEN ENTERED FOR THE 2ND TIME. IF THIS IS*/
*   /* A RECURSION ENTRY THEN PERCOLATE.                             */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0226
*   IF FRRENTER='1'B THEN           /* IF THIS IS 2ND TIME FRR WAS 0226
*                                      ENTERED,                      */
         TM    FRRENTER(GLOSAPTR),B'01000000'                      0226
         BNO   @RF00226                                            0226
*     DO;                           /* SETRP TO PERCOLATE            */
*       DO;                         /* SETRP RECORD(YES)RC(0)        */
*         RESPECIFY                                                0229
*          (GPR00P,                                                0229
*           GPR01P,                                                0229
*           GPR14P,                                                0229
*           GPR15P) RSTD;                                          0229
*         GPR01P->SDWARCDE=0;       /* SAVE RC VALUE                 */
         MVI   SDWARCDE(GPR01P),X'00'                              0230
*         GPR01P->SDWARCRD='1'B;    /* TURN ON RECORD INDICATOR      */
         OI    SDWARCRD(GPR01P),B'10000000'                        0231
*         RESPECIFY                                                0232
*          (GPR00P,                                                0232
*           GPR01P,                                                0232
*           GPR14P,                                                0232
*           GPR15P) UNRSTD;                                        0232
*       END;                        /* NOTIFY RTM TO CONTINUE      0233
*                                      TERMINATION                   */
*       GEN(BR 5);                  /* RETURN TO RTM                 */
         BR 5
*     END;                                                         0235
*   ELSE                                                           0236
*     ;                             /* NULL ELSE                     */
@RF00226 DS    0H                                                  0237
*   RFY                                                            0237
*     SDWAPTR RSTD;                 /* RESTRICT R10                  */
*   SDWAPTR=REG1;                   /* LOAD R10 WITH ADDR OF SDWA FOR
*                                      MAPPING ADDRESSABILITY        */
         LR    SDWAPTR,REG1                                        0238
*   RFY                                                            0239
*     REG1 UNRSTD;                  /* FREE R1 FOR USE               */
*   FRRENTER='1'B;                  /* SET SWITCH TO INDICATE THAT 0240
*                                      FRR WAS ENTERED               */
         OI    FRRENTER(GLOSAPTR),B'01000000'                      0240
*   RETCODE=16;                     /* SET RETURN CODE 16 INTO     0241
*                                      CALLER'S R15 TO INDICATE    0241
*                                      UNEXPECTED ERROR              */
*                                                                  0241
         MVI   RETCODE(GLOSAPTR),X'10'                             0241
*   /*****************************************************************/
*   /*                                                               */
*   /* THIS SEGMENT OF CLEANUP CODE WILL BE ENTERED HERE IF I DETECT */
*   /* ANY ERROR CONDITIONS DURING MY PROCESSING. TEST SYSEV2FG TO   */
*   /* DETERMINE IF THE 2ND SYSEVENT HAS BEEN ISSUED.                */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0242
*ERRCLNUP:                                                         0242
*   IF SYSEV2FG='0'B THEN                                          0242
ERRCLNUP TM    SYSEV2FG(GLOSAPTR),B'00000010'                      0242
         BNZ   @RF00242                                            0242
*     DO;                                                          0243
*       RFY                                                        0244
*         REGSAPTR RSTD;            /* RESTRICT R13                  */
*       REGSAPTR=ADDR(BEREGSA);     /* LOAD R13 WITH ADDRESS OF 18 WD
*                                      SAVE AREA FOR BRANCH ENTRY  0245
*                                      INTO SRM                      */
         LA    REGSAPTR,BEREGSA(,GLOSAPTR)                         0245
*       GEN(SYSEVENT SYQSCCMP,ENTRY=BRANCH);/* NOTIFY SRM THAT ALL 0246
*                                      CPUS ARE ABOUT TO BE RESTARTED*/
         SYSEVENT SYQSCCMP,ENTRY=BRANCH
*       RFY                                                        0247
*         REGSAPTR UNRSTD;          /* FREE R13 FOR USE              */
*     END;                                                         0248
*   ELSE                                                           0249
*     ;                             /* NULL ELSE                     */
@RF00242 DS    0H                                                  0250
*   RESTDONE='1'B;                  /* SET SWITCH TO PREVENT CPUS  0250
*                                      FROM BEING RESTARTED IN THE 0250
*                                      FLIH                          */
*                                                                  0250
         OI    RESTDONE(GLOSAPTR),B'00100000'                      0250
*   /*****************************************************************/
*   /*                                                               */
*   /* DETERMINE IF I AM AN MP MACHINE. IF NOT MP GO TO NORMAL       */
*   /* CLEANUP AND EXIT.                                             */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0251
*   IF CSDMP='0'B THEN                                             0251
         L     @15,CVTPTR                                          0251
         L     @15,CVTCSD(,@15)                                    0251
         TM    CSDMP(@15),B'10000000'                              0251
         BZ    @RT00251                                            0251
*     GOTO IEEDSSRS;                /* NOT MP, GO SET 2ND DSS HOOK IN
*                                      THE NORMAL CLEANUP            */
*   ELSE                                                           0253
*     ;                             /* NULL ELSE                     */
*   STAP(MSTRADDR);                 /* SAVE THE ADDRESS OF CPU I'M 0254
*                                      RUNNING ON IN CASE I'VE BEEN
*                                      SWITCHED BY ACR               */
         STAP  MSTRADDR(GLOSAPTR)                                  0254
*   CURRCPUA=0;                     /* SET CURRENT CPU ADDRESS TO  0255
*                                      ZERO                          */
*                                                                  0255
         SLR   @15,@15                                             0255
         STH   @15,CURRCPUA(,GLOSAPTR)                             0255
*   /*****************************************************************/
*   /*                                                               */
*   /* THIS SEGMENT OF CODE WILL TEST ALL POSSIBLE CPU'S FOR ONLINE. */
*   /* THE ONLINE CPU'S WILL BE STARTED OR RESTARTED DEPENDING ON    */
*   /* WHETHER THEIR RESPECTIVE BIT IS SET IN THE RESTART MASK       */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0256
*   DO WHILE(CPUID<MAXCPUS);        /* LOOP UNTIL ALL CPUS HAVE BEEN
*                                      TESTED FOR ONLINE.            */
*                                                                  0256
         B     @DE00256                                            0256
@DL00256 DS    0H                                                  0257
*     /***************************************************************/
*     /*                                                             */
*     /* DETERMINE IF THE CURRENT CPU BEING PROCESSED IS THE MASTER. */
*     /* IF NOT THE MASTER THEN PROCESS IT. IF IT IS THE MASTER      */
*     /* INCREMENT TO THE NEXT CPU.                                  */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0257
*     IF MSTRADDR^=CURRCPUA THEN                                   0257
         CLC   MSTRADDR(2,GLOSAPTR),CURRCPUA(GLOSAPTR)             0257
         BE    @RF00257                                            0257
*       DO;                         /* INDEX INTO THE PCCAVT AND   0258
*                                      EXTABLISH ADDRESSABILITY TO 0258
*                                      THE CURRENT CPU'S PCCA        */
*         PCCAPTR=PCCAT00P(CPUID+1);/* INDEX INTO TABLE              */
*                                                                  0259
         SLR   @15,@15                                             0259
         IC    @15,CPUID(,GLOSAPTR)                                0259
         LR    @09,@15                                             0259
         SLA   @09,2                                               0259
         L     @04,CVTPTR                                          0259
         L     @01,CVTPCCAT(,@04)                                  0259
         L     PCCAPTR,PCCAT00P(@09,@01)                           0259
*         /***********************************************************/
*         /*                                                         */
*         /* DETERMINE IF CPU IS ALIVE BY TESTING ALIVE MASK IN THE  */
*         /* CSD. IF THE CPU IS ALIVE PROCESS IT, IF NOT INCREMENT TO*/
*         /* THE NEXT CPU.                                           */
*         /*                                                         */
*         /***********************************************************/
*                                                                  0260
*         IF(CSDCPUAL&BITMASK(CPUID+1))^=0 THEN                    0260
         L     @09,CVTCSD(,@04)                                    0260
         ALR   @15,@15                                             0260
         LA    @06,BITMASK(@15)                                    0260
         SLR   @15,@15                                             0260
         ICM   @15,3,0(@06)                                        0260
         SLR   @06,@06                                             0260
         ICM   @06,3,CSDCPUAL(@09)                                 0260
         NR    @15,@06                                             0260
         LTR   @15,@15                                             0260
         BZ    @RF00260                                            0260
*ALIVEDO:                                                          0261
*           DO;                     /* DO IF CPU IS ALIVE            */
ALIVEDO  DS    0H                                                  0262
*             RFY                                                  0262
*               REG1 RSTD;          /* RESTRICT R1                   */
*             REG1=PCCAPTR;         /* LOAD R1 WITH CPU'S PCCA     0263
*                                      ADDRESS FOR SIGP              */
*                                                                  0263
         LR    REG1,PCCAPTR                                        0263
*             /*******************************************************/
*             /*                                                     */
*             /* DETERMINE IF CPU IS IN THE RESTART MASK             */
*             /*                                                     */
*             /*******************************************************/
*                                                                  0264
*             IF(RESTMASK&BITMASK(CPUID+1))^=0 THEN                0264
         SLR   @15,@15                                             0264
         IC    @15,CPUID(,GLOSAPTR)                                0264
         ALR   @15,@15                                             0264
         LA    @09,BITMASK(@15)                                    0264
         SLR   @15,@15                                             0264
         ICM   @15,3,0(@09)                                        0264
         SLR   @09,@09                                             0264
         ICM   @09,3,RESTMASK(GLOSAPTR)                            0264
         NR    @15,@09                                             0264
         LTR   @15,@15                                             0264
         BZ    @RF00264                                            0264
*               DO;                                                0265
*                 GEN(DSGNL RESTART,CPU=(1));/* YES,CPU IS IN RESTART
*                                      MASK. SIGP RESTART AND IGNORE
*                                      ERRORS                        */
         DSGNL RESTART,CPU=(1)
*                 RESTMASK=(RESTMASK&&BITMASK(CPUID+1));/* CLEAR BIT
*                                      IN RESTMASK                   */
         SLR   @15,@15                                             0267
         IC    @15,CPUID(,GLOSAPTR)                                0267
         ALR   @15,@15                                             0267
         LA    @09,BITMASK(@15)                                    0267
         XC    RESTMASK(2,GLOSAPTR),0(@09)                         0267
*               END;                                               0268
*             ELSE                                                 0269
*               GEN(DSGNL START,CPU=(1));/* NO, CPU NOT IN RESTART 0269
*                                      MASK. SIGP START, IGNORE    0269
*                                      ERRORS                        */
         B     @RC00264                                            0269
@RF00264 DS    0H                                                  0269
         DSGNL START,CPU=(1)
*             RFY                                                  0270
*               REG1 UNRSTD;        /* FREE R1 FOR USE               */
@RC00264 DS    0H                                                  0271
*           END ALIVEDO;            /* END ALIVE DO GROUP            */
*         ELSE                                                     0272
*           ;                       /* NULL ELSE, CPU NOT ALIVE      */
@RF00260 DS    0H                                                  0273
*       END;                                                       0273
*     ELSE                                                         0274
*       ;                           /* NULL ELSE, CURRENT = MASTER   */
@RF00257 DS    0H                                                  0275
*     CURRCPUA=CURRCPUA+1;          /* INCREMENT TO NEXT CPU         */
         LA    @15,1                                               0275
         AH    @15,CURRCPUA(,GLOSAPTR)                             0275
         STH   @15,CURRCPUA(,GLOSAPTR)                             0275
*   END;                                                           0276
*                                                                  0276
@DE00256 CLC   CPUID(1,GLOSAPTR),MAXCPUS(GLOSAPTR)                 0276
         BL    @DL00256                                            0276
*   /*****************************************************************/
*   /*                                                               */
*   /* CLEANUP WILL BE ENTERED AT THIS POINT FOR NORMAL ENTRY. IF ALL*/
*   /* OF THE CPU'S HAVE NOT SET THEIR RESPECTIVE BITS IN THE        */
*   /* COMPLETE MASK, WE WILL LOOP HERE FOR APPROXIMATELY 2 MILLION  */
*   /* INSTRUCTIONS WAITING FOR THEM TO COMPLETE                     */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0277
*NRMCLNUP:                                                         0277
*   RFY                                                            0277
*     REG1 RSTD;                    /* RESTRICT REGISTER 1           */
NRMCLNUP DS    0H                                                  0278
*   IF COMPMASK^=CSDCPUAL THEN      /* HAVE ALL CPUS SET COMPLETE  0278
*                                      BIT?                          */
         L     @15,CVTPTR                                          0278
         L     @15,CVTCSD(,@15)                                    0278
         CLC   COMPMASK(2,GLOSAPTR),CSDCPUAL(@15)                  0278
         BE    @RF00278                                            0278
*     DO REG1=500000 TO 0 BY-1;     /* DO IF CPUS NOT COMPLETE       */
         L     REG1,@CF02329                                       0279
@DL00279 DS    0H                                                  0280
*       GEN(NOPR 0);                /* NOOP LOOP                     */
         NOPR 0
*     END;                                                         0281
         BCTR  REG1,0                                              0281
         LTR   REG1,REG1                                           0281
         BNM   @DL00279                                            0281
*   ELSE                                                           0282
*     ;                             /* NULL ELSE                     */
@RF00278 DS    0H                                                  0283
*IEEDSSRS:                                                         0283
*   GEN(NOPR 0);                    /* DSS HOOK--MAY GET PROBLEM   0283
*                                      STATE AND PER ENABLED         */
IEEDSSRS NOPR 0
*   REG1=SDWAPTR;                   /* LOAD R1 WITH ADDR OF SDWA FOR
*                                      RTM                           */
         LR    REG1,SDWAPTR                                        0284
*   RFY                                                            0285
*     SDWAPTR UNRSTD;               /* FREE R10 FOR USE              */
*                                                                  0285
*   /*****************************************************************/
*   /*                                                               */
*   /* DETERMINE IF MY FRR WAS ENTERED BY TESTING SWITCH IN THE      */
*   /* GLOBAL WORK AREA                                              */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0286
*   IF FRRENTER='1'B THEN                                          0286
         TM    FRRENTER(GLOSAPTR),B'01000000'                      0286
         BNO   @RF00286                                            0286
*     DO;                                                          0287
*       RUBFLAGS='FFFF'X;           /* RUB FLAGS = FFFF (SAVE ALL  0288
*                                      REGS)                         */
         MVC   RUBFLAGS(2,GLOSAPTR),@CH02332                       0288
*       GEN(STM REG0,REG15,RETRYREG(GLOSAPTR));/* STORE REGS FOR   0289
*                                      RETRY                         */
         STM REG0,REG15,RETRYREG(GLOSAPTR)
*       DO;                         /* SETRP RETREGS(YES)RUB(RUBDATA)
*                                      RC(4)RETADDR(RELSEFRR)RECORD(Y
*                                      ES)                           */
*         RESPECIFY                                                0291
*          (GPR00P,                                                0291
*           GPR01P,                                                0291
*           GPR14P,                                                0291
*           GPR15P) RSTD;                                          0291
*         GPR01P->SDWARCDE=4;       /* STORE RC INTO SDWA            */
         MVI   SDWARCDE(GPR01P),X'04'                              0292
*         GPR01P->SDWARTYA=ADDR(RELSEFRR);/* SAVE RETRY ADDRESS      */
         LA    @10,RELSEFRR                                        0293
         ST    @10,SDWARTYA(,GPR01P)                               0293
*         GPR01P->SDWARCRD='1'B;    /* TURN ON RECORD INDICATOR      */
*         GPR01P->SDWAUPRG='1'B;    /* TURN ON RETREGS INDICATOR     */
         OI    SDWARCRD(GPR01P),B'10001000'                        0295
*         GPR15P=ADDR(RUBDATA);     /* GET PTR TO REG UPDATE BLOCK   */
         LA    GPR15P,RUBDATA(,GLOSAPTR)                           0296
*         GPR00P=GPR15P->I015F;     /* ACCESS REGISTER BIT PATTERN   */
         LH    GPR00P,I015F(,GPR15P)                               0297
*         GPR15P=GPR15P+2;          /* CREATE PTR TO USER REG VALUES */
         AH    GPR15P,@CH00071                                     0298
*         GPR14P=ADDR(GPR01P->SDWASRSV);/* CREATE PTR TO SDWA SAVE 0299
*                                      AREA                          */
         LA    GPR14P,SDWASRSV(,GPR01P)                            0299
*         GEN(SLL   0,16);          /* SHIFT BIT PATTERN TO HIGH   0300
*                                      ORDER                         */
         SLL   0,16
*R0004:                                                            0301
*         GEN FLOWS(I0004);                                        0301
R0004    DS    0H                                                  0301
         ALR   0,0                    SHIFT BIT TO SIGN POSITION
         BC    12,I0004               BRANCH IF BIT NOT ON
         MVC   0(4,14),0(15)          MODIFY REGISTER IN SDWA
         LA    15,4(15)               UPDATE POINTER
*I0004:                                                            0302
*         GENERATE FLOWS(R0004);                                   0302
I0004    DS    0H                                                  0302
         LA    14,4(14)               UPDATE PTR IN SDWA
         BC    5,R0004                TEST ALR CONDITION CODE TO TEST
*                                     IF ALL BITS EXHAUSTED
*         RESPECIFY                                                0303
*          (GPR00P,                                                0303
*           GPR01P,                                                0303
*           GPR14P,                                                0303
*           GPR15P) UNRSTD;                                        0303
*       END;                        /* NOTIFY RTM TO RETRY           */
*       GEN(BR WORKREG5);           /* RETURN TO RTM VIA R5. R14 IS
*                                      USED ACROSS THE SETRP       0305
*                                      EXPANSION                     */
         BR WORKREG5
*     END;                                                         0306
*   ELSE                                                           0307
*     ;                             /* NULL ELSE                     */
@RF00286 DS    0H                                                  0308
*RELSEFRR:                                                         0308
*   GEN(SETFRR D,WRKREGS=(WORKREG5,WORKREG6));/* RELEASE MY FRR FROM
*                                      THE STACK                     */
RELSEFRR SETFRR D,WRKREGS=(WORKREG5,WORKREG6)
*   GENERATE;                                                      0309
         LM    REG0,REG15,REGSAVE(GLOSAPTR) RESTORE CALLERS REGS
         BR    REG14                   RETURN TO CALLER
*                                                                  0310
*/*** STOPSTOR INTERNAL PROCEDURE ************************************/
*/*                                                                  */
*/*  THIS ROUTINE WILL STOP THE CURRENT CPU BEING PROCESSED AND STORE*/
*/*  IT'S STATUS AWAY IN STATUSSA IF NEEDED.  IF IT DETERMINES THAT  */
*/*  IT CANNOT COMPLETE IT'S NORMAL PROCESSING IT WILL SET THE       */
*/*  APPROPRIATE ERROR RETURN CODE IN THE CALLER'S R15 AND RETURN TO */
*/*  THE MAINLINE                                                    */
*/*                                                                  */
*/********************************************************************/
*                                                                  0310
*STOPSTOR:                                                         0310
*   PROC OPTIONS(NOSAVE,NOSAVEAREA);                               0310
STOPSTOR DS    0H                                                  0311
*   RFY                                                            0311
*    (PCCAPTR,                                                     0311
*     LCCAPTR,                                                     0311
*     PSAPTR,                                                      0311
*     REG1,                                                        0311
*     REG14,                                                       0311
*     REG15,                                                       0311
*     WORKREG5,                                                    0311
*     REG0) RSTD;                   /* THE FOLLOWING REGS ARE      0311
*                                      RESTRICTED. 0,1,2,5,7,8,14, 0311
*                                      AND 15                        */
*   REG14SAV=REG14;                 /* SAVE MAINLINE RETURN ADDRESS
*                                      IN GLOBAL SA                  */
         ST    REG14,REG14SAV(,GLOSAPTR)                           0312
*   RFY                                                            0313
*     REG14 UNRSTD;                 /* FREE R14 FOR USE              */
*SSSLOOP:                                                          0314
*   DO WHILE ENDSSS='0'B;           /* IF MCEL'S ARE DISABLED THIS DO
*                                      WHILE WILL BE EXECUTED TWICE,
*                                      OTHERWISE ONCE                */
*                                                                  0314
SSSLOOP  B     @DE00314                                            0314
@DL00314 DS    0H                                                  0315
*     /***************************************************************/
*     /*                                                             */
*     /* IF MCKTEST2 IS ON THIS IS THE 2ND TIME THROUGH STOP AND     */
*     /* STORE DO LOOP                                               */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0315
*     IF MCKTEST2='1'B THEN                                        0315
         TM    MCKTEST2(GLOSAPTR),B'10000000'                      0315
         BNO   @RF00315                                            0315
*       DO;                                                        0316
*         ENDSSS='1'B;              /* SET END STOP AND STORE ON, TO
*                                      END DO LOOP                   */
         OI    ENDSSS(GLOSAPTR),B'00001000'                        0317
*         PCCAPTR=WORKREG5;         /* RE-ESTABLISH ADDRESSABILITY TO
*                                      CURRCPUA PCCA                 */
         LR    PCCAPTR,WORKREG5                                    0318
*       END;                                                       0319
*     ELSE                                                         0320
*       ;                           /* NULL ELSE                     */
@RF00315 DS    0H                                                  0321
*     REG1=PCCAPTR;                 /* ADDRESS OF CURRCPUA'S PCCA  0321
*                                      INTO R1 FOR SIGP              */
         LR    REG1,PCCAPTR                                        0321
*     GEN(DSGNL SSS,CPU=(1));       /* ISSUE STOP AND STORE STATUS   */
*                                                                  0322
         DSGNL SSS,CPU=(1)
*     /***************************************************************/
*     /*                                                             */
*     /* IF NOT RETURN CODE ZERO FROM SIGP THEN SET ERROR RETURN CODE*/
*     /* AND RETURN TO MAINLINE, OTHERWISE CONTINUE.                 */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0323
*     IF REG15^=0 THEN                                             0323
         LTR   REG15,REG15                                         0323
         BZ    @RF00323                                            0323
*       DO;                                                        0324
*         RETCODE=12;               /* SET RETURN CODE 12            */
         MVI   RETCODE(GLOSAPTR),X'0C'                             0325
*         GOTO RTNSETUP;            /* GO PREPARE FOR RETURN TO    0326
*                                      CALLER                        */
         B     RTNSETUP                                            0326
*       END;                                                       0327
*     ELSE                                                         0328
*       ;                           /* NULL ELSE                     */
@RF00323 DS    0H                                                  0329
*SENSLOOP:                                                         0329
*     DO WHILE ENDSENSE='0'B;       /* LOOP ON SIGP SENSE UNTIL CPU
*                                      EITHER STOPS OR CHECK STOPS   */
SENSLOOP B     @DE00329                                            0329
@DL00329 DS    0H                                                  0330
*       REG1=PCCAPTR;               /* ADDRESS OF CURRCPUA'S PCCA  0330
*                                      INTO R1 FOR SIGP              */
         LR    REG1,PCCAPTR                                        0330
*       GEN(DSGNL SENSE,CPU=(1));   /* ISSUE SIGP SENSE              */
*                                                                  0331
         DSGNL SENSE,CPU=(1)
*       /*************************************************************/
*       /*                                                           */
*       /* IF RETURN CODE ZERO OR FOUR FROM IPC THEN REISSUE SIGP    */
*       /* SENSE. IF NOT ZERO OR FOUR SET SWITCH TO DROP OUT OF DO   */
*       /* LOOP AND TEST FOR RETURN CODE EIGHT.                      */
*       /*                                                           */
*       /*************************************************************/
*                                                                  0332
*       IF(REG15^=0)&(REG15^=4) THEN                               0332
         LTR   REG15,REG15                                         0332
         BZ    @RF00332                                            0332
         CH    REG15,@CH00060                                      0332
         BE    @RF00332                                            0332
*         ENDSENSE='1'B;            /* SET SWITCH TO END DO LOOP     */
         OI    ENDSENSE(GLOSAPTR),B'00000100'                      0333
*       ELSE                                                       0334
*         ;                         /* NULL ELSE                     */
@RF00332 DS    0H                                                  0335
*     END SENSLOOP;                 /* END SENSE DO LOOP             */
*                                                                  0335
@DE00329 TM    ENDSENSE(GLOSAPTR),B'00000100'                      0335
         BZ    @DL00329                                            0335
*     /***************************************************************/
*     /*                                                             */
*     /* IF RETURN CODE EIGHT THEN R0 CONTAINS STATUS INFORMATION. IF*/
*     /* NOT EIGHT SET ERROR RETURN CODE AND RETURN TO MAINLINE      */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0336
*     IF REG15^=8 THEN                                             0336
         CH    REG15,@CH00052                                      0336
         BE    @RF00336                                            0336
*       DO;                                                        0337
*         RETCODE=12;               /* SET RETURN CODE 12            */
         MVI   RETCODE(GLOSAPTR),X'0C'                             0338
*         GOTO RTNSETUP;            /* GO SET UP FOR RETURN TO     0339
*                                      MAINLINE                      */
         B     RTNSETUP                                            0339
*       END;                                                       0340
*     ELSE                                                         0341
*       ;                           /* NULL ELSE                     */
@RF00336 DS    0H                                                  0342
*     TEMPWORK=REG0;                /* STORE STATUS FROM R0 INTO   0342
*                                      TEMPWORK (GLOBAL SA)          */
*                                                                  0342
         ST    REG0,TEMPWORK(,GLOSAPTR)                            0342
*     /***************************************************************/
*     /*                                                             */
*     /* DETERMINE IF CPU IS IN CHECK STOP BY TESTING CKSTOP, BIT 27 */
*     /* OF TEMPWORK                                                 */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0343
*     IF CKSTOP='1'B THEN                                          0343
         TM    CKSTOP(GLOSAPTR),B'00010000'                        0343
         BNO   @RF00343                                            0343
*       DO;                                                        0344
*         RETCODE=8;                /* INDICATE CK STOP BY SETTING 0345
*                                      RETURN CODE 8                 */
         MVI   RETCODE(GLOSAPTR),X'08'                             0345
*         GOTO RTNSETUP;            /* GO SET UP FOR RETURN TO     0346
*                                      MAINLINE                      */
         B     RTNSETUP                                            0346
*       END;                                                       0347
*     ELSE                                                         0348
*       ;                           /* NULL ELSE                     */
*                                                                  0348
@RF00343 DS    0H                                                  0349
*     /***************************************************************/
*     /*                                                             */
*     /* DETERMINE IF CPU IS IN STOPPED STATE BY TESTING BIT 25 OF   */
*     /* TEMPWORK(STOPPED). IF NOT STOPPED SET ERROR RETURN CODE AND */
*     /* RETURN TO MAINLINE.                                         */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0349
*     IF STOPPED^='1'B THEN                                        0349
         TM    STOPPED(GLOSAPTR),B'01000000'                       0349
         BO    @RF00349                                            0349
*       DO;                                                        0350
*         RETCODE=12;               /* SET RETURN CODE 12            */
         MVI   RETCODE(GLOSAPTR),X'0C'                             0351
*         GOTO RTNSETUP;            /* GO SET UP FOR RETURN TO     0352
*                                      MAINLINE                      */
         B     RTNSETUP                                            0352
*       END;                                                       0353
*     ELSE                                                         0354
*       ;                           /* NULL ELSE                     */
@RF00349 DS    0H                                                  0355
*     WORKREG5=PCCAPTR;             /* SAVE ADDRESS OF CURRCPUA'S  0355
*                                      PCCA                          */
         LR    WORKREG5,PCCAPTR                                    0355
*     REG15=0;                      /* SET ZERO VALUE        @ZD03005*/
         SLR   REG15,REG15                                         0356
*     PCCAPTR=REG15->PSAPCCAV;      /* ESTABLISH ADDRESSABILITY TO MY
*                                      PCCA                  @ZD03005*/
         L     PCCAPTR,PSAPCCAV(,REG15)                            0357
*     PSAPTR=PCCAPSAV;              /* BASE PSA MAPPING ON THE     0358
*                                      VIRTUAL ADDRESS OF MY PSA FOR
*                                      REVERSE PREFIXING. THIS WILL
*                                      ALLOW ME TO ADDRESS FIELDS IN
*                                      ABSOLUTE LO CORE.             */
*                                                                  0358
         L     PSAPTR,PCCAPSAV(,PCCAPTR)                           0358
*     /***************************************************************/
*     /*                                                             */
*     /* IF MACHINE CHECKS ARE MASKED OFF OR IF MACHINE CHECK        */
*     /* EXTENDED LOGOUTS ARE DISABLED, WE CANNOT STOP THE CPU AS    */
*     /* SOMEBODY IS DEPENDENT ON THOSE AREAS AND THEY COULD BE      */
*     /* OVERLAYED ACROSS THE STOPPED STATE. DETERMINE IF MACHINE    */
*     /* CHECKS ARE DISABLED BY TESTING PSW BIT 13 IN THE CURRENT PSW*/
*     /* JUST STORED                                                 */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0359
*     IF MCKBIT13='0'B THEN                                        0359
         TM    MCKBIT13(PSAPTR),B'00000100'                        0359
         BZ    @RT00359                                            0359
*       GOTO MCHECK2;               /* GO TEST FOR 2ND TIME THRU     */
*     ELSE                                                         0361
*       ;                           /* NULL ELSE                     */
*                                                                  0361
*     /***************************************************************/
*     /*                                                             */
*     /* DETERMINE IF MACHINE CHECK EXTENDED LOGOUTS ARE DISABLED BY */
*     /* TESTING CONTROL REG 14 BITS 0 AND 8. IF THEY ARE ZERO, THEN */
*     /* LOGOUTS ARE DISABLED.                                       */
*     /*                                                             */
*     /***************************************************************/
*                                                                  0362
*     IF(SMCELBIT='0'B)&(AMCELBIT='0'B) THEN                       0362
         TM    SMCELBIT(PSAPTR),B'01000000'                        0362
         BNZ   @RF00362                                            0362
         TM    AMCELBIT(PSAPTR),B'10000000'                        0362
         BNZ   @RF00362                                            0362
*DISABLED:                                                         0363
*       DO;                         /* DO IF LOGOUTS ARE DISABLED    */
*                                                                  0363
DISABLED DS    0H                                                  0364
*         /***********************************************************/
*         /*                                                         */
*         /* IF THIS IS THE 2ND TIME WE'VE TESTED AND MCEL'S ARE     */
*         /* STILL DISABLED WE WILL RETURN TO MAINLINE AND RESTART   */
*         /* ANY CPU'S ALREADY STOPPED.                              */
*         /*                                                         */
*         /***********************************************************/
*                                                                  0364
*MCHECK2:                                                          0364
*         IF MCKTEST2='1'B THEN                                    0364
MCHECK2  TM    MCKTEST2(GLOSAPTR),B'10000000'                      0364
         BNO   @RF00364                                            0364
*           DO;                     /* DO FOR 2ND TIME THRU          */
*             RETCODE=4;            /* SET RETURN CODE 4 TO INDICATE
*                                      A CPU WAS DISABLED FOR MCEL'S.*/
         MVI   RETCODE(GLOSAPTR),X'04'                             0366
*             GOTO RTNSETUP;        /* GO SET UP FOR RETURN TO     0367
*                                      MAINLINE                      */
         B     RTNSETUP                                            0367
*           END;                                                   0368
*         ELSE                                                     0369
*           ;                       /* NULL ELSE                     */
*                                                                  0369
@RF00364 DS    0H                                                  0370
*         /***********************************************************/
*         /*                                                         */
*         /* THIS IS THE 1ST TIME WE'VE TESTED AND MCEL'S ARE        */
*         /* DISABLED. WE WILL RESTART THE CPU AND GIVE THE          */
*         /* DISABLEMENT AN OPPORTUNITY TO BE CLEARED.               */
*         /*                                                         */
*         /***********************************************************/
*                                                                  0370
*         MCKTEST2='1'B;            /* SWITCH TO INDICATE WE'VE BEEN
*                                      THRU ONCE BEFORE              */
*         ENDSENSE='0'B;            /* CLEAR SENSE LOOP CONTROL    0371
*                                      SWITCH FOR 2ND TIME THRU      */
         OI    MCKTEST2(GLOSAPTR),B'10000000'                      0371
         NI    ENDSENSE(GLOSAPTR),B'11111011'                      0371
*         REG1=WORKREG5;            /* LOAD R1 WITH THE ADDRESS OF 0372
*                                      CURRCPUA'S PCCA FOR SIGP      */
         LR    REG1,WORKREG5                                       0372
*         GEN(DSGNL START,CPU=(1)); /* SIGP START CURRCPUA           */
*                                                                  0373
         DSGNL START,CPU=(1)
*         /***********************************************************/
*         /*                                                         */
*         /* IF NOT RETURN CODE ZERO FROM SIGP START, GO SET RETURN  */
*         /* CODE 12 IN CALLER'S R15 AND RETURN TO MAINLINE.         */
*         /*                                                         */
*         /***********************************************************/
*                                                                  0374
*         IF REG15^=0 THEN                                         0374
         LTR   REG15,REG15                                         0374
         BZ    @RF00374                                            0374
*           DO;                                                    0375
*             RETCODE=12;           /* SET RETURN CODE 12            */
         MVI   RETCODE(GLOSAPTR),X'0C'                             0376
*             GOTO RTNSETUP;        /* GO SET UP FOR RETURN TO     0377
*                                      MAINLINE                      */
         B     RTNSETUP                                            0377
*           END;                                                   0378
*         ELSE                                                     0379
*           ;                       /* NULL ELSE                     */
*                                                                  0379
@RF00374 DS    0H                                                  0380
*         /***********************************************************/
*         /*                                                         */
*         /* WE WILL LOOP HERE FOR APPROXIMATELY 50,000 INSTRUCTIONS */
*         /* TO ALLOW THE DISABLED MCEL CONDITION TO BE CLEARED      */
*         /*                                                         */
*         /***********************************************************/
*                                                                  0380
*         DO REG1=10000 TO 0 BY-1;                                 0380
         LH    REG1,@CH02352                                       0380
@DL00380 DS    0H                                                  0381
*           GEN(NOPR 0);            /* NOOP LOOP                     */
         NOPR 0
*         END;                                                     0382
         BCTR  REG1,0                                              0382
         LTR   REG1,REG1                                           0382
         BNM   @DL00380                                            0382
*       END DISABLED;               /* END DISABLED DO LOOP          */
*     ELSE                                                         0384
*       ENDSSS='1'B;                /* MCEL'S NOT DISABLED , SET   0384
*                                      SWITCH TO END STOP AND STORE
*                                      STATUS LOOP                   */
         B     @RC00362                                            0384
@RF00362 OI    ENDSSS(GLOSAPTR),B'00001000'                        0384
*   END SSSLOOP;                    /* END SSS DO WHILE LOOP         */
@RC00362 DS    0H                                                  0385
@DE00314 TM    ENDSSS(GLOSAPTR),B'00001000'                        0385
         BZ    @DL00314                                            0385
*   RFY                                                            0386
*     REG0 UNRSTD;                  /* RELEASE R0 FOR USE            */
*                                                                  0387
*   /*****************************************************************/
*   /*                                                               */
*   /* SAVE STATUS AWAY FOR CURRENT CPU BEING PROCESSED              */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0387
*   MCKTEST2='0'B;                  /* CLEAR SWITCHS FOR NEXT CPU TO
*                                      BE PROCESSED                  */
*   ENDSSS='0'B;                                                   0388
*   ENDSENSE='0'B;                                                 0389
*                                                                  0389
         NI    MCKTEST2(GLOSAPTR),B'01110011'                      0389
*   /*****************************************************************/
*   /*                                                               */
*   /* THE FOLLOWING INSTRUCTION WILL MOVE THE CURRENT PSW FROM      */
*   /* ABSOLUTE LO CORE TO CURRCPUA'S PSA VIA REVERSE PREFIXING.     */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0390
*   WORKREG5->PCCAPSAV->PSASRPSW=CURRPSW;/* WORKREG5 CONTAINS THE  0390
*                                      ADDRESS OF CURRCPUA'S PCCA    */
         L     @14,PCCAPSAV(,WORKREG5)                             0390
         MVC   PSASRPSW(8,@14),CURRPSW(PSAPTR)                     0390
*   GPRSAVE=GPREGS;                 /* SAVE GP REGS IN CPU/RELATED SA
*                                      FROM ABSOLUTE DEC LOCATION 384
*                                      VIA REVERSE PREFIXING         */
         L     @14,LCCACPUS(,LCCAPTR)                              0391
         L     @14,WSACREST(,@14)                                  0391
         MVC   GPRSAVE(64,@14),GPREGS(PSAPTR)                      0391
*                                                                  0392
*   /*****************************************************************/
*   /*                                                               */
*   /* RE-ESTABLISH ADDRESSABILITY FOR THE CURRENT CPU BEING         */
*   /* PROCESSED.                                                    */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0392
*   PCCAPTR=WORKREG5;               /* ESTABLISH PCCA MAPPING FOR  0392
*                                      CURRENT CPU                   */
         LR    PCCAPTR,WORKREG5                                    0392
*   PSAPTR=PCCAPSAV;                /* ESTABLISH PSA MAPPING FOR   0393
*                                      CURRENT CPU                   */
         L     PSAPTR,PCCAPSAV(,PCCAPTR)                           0393
*   PSAACTCD=''B;                   /* WILL BE SET BY OPER   @G51BP2O*/
         MVI   PSAACTCD(PSAPTR),X'00'                              0394
*   SAVRESTN=FLCRNPSW;              /* SAVE ORIGINAL RESTART NEW PSW
*                                      IN THE CPU/REL SAVE AREA      */
         MVC   SAVRESTN(8,@14),FLCRNPSW(PSAPTR)                    0395
*   PSAWTCOD=                       /* PSA BEING PROCESSED   @ZA06975*/
*       VIRTUAL0->PSAWTCOD;         /* EXECUTING CPU''S PSA  @ZA06975*/
         SLR   @14,@14                                             0396
         MVC   PSAWTCOD(4,PSAPTR),PSAWTCOD(@14)                    0396
*   FLCRNPSW=WAITPSW;               /* MOVE WAIT STATE PSW WITH    0397
*                                      CALLER'S WAIT CODE INTO     0397
*                                      RESTART NEW.                  */
         MVC   FLCRNPSW(8,PSAPTR),WAITPSW(GLOSAPTR)                0397
*   REG1=PCCAPTR;                   /* ADDRESS OF PCCA FOR SIGP      */
         LR    REG1,PCCAPTR                                        0398
*   GEN(DSGNL RESTART,CPU=(1));     /* LOAD WAIT STATE PSW           */
*                                                                  0399
         DSGNL RESTART,CPU=(1)
*   /*****************************************************************/
*   /*                                                               */
*   /* IF NOT RETURN CODE ZERO, SETUP TO RESTART CPU, BEFORE         */
*   /* RETURNING TO THE MAINLINE                                     */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0400
*   IF REG15^=0 THEN                                               0400
         LTR   REG15,REG15                                         0400
         BZ    @RF00400                                            0400
*     DO;                                                          0401
*       FLCRNPSW=SAVRESTN;          /* RESTORE ORIGINAL RESTART NEW
*                                      PSW                           */
         L     @14,LCCACPUS(,LCCAPTR)                              0402
         L     @14,WSACREST(,@14)                                  0402
         MVC   FLCRNPSW(8,PSAPTR),SAVRESTN(@14)                    0402
*       RETCODE=12;                 /* SET RETURN CODE 12            */
         MVI   RETCODE(GLOSAPTR),X'0C'                             0403
*       GOTO RTNSETUP;              /* GO SET UP FOR RETURN TO     0404
*                                      MAINLINE                      */
         B     RTNSETUP                                            0404
*     END;                                                         0405
*   ELSE                                                           0406
*     ;                             /* NULL ELSE                     */
@RF00400 DS    0H                                                  0407
*                                                                  0407
*   /*****************************************************************/
*   /*                                                               */
*   /* THE FOLLOWING SIGP START SERVES ONLY ONE PURPOSE. IT WILL     */
*   /* ASSURE ME THAT THE PREVIOUS SIGP RESTART HAS COMPLETED AND IT */
*   /* IS NOW SAFE FOR ME TO CHANGE THE RESTART NEW PSW. IPC WILL    */
*   /* RECEIVE CONDITION CODE 2 (BUSY) UNTIL THE PENDING SIGP RESTART*/
*   /* HAS BEEN EXECUTED.                                            */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0407
*   REG1=PCCAPTR;                   /* ADDRESS OF PCCA FOR IPC       */
         LR    REG1,PCCAPTR                                        0407
*   GEN(DSGNL START,CPU=(1));       /* USED TO DETERMINE IF SIGP   0408
*                                      RESTART HAS COMPLETED.        */
*                                                                  0408
         DSGNL START,CPU=(1)
*   /*****************************************************************/
*   /*                                                               */
*   /* IF NOT RETURN CODE ZERO, SET UP TO BACK OUT                   */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0409
*   IF REG15^=0 THEN                                               0409
         LTR   REG15,REG15                                         0409
         BZ    @RF00409                                            0409
*     DO;                           /* DO IF                         */
*       RETCODE=12;                 /* UNEXPECTED RETURN CODE FROM 0411
*                                      IPC                           */
         MVI   RETCODE(GLOSAPTR),X'0C'                             0411
*       GOTO RTNSETUP;              /* GO SETUP FOR RETURN TO      0412
*                                      MAINLINE                      */
         B     RTNSETUP                                            0412
*     END;                                                         0413
*                                                                  0413
*   /*****************************************************************/
*   /*                                                               */
*   /* DETERMINE IF THE CALLER'S R1 IS ZERO. IF NON-ZERO WE MUST SAVE*/
*   /* TOTAL STATUS AWAY                                             */
*   /*                                                               */
*   /*****************************************************************/
*                                                                  0414
*   IF STATSAVE=0 THEN                                             0414
@RF00409 SLR   @14,@14                                             0414
         C     @14,STATSAVE(,GLOSAPTR)                             0414
         BNE   @RF00414                                            0414
*     DO;                                                          0415
*       PSASRSA=0;                  /* CLEAR STATUS SA PTR IN PSA. 0416
*                                      THIS PTR IS TESTED FOR ZERO BY
*                                      MY FLIH                       */
         ST    @14,PSASRSA(,PSAPTR)                                0416
*     END;                                                         0417
*   ELSE                                                           0418
*     DO;                                                          0418
*                                                                  0418
         B     @RC00414                                            0418
@RF00414 DS    0H                                                  0419
*       /*************************************************************/
*       /*                                                           */
*       /* STATUS SA POINTER IS NON-ZERO, SAVE TOTAL STATUS AWAY     */
*       /*                                                           */
*       /*************************************************************/
*                                                                  0419
*       REG1=PCCAPTR;               /* ADDRESS OF CURRCPUA'S PCCA FOR
*                                      SIGP                          */
         LR    REG1,PCCAPTR                                        0419
*       GEN(DSGNL STOP,CPU=(1));    /* ISSUE STOP AND IGNORE RETURN
*                                      CODE                          */
         DSGNL STOP,CPU=(1)
*       RFY                                                        0421
*         WORKREG6 RSTD;            /* RESTRICT R6                   */
*       GEN(LRA WORKREG6,0(STATUSAD));/* LOAD REAL ADDR OF STATUS SA
*                                      FROM R3 INTO R6               */
         LRA WORKREG6,0(STATUSAD)
*       PSASRSA=WORKREG6;           /* STORE REAL ADDR OF STATUS SA
*                                      INTO PSA TO BE USED FOR     0423
*                                      RESTORING STATUS BY THE     0423
*                                      RESTART FLIH                  */
         ST    WORKREG6,PSASRSA(,PSAPTR)                           0423
*       RFY                                                        0424
*         WORKREG6 UNRSTD;          /* RELEASE R6 FOR USE            */
*                                                                  0424
*       /*************************************************************/
*       /*                                                           */
*       /* THE FOLLOWING INFORMATION WILL BE SAVED IN THE STATUS SA  */
*       /* FROM ABSOLUTE LO CORE                                     */
*       /*                                                           */
*       /*************************************************************/
*                                                                  0425
*       REG15=0;                    /* ZERO VALUE            @ZD03005*/
         SLR   REG15,REG15                                         0425
*       PCCAPTR=REG15->PSAPCCAV;    /* ADDRESSABILITY TO MY PCCA   0426
*                                                            @ZD03005*/
         L     PCCAPTR,PSAPCCAV(,REG15)                            0426
*       PSAPTR=PCCAPSAV;            /* BASE PSA MAPPING ON THE     0427
*                                      VIRTUAL ADDRESS OF MY PSA FOR
*                                      REVERSE PREFIXING.            */
         L     PSAPTR,PCCAPSAV(,PCCAPTR)                           0427
*       CPUTIMER=TIMERVAL;          /* SAVE CPU TIMER                */
         MVC   CPUTIMER(8,STATUSAD),TIMERVAL(PSAPTR)               0428
*       CLKCOMP=CMPRATOR;           /* SAVE CLOCK COMPARATOR         */
         MVC   CLKCOMP(8,STATUSAD),CMPRATOR(PSAPTR)                0429
*       FLPTREGS=FPREGS;            /* SAVE FLOATING POINT REGS      */
         MVC   FLPTREGS(32,STATUSAD),FPREGS(PSAPTR)                0430
*       CONTREGS=CREGS;             /* SAVE CONTROL REGISTERS        */
*                                                                  0431
         MVC   CONTREGS(64,STATUSAD),CREGS(PSAPTR)                 0431
*       /*************************************************************/
*       /*                                                           */
*       /* RE-ESTABLISH ADDRESSABILITY FOR THE CURRENT CPU BEING     */
*       /* PROCESSED                                                 */
*       /*                                                           */
*       /*************************************************************/
*                                                                  0432
*       PCCAPTR=WORKREG5;           /* ESTABLISH PCCA MAPPING FOR  0432
*                                      CURRCPUA                      */
         LR    PCCAPTR,WORKREG5                                    0432
*       PSAPTR=PCCAPSAV;            /* ESTABLISH PSA MAPPING FOR   0433
*                                      CURRCPUA                      */
*                                                                  0433
         L     PSAPTR,PCCAPSAV(,PCCAPTR)                           0433
*       /*************************************************************/
*       /*                                                           */
*       /* THE FOLLOWING INFORMATION WILL BE SAVED IN THE STATUS SA  */
*       /* FROM THE CURRENT CPU'S PSA.                               */
*       /*                                                           */
*       /*************************************************************/
*                                                                  0434
*       LOWSAVE=LOWCORE;            /* SAVE LOW CORE INFO    @ZD03005*/
         MVC   LOWSAVE(24,STATUSAD),LOWCORE(PSAPTR)                0434
*       NEWPSWS=MACHNEW;            /* MCK NEW, SVC NEW, PROG CK NEW */
         MVC   NEWPSWS(24,STATUSAD),MACHNEW(PSAPTR)                0435
*       OLDPSWS=MACHOLD;            /* MCK OLD, SVC OLD, PROG CK OLD */
         MVC   OLDPSWS(24,STATUSAD),MACHOLD(PSAPTR)                0436
*       FLCSNPSW=FLCRNPSW;          /* SET SVC NEW POINTING TO MY  0437
*                                      FLIH                          */
         MVC   FLCSNPSW(8,PSAPTR),FLCRNPSW(PSAPTR)                 0437
*       FLCPNPSW=FLCRNPSW;          /* SET PROG CK NEW POINTING TO MY
*                                      FLIH                          */
         MVC   FLCPNPSW(8,PSAPTR),FLCRNPSW(PSAPTR)                 0438
*       FLCMNPSW=FLCRNPSW;          /* SET MACHINE CK NEW POINTING TO
*                                      MY FLIH                       */
         MVC   FLCMNPSW(8,PSAPTR),FLCRNPSW(PSAPTR)                 0439
*       STATUSAD=STATUSAD+208;      /* UPDATE THE STATUS SA POINTER
*                                      TO POINT TO THE NEXT CPU'S  0440
*                                      SAVE AREA                     */
         AH    STATUSAD,@CH02353                                   0440
*     END;                                                         0441
*   RSTRMPS='000C0000'X;            /* ENABLED FOR MACHINE CHECKS  0442
*                                                            @ZD03005*/
@RC00414 MVC   RSTRMPS(4,PSAPTR),@CB02295                          0442
*   RSTRTIC=ADDR(RESTFLIH);         /* IC POINT TO RESTART FLIH    0443
*                                                            @ZD03005*/
         LA    @14,RESTFLIH                                        0443
         ST    @14,RSTRTIC(,PSAPTR)                                0443
*   RESTMASK=(RESTMASK×PCCACAFM);   /* SET FLAG FOR THIS CPU IN MASK */
         OC    RESTMASK(2,GLOSAPTR),PCCACAFM(PCCAPTR)              0444
*   RFY                                                            0445
*     REG14 RSTD;                   /* RESTRICT R14                  */
*RTNSETUP:                                                         0446
*   REG14=REG14SAV;                 /* LOAD R14 WITH RETURN ADDRESS
*                                      TO MAINLINE                   */
RTNSETUP L     REG14,REG14SAV(,GLOSAPTR)                           0446
*   RFY                                                            0447
*     REG14 UNRSTD;                 /* RELEASE R14 FOR USE           */
*   RETURN;                         /* RETURN TO MAINLINE            */
@EL00002 DS    0H                                                  0448
@EF00002 DS    0H                                                  0448
@ER00002 BR    @14                                                 0448
*   END STOPSTOR;                   /* END STOPSTOR INTERNAL PROC    */
*   DECLARE                         /* GENERAL PURPOSE REGISTERS     */
*     GPR00P PTR(31) REG(0),                                       0450
*     GPR01P PTR(31) REG(1),                                       0450
*     GPR14P PTR(31) REG(14),                                      0450
*     GPR15P PTR(31) REG(15);                                      0450
*   DECLARE                         /* COMMON VARIABLES              */
*     I256C CHAR(256) BASED,                                       0451
*     I031F FIXED(31) BASED,                                       0451
*     I031P PTR(31) BASED,                                         0451
*     I015F FIXED(15) BASED,                                       0451
*     I015P PTR(15) BASED,                                         0451
*     I008P PTR(8) BASED,                                          0451
*     I001C CHAR(1) BASED;                                         0451
*   END IEESTPRS                                                   0452
*                                                                  0452
*/* THE FOLLOWING INCLUDE STATEMENTS WERE FOUND IN THIS PROGRAM.     */
*/*%INCLUDE SYSUT5  (PROLOG  )                                       */
*/*%INCLUDE SYSUT5  (DECLARES)                                       */
*/*%INCLUDE SYSLIB  (CVT     )                                       */
*/*%INCLUDE SYSLIB  (IHACSD  )                                       */
*/*%INCLUDE SYSLIB  (IHAWSAVT)                                       */
*/*%INCLUDE SYSLIB  (IHAPCCAT)                                       */
*/*%INCLUDE SYSLIB  (IHALCCAT)                                       */
*/*%INCLUDE SYSLIB  (IHAPCCA )                                       */
*/*%INCLUDE SYSLIB  (IHALCCA )                                       */
*/*%INCLUDE SYSLIB  (IHAASVT )                                       */
*/*%INCLUDE SYSLIB  (IHAASCB )                                       */
*/*%INCLUDE SYSLIB  (IHAPSA  )                                       */
*/*%INCLUDE SYSLIB  (IHAFRRS )                                       */
*/*%INCLUDE SYSLIB  (IHASDWA )                                       */
*/*%INCLUDE SYSUT5  (CPUSCAN )                                       */
*/*%INCLUDE SYSUT5  (LASTCPU )                                       */
*/*%INCLUDE SYSUT5  (RESTFLIH)                                       */
*/*%INCLUDE SYSUT5  (CLEANUP )                                       */
*/*%INCLUDE SYSUT5  (STOPSTOR)                                       */
*                                                                  0452
*       ;                                                          0452
@DATA    DS    0H
@CH00071 DC    H'2'
@CH00060 DC    H'4'
@CH00052 DC    H'8'
@CH02353 DC    H'208'
@CH02352 DC    H'10000'
@CH02332 DC    XL2'FFFF'
         DS    0F
         DS    0F
@CF02329 DC    F'500000'
@CF02293 DC    XL4'0C0000'
@CV00066 DC    V(IEAVEDS1)
@CV00067 DC    V(IEAVEDS2)
         DS    0D
@CB02272 DC    X'000A000000'
@CB02295 DC    X'000C0000'
BITMASK  DC    X'8000'
         DC    X'4000'
         DC    X'2000'
         DC    X'1000'
         DC    X'0800'
         DC    X'0400'
         DC    X'0200'
         DC    X'0100'
         DC    X'0080'
         DC    X'0040'
         DC    X'0020'
         DC    X'0010'
         DC    X'0008'
         DC    X'0004'
         DC    X'0002'
         DC    X'0001'
@00      EQU   00                      EQUATES FOR REGISTERS 0-15
@01      EQU   01
@02      EQU   02
@03      EQU   03
@04      EQU   04
@05      EQU   05
@06      EQU   06
@07      EQU   07
@08      EQU   08
@09      EQU   09
@10      EQU   10
@11      EQU   11
@12      EQU   12
@13      EQU   13
@14      EQU   14
@15      EQU   15
BASEREG  EQU   @12
REG0     EQU   @00
REG1     EQU   @01
PSAPTR   EQU   @02
STATUSAD EQU   @03
FRRPAPTR EQU   @04
WORKREG5 EQU   @05
WORKREG6 EQU   @06
PCCAPTR  EQU   @07
LCCAPTR  EQU   @08
ASCBPTR  EQU   @09
SDWAPTR  EQU   @10
GLOSAPTR EQU   @11
REGSAPTR EQU   @13
REG14    EQU   @14
REG15    EQU   @15
GPR00P   EQU   @00
GPR01P   EQU   @01
GPR14P   EQU   @14
GPR15P   EQU   @15
         ENTRY IEEDSSST
         ENTRY IEEDSSRS
FRRSPTR  EQU   16
FRREPTR  EQU   16
CVTPTR   EQU   16
GLOBALSA EQU   0
REGSAVE  EQU   GLOBALSA
@NM00009 EQU   REGSAVE
WAITCODE EQU   REGSAVE+1
STATSAVE EQU   REGSAVE+4
REGS     EQU   REGSAVE+8
RETREG   EQU   REGSAVE+60
RETCODE  EQU   RETREG+3
BEREGSA  EQU   GLOBALSA+64
REG14SAV EQU   BEREGSA+68
WAITPSW  EQU   GLOBALSA+136
FIRSTWRD EQU   WAITPSW
WAITWORD EQU   WAITPSW+5
TODBEFOR EQU   GLOBALSA+144
HIBEFOR  EQU   TODBEFOR
TEMPWORK EQU   GLOBALSA+152
STOPPED  EQU   TEMPWORK+3
CKSTOP   EQU   TEMPWORK+3
RESTMASK EQU   GLOBALSA+156
COMPMASK EQU   GLOBALSA+158
MSTRADDR EQU   GLOBALSA+160
CURRCPUA EQU   GLOBALSA+162
CPUID    EQU   CURRCPUA+1
TEMPNAME EQU   GLOBALSA+164
MAXCPUS  EQU   GLOBALSA+166
SWITCHES EQU   GLOBALSA+167
MCKTEST2 EQU   SWITCHES
FRRENTER EQU   SWITCHES
RESTDONE EQU   SWITCHES
BADCLOCK EQU   SWITCHES
ENDSSS   EQU   SWITCHES
ENDSENSE EQU   SWITCHES
SYSEV2FG EQU   SWITCHES
CPURELSA EQU   0
GPRSAVE  EQU   CPURELSA
SAVRESTN EQU   CPURELSA+64
TODAFTER EQU   CPURELSA+72
HIAFTER  EQU   TODAFTER
FRRPARMS EQU   0
FRRBASE  EQU   FRRPARMS
WRKSAPTR EQU   FRRPARMS+4
STATUSSA EQU   0
OLDPSWS  EQU   STATUSSA
NEWPSWS  EQU   STATUSSA+24
CPUTIMER EQU   STATUSSA+48
CLKCOMP  EQU   STATUSSA+56
CONTREGS EQU   STATUSSA+64
FLPTREGS EQU   STATUSSA+128
LOWSAVE  EQU   STATUSSA+160
CVTMAP   EQU   0
CVTDAR   EQU   CVTMAP+72
CVTFLGS1 EQU   CVTDAR
CVTDCB   EQU   CVTMAP+116
CVTIOQET EQU   CVTMAP+120
CVTIERLC EQU   CVTMAP+144
CVTHEAD  EQU   CVTMAP+160
CVTSV76C EQU   CVTHEAD
CVTOPTA  EQU   CVTMAP+182
CVTOPTB  EQU   CVTMAP+183
CVTGTF   EQU   CVTMAP+236
CVTGTFST EQU   CVTGTF
CVTGTFS  EQU   CVTGTFST
CVTSTATE EQU   CVTGTFST
CVTTMODE EQU   CVTGTFST
CVTFORM  EQU   CVTGTFST
CVTAQAVT EQU   CVTMAP+240
CVTTCMFG EQU   CVTAQAVT
CVTVOLM2 EQU   CVTMAP+244
CVTTATA  EQU   CVTVOLM2
CVTTSKS  EQU   CVTTATA
CVTVOLF2 EQU   CVTTSKS
CVTTAT   EQU   CVTTATA+1
CVTATER  EQU   CVTMAP+248
CVTEXT1  EQU   CVTMAP+252
CVTPURG  EQU   CVTMAP+260
CVTQMSG  EQU   CVTMAP+268
CVTDMSR  EQU   CVTMAP+272
CVTRSV37 EQU   CVTDMSR
CVTDMSRF EQU   CVTRSV37
CVTERPV  EQU   CVTMAP+316
CVTINTLA EQU   CVTMAP+320
CVTAPF   EQU   CVTMAP+324
CVTEXT2  EQU   CVTMAP+328
CVTHJES  EQU   CVTMAP+332
CVTPGSIA EQU   CVTMAP+348
CVTA1F1  EQU   CVTMAP+356
CVTSYSK  EQU   CVTMAP+357
CVTVOLM1 EQU   CVTMAP+380
CVTVOLF1 EQU   CVTVOLM1
CVTATMCT EQU   CVTMAP+388
CVTXTNT1 EQU   0
CVTXTNT2 EQU   0
CVTDSSV  EQU   CVTXTNT2
CVTFLGBT EQU   CVTXTNT2+5
CVTQID   EQU   CVTXTNT2+24
CVTRV400 EQU   CVTXTNT2+52
CVTRV409 EQU   CVTXTNT2+53
CVTATCVT EQU   CVTXTNT2+64
CVTRV429 EQU   CVTXTNT2+84
CVTRV438 EQU   CVTXTNT2+85
CVTRV457 EQU   CVTXTNT2+112
CVTRV466 EQU   CVTXTNT2+113
CVTFIX   EQU   0
CVTRELNO EQU   CVTFIX+252
CSD      EQU   0
CSDCPUAL EQU   CSD+8
CSDSCWRD EQU   CSD+12
CSDSCFL1 EQU   CSDSCWRD
CSDSCFL2 EQU   CSDSCWRD+1
CSDSCFL3 EQU   CSDSCWRD+2
CSDSCFL4 EQU   CSDSCWRD+3
CSDFLAGS EQU   CSD+23
CSDMP    EQU   CSDFLAGS
WSAG     EQU   0
WSAGREST EQU   WSAG+36
WSAC     EQU   0
WSACREST EQU   WSAC+44
PCCAVT   EQU   0
PCCAT00P EQU   PCCAVT
LCCAVT   EQU   0
LCCAT00P EQU   LCCAVT
PCCA     EQU   0
PCCACAFM EQU   PCCA+18
PCCAPSAV EQU   PCCA+24
PCCATMST EQU   PCCA+128
PCCATMFL EQU   PCCATMST
PCCATODE EQU   PCCATMST+1
PCCACCE  EQU   PCCATMST+2
PCCAINTE EQU   PCCATMST+3
PCCAEMSB EQU   PCCA+136
PCCAEMSI EQU   PCCAEMSB
PCCARISP EQU   PCCAEMSI
PCCAEMS2 EQU   PCCAEMSI+1
PCCAEMS3 EQU   PCCAEMSI+2
PCCARMSB EQU   PCCAEMSI+3
PCCACHAN EQU   PCCA+224
PCCAWERP EQU   PCCA+280
PCCACHPF EQU   PCCAWERP+4
PCCACHBL EQU   PCCAWERP+5
PCCACHVA EQU   PCCAWERP+6
PCCACHTS EQU   PCCAWERP+7
PCCACHS1 EQU   PCCA+288
PCCACHS2 EQU   PCCA+289
PCCACHRB EQU   PCCA+290
PCCACHF1 EQU   PCCA+308
PCCACHF2 EQU   PCCA+309
PCCACHF3 EQU   PCCA+310
PCCACHF4 EQU   PCCA+311
PCCAATTR EQU   PCCA+376
LCCA     EQU   0
LCCAIHRC EQU   LCCA+520
LCCAIHR1 EQU   LCCAIHRC
LCCAIHR2 EQU   LCCAIHRC+1
LCCAIHR3 EQU   LCCAIHRC+2
LCCAIHR4 EQU   LCCAIHRC+3
LCCASPIN EQU   LCCA+524
LCCASPN1 EQU   LCCASPIN
LCCASPN2 EQU   LCCASPIN+1
LCCASPN3 EQU   LCCASPIN+2
LCCASPN4 EQU   LCCASPIN+3
LCCACPUS EQU   LCCA+536
LCCADSF1 EQU   LCCA+540
LCCADSF2 EQU   LCCA+541
LCCASPSA EQU   LCCA+544
LCCADTOD EQU   LCCA+600
LCCAITOD EQU   LCCA+608
LCCACRFL EQU   LCCA+692
LCCACREX EQU   LCCA+693
LCCALKFG EQU   LCCA+694
LCCASRBF EQU   LCCA+720
ASVT     EQU   0
ASVTMAXU EQU   ASVT+516
ASVTFRST EQU   ASVT+524
ASVTENTY EQU   ASVT+528
ASVTAVAL EQU   ASVTENTY
ASCB     EQU   0
ASCBSUPC EQU   ASCB+16
ASCBRSM  EQU   ASCB+52
ASCBRSMF EQU   ASCBRSM
ASCBEWST EQU   ASCB+72
ASCBFW1  EQU   ASCB+100
ASCBRCTF EQU   ASCBFW1+2
ASCBFLG1 EQU   ASCBFW1+3
ASCBDSP1 EQU   ASCB+114
ASCBFLG2 EQU   ASCB+115
ASCBLKGP EQU   ASCB+128
ASCBSRQ  EQU   ASCB+180
ASCBSRQ1 EQU   ASCBSRQ
ASCBSRQ2 EQU   ASCBSRQ+1
ASCBSRQ3 EQU   ASCBSRQ+2
ASCBSRQ4 EQU   ASCBSRQ+3
PSA      EQU   0
FLCRNPSW EQU   PSA
FLCROPSW EQU   PSA+8
FLCICCW2 EQU   PSA+16
FLCSOPSW EQU   PSA+32
FLCSNPSW EQU   PSA+96
FLCPNPSW EQU   PSA+104
FLCMNPSW EQU   PSA+112
PSAEEPSW EQU   PSA+132
PSAESPSW EQU   PSA+136
FLCSVILC EQU   PSAESPSW+1
PSAEPPSW EQU   PSA+140
FLCPIILC EQU   PSAEPPSW+1
FLCPICOD EQU   PSAEPPSW+2
PSAPICOD EQU   FLCPICOD+1
FLCTEA   EQU   PSAEPPSW+4
FLCPER   EQU   PSA+152
FLCMCLA  EQU   PSA+168
FLCCHNID EQU   FLCMCLA
FLCCHTM  EQU   FLCCHNID
FLCIOEL  EQU   FLCMCLA+4
FLCIOA   EQU   FLCMCLA+16
PSAMEDC  EQU   FLCMCLA+76
FLCFSA   EQU   FLCMCLA+80
PSAPCCAV EQU   PSA+520
PSALCCAV EQU   PSA+528
PSASUPER EQU   PSA+552
PSASUP1  EQU   PSASUPER
PSASUP2  EQU   PSASUPER+1
PSASUP3  EQU   PSASUPER+2
PSASUP4  EQU   PSASUPER+3
PSASRSA  EQU   PSA+636
PSACLHT  EQU   PSA+640
PSALKSA  EQU   PSA+696
PSAHLHI  EQU   PSA+760
PSAACTCD EQU   PSA+782
PSADSSFL EQU   PSA+836
PSADSSF1 EQU   PSADSSFL
PSADSSF3 EQU   PSADSSFL+2
PSADSSF4 EQU   PSADSSFL+3
PSARSVT  EQU   PSA+896
PSASRPSW EQU   PSA+960
PSAWTCOD EQU   PSA+1036
FRRS     EQU   0
FRRSHEAD EQU   FRRS
FRRSENTR EQU   0
FRRSFLGS EQU   FRRSENTR+4
FRRSFLG1 EQU   FRRSFLGS
SDWA     EQU   0
SDWAFIOB EQU   SDWA+4
SDWAABCC EQU   SDWAFIOB
SDWACMPF EQU   SDWAABCC
SDWACTL1 EQU   SDWA+8
SDWACMKA EQU   SDWACTL1
SDWAMWPA EQU   SDWACTL1+1
SDWAPMKA EQU   SDWACTL1+4
SDWACTL2 EQU   SDWA+16
SDWACMKP EQU   SDWACTL2
SDWAMWPP EQU   SDWACTL2+1
SDWAPMKP EQU   SDWACTL2+4
SDWAGRSV EQU   SDWA+24
SDWANAME EQU   SDWA+88
SDWAEC1  EQU   SDWA+104
SDWAEMK1 EQU   SDWAEC1
SDWAMWP1 EQU   SDWAEC1+1
SDWAINT1 EQU   SDWAEC1+2
SDWANXT1 EQU   SDWAEC1+4
SDWAAEC1 EQU   SDWA+112
SDWAILC1 EQU   SDWAAEC1+1
SDWAINC1 EQU   SDWAAEC1+2
SDWAICD1 EQU   SDWAINC1+1
SDWAEC2  EQU   SDWA+120
SDWAEMK2 EQU   SDWAEC2
SDWAMWP2 EQU   SDWAEC2+1
SDWAINT2 EQU   SDWAEC2+2
SDWANXT2 EQU   SDWAEC2+4
SDWAAEC2 EQU   SDWA+128
SDWAILC2 EQU   SDWAAEC2+1
SDWAINC2 EQU   SDWAAEC2+2
SDWAICD2 EQU   SDWAINC2+1
SDWASRSV EQU   SDWA+136
SDWAIDNT EQU   SDWA+200
SDWAMCH  EQU   SDWA+204
SDWASTCK EQU   SDWAMCH
SDWAMCHI EQU   SDWAMCH+8
SDWAMCHS EQU   SDWAMCHI
SDWAMCHD EQU   SDWAMCHI+1
SDWARSR1 EQU   SDWAMCH+12
SDWARSR2 EQU   SDWAMCH+13
SDWAFLGS EQU   SDWA+232
SDWAERRA EQU   SDWAFLGS
SDWAERRB EQU   SDWAFLGS+1
SDWAERRC EQU   SDWAFLGS+2
SDWAERRD EQU   SDWAFLGS+3
SDWAIOFS EQU   SDWA+238
SDWARTYA EQU   SDWA+240
SDWACPUA EQU   SDWA+248
SDWAPARQ EQU   SDWA+252
SDWARCDE EQU   SDWAPARQ
SDWAACF2 EQU   SDWAPARQ+1
SDWARCRD EQU   SDWAACF2
SDWAUPRG EQU   SDWAACF2
SDWAACF3 EQU   SDWAPARQ+2
SDWAACF4 EQU   SDWAPARQ+3
SDWALKWA EQU   SDWA+256
SDWALKWS EQU   SDWALKWA
SDWARECP EQU   SDWA+292
SDWASNPA EQU   SDWA+320
SDWADUMP EQU   SDWASNPA
SDWADPFS EQU   SDWADUMP+1
SDWADDAT EQU   SDWASNPA+4
SDWASDAT EQU   SDWADDAT
SDWAPDAT EQU   SDWADDAT+2
SDWADPSA EQU   SDWA+328
SDWADPSL EQU   SDWADPSA
SDWARA   EQU   SDWA+400
SDWADPVA EQU   SDWARA+2
I015F    EQU   0
I001C    EQU   0
I008P    EQU   0
I015P    EQU   0
I031F    EQU   0
I031P    EQU   0
I256C    EQU   0
RESUMPSW EQU   PSASRPSW
RESUMMSK EQU   RESUMPSW
RESUMMCK EQU   RESUMPSW+1
RESUMEIC EQU   RESUMPSW+4
RESTRPSW EQU   FLCRNPSW
RSTRMPS  EQU   RESTRPSW
RSTRTIC  EQU   RESTRPSW+4
ABLOCORE EQU   FLCIOA
TIMERVAL EQU   ABLOCORE+32
CMPRATOR EQU   ABLOCORE+40
CURRPSW  EQU   ABLOCORE+72
MCKBIT13 EQU   CURRPSW+1
FPREGS   EQU   ABLOCORE+168
GPREGS   EQU   ABLOCORE+200
CREGS    EQU   ABLOCORE+264
CTLREG14 EQU   CREGS+56
SMCELBIT EQU   CTLREG14
AMCELBIT EQU   CTLREG14+1
DTOD     EQU   LCCADTOD
ITOD     EQU   LCCAITOD
RTMRETRY EQU   BEREGSA
RUBDATA  EQU   RTMRETRY+2
RUBFLAGS EQU   RUBDATA
MACHOLD  EQU   FLCSOPSW
MACHNEW  EQU   FLCSNPSW
LOWCORE  EQU   PSAESPSW
CLEARWA  EQU   TEMPWORK
CVTS01   EQU   CVTPGSIA
CVTLPDIA EQU   CVTS01+12
CVTDIRST EQU   CVTLPDIA
CVTSLIDA EQU   CVTS01+24
CVTCTLFG EQU   CVTS01+50
CVTASVT  EQU   CVTS01+208
CVTCSD   EQU   CVTS01+312
CVTSPSA  EQU   CVTS01+336
CVTPCCAT EQU   CVTS01+416
CVTLCCAT EQU   CVTS01+420
CVTRV210 EQU   CVTS01+424
CVTRV219 EQU   CVTS01+425
CVTRV228 EQU   CVTS01+426
CVTRV237 EQU   CVTS01+427
CVTMFRTR EQU   CVTS01+452
CVTRV262 EQU   CVTS01+468
CVTRV271 EQU   CVTS01+469
CVTRV280 EQU   CVTS01+470
CVTRV289 EQU   CVTS01+471
CVTGSDA  EQU   CVTS01+600
ASVTPTR  EQU   CVTASVT
PSARSVTE EQU   PSARSVT
FLC      EQU   PSA
*                                      START UNREFERENCED COMPONENTS
PSARSAV  EQU   PSARSVTE+60
PSARSTK  EQU   PSARSVTE+56
PSAESAV3 EQU   PSARSVTE+52
PSAESTK3 EQU   PSARSVTE+48
PSAESAV2 EQU   PSARSVTE+44
PSAESTK2 EQU   PSARSVTE+40
PSAESAV1 EQU   PSARSVTE+36
PSAESTK1 EQU   PSARSVTE+32
PSAPSAV  EQU   PSARSVTE+28
PSAPSTK  EQU   PSARSVTE+24
PSAMSAV  EQU   PSARSVTE+20
PSAMSTK  EQU   PSARSVTE+16
PSASSAV  EQU   PSARSVTE+12
PSASSTK  EQU   PSARSVTE+8
PSANSTK  EQU   PSARSVTE+4
PSACSTK  EQU   PSARSVTE
CVTRV628 EQU   CVTS01+728
CVTRV627 EQU   CVTS01+724
CVTRV626 EQU   CVTS01+720
CVTRV625 EQU   CVTS01+716
CVTRV624 EQU   CVTS01+712
CVTRV623 EQU   CVTS01+708
CVTRV622 EQU   CVTS01+704
CVTRV621 EQU   CVTS01+700
CVTIHASU EQU   CVTS01+696
CVTSUSP  EQU   CVTS01+692
CVTT6SVC EQU   CVTS01+688
CVTCDAL  EQU   CVTS01+684
CVTTCTL  EQU   CVTS01+680
CVTRSUME EQU   CVTS01+676
CVTJTERM EQU   CVTS01+672
CVTASMRM EQU   CVTS01+668
CVTTCASP EQU   CVTS01+664
CVT0PT03 EQU   CVTS01+660
CVT0PT0E EQU   CVTS01+656
CVTRV609 EQU   CVTS01+652
CVTCGK   EQU   CVTS01+648
CVTRAC   EQU   CVTS01+644
CVTRV606 EQU   CVTS01+640
CVTRV605 EQU   CVTS01+636
CVTRV604 EQU   CVTS01+632
CVTEFF02 EQU   CVTS01+628
CVTCBBR  EQU   CVTS01+624
CVTSSCR  EQU   CVTS01+620
CVTEVENT EQU   CVTS01+616
CVTCRCA  EQU   CVTS01+612
CVTTPIO  EQU   CVTS01+608
CVTADV   EQU   CVTS01+604
CVTGSDAB EQU   CVTGSDA
CVTQV3   EQU   CVTS01+596
CVTQV2   EQU   CVTS01+592
CVTQV1   EQU   CVTS01+588
CVTRPT   EQU   CVTS01+584
CVTSSRB  EQU   CVTS01+580
CVTCSDRL EQU   CVTS01+576
CVTEXP1  EQU   CVTS01+572
CVTRMPMT EQU   CVTS01+568
CVTRMPTT EQU   CVTS01+564
CVTVPSA  EQU   CVTS01+560
CVTVSTOP EQU   CVTS01+556
CVTGTFR8 EQU   CVTS01+552
CVTQUIT  EQU   CVTS01+548
CVTVACR  EQU   CVTS01+544
CVTWTCB  EQU   CVTS01+540
CVTSTPRS EQU   CVTS01+536
CVT0PT02 EQU   CVTS01+532
CVTDARCM EQU   CVTS01+528
CVTIRECM EQU   CVTS01+524
CVTJRECM EQU   CVTS01+520
CVTVEMS0 EQU   CVTS01+516
CVTSPFRR EQU   CVTS01+512
CVTRLSTG EQU   CVTS01+508
CVT0TC0A EQU   CVTS01+504
CVTGMBR  EQU   CVTS01+500
CVTLFRM  EQU   CVTS01+496
CVTRMBR  EQU   CVTS01+492
CVTVIOP  EQU   CVTS01+488
CVTRV307 EQU   CVTS01+486
CVTRV306 EQU   CVTS01+484
CVTRV305 EQU   CVTS01+482
CVTRV304 EQU   CVTS01+480
CVTRV303 EQU   CVTS01+478
CVTRV302 EQU   CVTS01+476
CVTTRCA  EQU   CVTS01+472
CVTRV297 EQU   CVTRV289
CVTRV296 EQU   CVTRV289
CVTRV295 EQU   CVTRV289
CVTRV294 EQU   CVTRV289
CVTRV293 EQU   CVTRV289
CVTRV292 EQU   CVTRV289
CVTRV291 EQU   CVTRV289
CVTRV290 EQU   CVTRV289
CVTRV288 EQU   CVTRV280
CVTRV287 EQU   CVTRV280
CVTRV286 EQU   CVTRV280
CVTRV285 EQU   CVTRV280
CVTRV284 EQU   CVTRV280
CVTRV283 EQU   CVTRV280
CVTRV282 EQU   CVTRV280
CVTRV281 EQU   CVTRV280
CVTRV279 EQU   CVTRV271
CVTRV278 EQU   CVTRV271
CVTRV277 EQU   CVTRV271
CVTRV276 EQU   CVTRV271
CVTRV275 EQU   CVTRV271
CVTRV274 EQU   CVTRV271
CVTRV273 EQU   CVTRV271
CVTRV272 EQU   CVTRV271
CVTRV270 EQU   CVTRV262
CVTRV269 EQU   CVTRV262
CVTRV268 EQU   CVTRV262
CVTRV267 EQU   CVTRV262
CVTRV266 EQU   CVTRV262
CVTRV265 EQU   CVTRV262
CVTRV264 EQU   CVTRV262
CVTRV263 EQU   CVTRV262
CVTVFP   EQU   CVTS01+464
CVTVSI   EQU   CVTS01+460
CVTVPSIB EQU   CVTS01+456
CVTMFACT EQU   CVTMFRTR
CVTMFCTL EQU   CVTS01+448
CVTPVBP  EQU   CVTS01+444
CVTPWI   EQU   CVTS01+440
CVTRV254 EQU   CVTS01+438
CVTRV253 EQU   CVTS01+436
CVTRV252 EQU   CVTS01+434
CVTRV251 EQU   CVTS01+433
CVTRV250 EQU   CVTS01+432
CVTRV249 EQU   CVTS01+431
CVTRV248 EQU   CVTS01+430
CVTRV247 EQU   CVTS01+429
CVTRV246 EQU   CVTS01+428
CVTRV245 EQU   CVTRV237
CVTRV244 EQU   CVTRV237
CVTRV243 EQU   CVTRV237
CVTRV242 EQU   CVTRV237
CVTRV241 EQU   CVTRV237
CVTRV240 EQU   CVTRV237
CVTRV239 EQU   CVTRV237
CVTRV238 EQU   CVTRV237
CVTRV236 EQU   CVTRV228
CVTRV235 EQU   CVTRV228
CVTRV234 EQU   CVTRV228
CVTRV233 EQU   CVTRV228
CVTRV232 EQU   CVTRV228
CVTRV231 EQU   CVTRV228
CVTRV230 EQU   CVTRV228
CVTRV229 EQU   CVTRV228
CVTRV227 EQU   CVTRV219
CVTRV226 EQU   CVTRV219
CVTRV225 EQU   CVTRV219
CVTRV224 EQU   CVTRV219
CVTRV223 EQU   CVTRV219
CVTRV222 EQU   CVTRV219
CVTRV221 EQU   CVTRV219
CVTRV220 EQU   CVTRV219
CVTRV218 EQU   CVTRV210
CVTRV217 EQU   CVTRV210
CVTRV216 EQU   CVTRV210
CVTRV215 EQU   CVTRV210
CVTRV214 EQU   CVTRV210
CVTRV213 EQU   CVTRV210
CVTRV212 EQU   CVTRV210
CVTRV211 EQU   CVTRV210
CVTIPCRP EQU   CVTS01+412
CVTIPCRI EQU   CVTS01+408
CVTIPCDS EQU   CVTS01+404
CVTAIDVT EQU   CVTS01+400
CVTSSAP  EQU   CVTS01+396
CVTEHCIR EQU   CVTS01+392
CVTEHDEF EQU   CVTS01+388
CVTDAIR  EQU   CVTS01+384
CVTPERFM EQU   CVTS01+380
CVT044R2 EQU   CVTS01+376
CVTFETCH EQU   CVTS01+372
CVTRSTWD EQU   CVTS01+368
CVTSPOST EQU   CVTS01+364
CVTIOBP  EQU   CVTS01+360
CVTASMVT EQU   CVTS01+356
CVTRECRQ EQU   CVTS01+352
CVTWSAC  EQU   CVTS01+348
CVTRV149 EQU   CVTS01+344
CVTWSAL  EQU   CVTS01+340
CVTGLMN  EQU   CVTS01+332
CVTVEAC0 EQU   CVTS01+328
CVT062R1 EQU   CVTS01+324
CVTRPOST EQU   CVTS01+320
CVTDQIQE EQU   CVTS01+316
CVTLKRMA EQU   CVTS01+308
CVTRSPIE EQU   CVTS01+304
CVTRENQ  EQU   CVTS01+300
CVTLQCB  EQU   CVTS01+296
CVTFQCB  EQU   CVTS01+292
CVTQCS01 EQU   CVTS01+288
CVTAPFT  EQU   CVTS01+284
CVTPARRL EQU   CVTS01+280
CVTVWAIT EQU   CVTS01+276
CVTGSPL  EQU   CVTS01+272
CVTLSMQ  EQU   CVTS01+268
CVTGSMQ  EQU   CVTS01+264
CVTEXPRO EQU   CVTS01+260
CVTOPCTP EQU   CVTS01+256
CVTSIC   EQU   CVTS01+252
CVTTPIOS EQU   CVTS01+248
CVTRTMS  EQU   CVTS01+244
CVTSDBF  EQU   CVTS01+240
CVTSCBP  EQU   CVTS01+236
CVTSDMP  EQU   CVTS01+232
CVTSV60  EQU   CVTS01+228
CVTRTMCT EQU   CVTS01+224
CVTASCBL EQU   CVTS01+220
CVTASCBH EQU   CVTS01+216
CVTGDA   EQU   CVTS01+212
CVTVVMDI EQU   CVTS01+204
CVTAQTOP EQU   CVTS01+200
CVTIOSCS EQU   CVTS01+196
CVTSDRM  EQU   CVTS01+192
CVTOPTE  EQU   CVTS01+188
CVTSTXU  EQU   CVTS01+184
CVTQUIS  EQU   CVTS01+180
CVTPARS  EQU   CVTS01+176
CVTS1EE  EQU   CVTS01+172
CVTFRAS  EQU   CVTS01+168
CVTQSAS  EQU   CVTS01+164
CVTCRAS  EQU   CVTS01+160
CVTCRMN  EQU   CVTS01+156
CVTDELCP EQU   CVTS01+152
CVTFRECL EQU   CVTS01+148
CVTGETCL EQU   CVTS01+144
CVTBLDCP EQU   CVTS01+140
CVTAUTHL EQU   CVTS01+136
CVTSCAN  EQU   CVTS01+132
CVTRV144 EQU   CVTS01+130
CVTMAXMP EQU   CVTS01+128
CVTSTCK  EQU   CVTS01+124
CVTRV139 EQU   CVTS01+123
CVTDSSAC EQU   CVTS01+122
CVTRV513 EQU   CVTS01+121
CVTIOSPL EQU   CVTS01+120
CVTPTGT  EQU   CVTS01+116
CVTCSPIE EQU   CVTS01+112
CVTSMFEX EQU   CVTS01+108
CVTOLT0A EQU   CVTS01+104
CVTSRBRT EQU   CVTS01+100
CVTPUTL  EQU   CVTS01+96
CVTASCRL EQU   CVTS01+92
CVTASCRF EQU   CVTS01+88
CVTRV326 EQU   CVTS01+84
CVTRV325 EQU   CVTS01+80
CVTRV324 EQU   CVTS01+76
CVT0VL01 EQU   CVTS01+72
CVTSHRVM EQU   CVTS01+68
CVTRV332 EQU   CVTS01+64
CVTTAS   EQU   CVTS01+60
CVTRSCN  EQU   CVTS01+56
CVTTRAC2 EQU   CVTS01+54
CVTTRACE EQU   CVTS01+52
CVTAPG   EQU   CVTS01+51
CVTSDTRC EQU   CVTCTLFG
CVTGTRCE EQU   CVTCTLFG
CVTNOMP  EQU   CVTCTLFG
CVTRSV79 EQU   CVTCTLFG
CVTDSTAT EQU   CVTCTLFG
CVTRSV78 EQU   CVTCTLFG
CVTRV333 EQU   CVTCTLFG
CVTRV323 EQU   CVTCTLFG
CVTSPVLK EQU   CVTS01+49
CVTRSV77 EQU   CVTS01+48
CVTRV331 EQU   CVTS01+44
CVTRV330 EQU   CVTS01+40
CVTRV329 EQU   CVTS01+36
CVTRV328 EQU   CVTS01+32
CVTRV322 EQU   CVTS01+28
CVTSLID  EQU   CVTSLIDA+1
CVTSYLK  EQU   CVTSLIDA
CVTRV321 EQU   CVTS01+20
CVTRV320 EQU   CVTS01+16
CVTLPDIR EQU   CVTLPDIA+1
CVTRSV69 EQU   CVTDIRST
CVTRSV68 EQU   CVTDIRST
CVTRSV67 EQU   CVTDIRST
CVTRSV66 EQU   CVTDIRST
CVTRSV65 EQU   CVTDIRST
CVTRSV64 EQU   CVTDIRST
CVTRSV63 EQU   CVTDIRST
CVTDICOM EQU   CVTDIRST
CVTPVTP  EQU   CVTS01+8
CVTLPDSR EQU   CVTS01+4
CVTGETL  EQU   CVTS01
@NM00019 EQU   RTMRETRY+68
RETRYREG EQU   RUBDATA+2
@NM00018 EQU   RTMRETRY
CTLREG15 EQU   CREGS+60
@NM00008 EQU   CTLREG14+1
@NM00007 EQU   CTLREG14
@NM00006 EQU   CTLREG14
CTLREGS  EQU   CREGS
FPREG6   EQU   FPREGS+24
FPREG4   EQU   FPREGS+16
FPREG2   EQU   FPREGS+8
FPREG0   EQU   FPREGS
@NM00005 EQU   ABLOCORE+80
@NM00004 EQU   CURRPSW+1
@NM00003 EQU   CURRPSW
@NM00002 EQU   ABLOCORE+48
@NM00001 EQU   ABLOCORE
RSTRMCK  EQU   RSTRMPS+1
RSTRMSK  EQU   RSTRMPS
@NM00107 EQU   SDWA+512
SDWAVRA  EQU   SDWARA+4
SDWAURAL EQU   SDWARA+3
@NM00106 EQU   SDWADPVA
SDWAEBC  EQU   SDWADPVA
SDWAHEX  EQU   SDWADPVA
SDWAVRAL EQU   SDWARA
@NM00105 EQU   SDWA+396
SDWACOMP EQU   SDWA+392
SDWARCPL EQU   SDWA+364
@NM00104 EQU   SDWADPSA+32
SDWATO4  EQU   SDWADPSL+28
SDWAFRM4 EQU   SDWADPSL+24
SDWATO3  EQU   SDWADPSL+20
SDWAFRM3 EQU   SDWADPSL+16
SDWATO2  EQU   SDWADPSL+12
SDWAFRM2 EQU   SDWADPSL+8
SDWATO1  EQU   SDWADPSL+4
SDWAFRM1 EQU   SDWADPSL
@NM00103 EQU   SDWADDAT+3
@NM00102 EQU   SDWAPDAT
SDWAUSPL EQU   SDWAPDAT
SDWADPSW EQU   SDWAPDAT
SDWATJPA EQU   SDWAPDAT
SDWATLPA EQU   SDWAPDAT
SDWADREG EQU   SDWAPDAT
SDWADSAH EQU   SDWAPDAT
SDWADSAS EQU   SDWAPDAT
@NM00101 EQU   SDWADDAT+1
@NM00100 EQU   SDWASDAT
SDWAQQS  EQU   SDWASDAT
SDWACBS  EQU   SDWASDAT
SDWAGTF  EQU   SDWASDAT
SDWASWA  EQU   SDWASDAT
SDWALSQA EQU   SDWASDAT
SDWASQA  EQU   SDWASDAT
SDWANUC  EQU   SDWASDAT
@NM00099 EQU   SDWADUMP+2
@NM00098 EQU   SDWADPFS
SDWASLST EQU   SDWADPFS
@NM00097 EQU   SDWADPFS
SDWADLST EQU   SDWADPFS
SDWADPT  EQU   SDWADPFS
SDWADPID EQU   SDWADUMP
SDWADPLA EQU   SDWA+316
SDWAREXN EQU   SDWARECP+16
SDWACSCT EQU   SDWARECP+8
SDWAMODN EQU   SDWARECP
@NM00096 EQU   SDWA+290
SDWAASID EQU   SDWA+288
SDWATALW EQU   SDWALKWS+28
SDWATDLW EQU   SDWALKWS+24
SDWATNLW EQU   SDWALKWS+20
SDWAAPLW EQU   SDWALKWS+16
SDWAIPLW EQU   SDWALKWS+12
SDWAILLW EQU   SDWALKWS+8
SDWAIULW EQU   SDWALKWS+4
SDWAICLW EQU   SDWALKWS
SDWAFLLK EQU   SDWAACF4
SDWACMS  EQU   SDWAACF4
SDWAOPTM EQU   SDWAACF4
SDWATADB EQU   SDWAACF4
SDWATDNB EQU   SDWAACF4
SDWATNCB EQU   SDWAACF4
SDWAILCH EQU   SDWAACF4
SDWAIUCB EQU   SDWAACF4
SDWAICAT EQU   SDWAACF3
SDWAIPRG EQU   SDWAACF3
SDWASALL EQU   SDWAACF3
SDWAASMP EQU   SDWAACF3
SDWADISP EQU   SDWAACF3
@NM00095 EQU   SDWAACF3
@NM00094 EQU   SDWAACF2
SDWAFREE EQU   SDWAACF2
@NM00093 EQU   SDWAACF2
SDWASPIN EQU   SDWAACF2
@NM00092 EQU   SDWAACF2
SDWALCPU EQU   SDWACPUA+2
@NM00091 EQU   SDWACPUA
SDWARECA EQU   SDWA+244
@NM00090 EQU   SDWA+239
@NM00089 EQU   SDWAIOFS
SDWANIOP EQU   SDWAIOFS
SDWANOIO EQU   SDWAIOFS
SDWAIOHT EQU   SDWAIOFS
SDWAIOQR EQU   SDWAIOFS
SDWAFMID EQU   SDWA+236
@NM00088 EQU   SDWAERRD
SDWAMCIV EQU   SDWAERRD
SDWARPIV EQU   SDWAERRD
SDWAMABD EQU   SDWAERRD
SDWACTS  EQU   SDWAERRD
SDWASTAE EQU   SDWAERRD
SDWANRBE EQU   SDWAERRD
SDWACLUP EQU   SDWAERRD
@NM00087 EQU   SDWAERRC
SDWAEAS  EQU   SDWAERRC
SDWAPERC EQU   SDWAERRC
SDWAIRB  EQU   SDWAERRC
SDWASTAI EQU   SDWAERRC
SDWASTAF EQU   SDWAERRC
SDWASRBM EQU   SDWAERRB
SDWALDIS EQU   SDWAERRB
SDWAENRB EQU   SDWAERRB
SDWATYP1 EQU   SDWAERRB
@NM00086 EQU   SDWAERRB
SDWAPGIO EQU   SDWAERRA
SDWATEXC EQU   SDWAERRA
SDWASVCE EQU   SDWAERRA
SDWAABTM EQU   SDWAERRA
SDWASVCD EQU   SDWAERRA
SDWARKEY EQU   SDWAERRA
SDWAPCHK EQU   SDWAERRA
SDWAMCHK EQU   SDWAERRA
SDWATIME EQU   SDWAMCH+20
SDWARFSA EQU   SDWAMCH+16
@NM00085 EQU   SDWAMCH+14
SDWAVEQR EQU   SDWARSR2
SDWAPGFX EQU   SDWARSR2
SDWAFLSQ EQU   SDWARSR2
SDWAFSQA EQU   SDWARSR2
SDWANUCL EQU   SDWARSR2
SDWASPER EQU   SDWARSR2
SDWAINTC EQU   SDWARSR2
SDWAOFLN EQU   SDWARSR2
SDWACHNG EQU   SDWARSR1
SDWAMSER EQU   SDWARSR1
@NM00084 EQU   SDWARSR1
SDWACPID EQU   SDWAMCH+10
SDWATERR EQU   SDWAMCHD
SDWAFPRX EQU   SDWAMCHD
SDWAINSF EQU   SDWAMCHD
SDWAACR  EQU   SDWAMCHD
SDWASCK  EQU   SDWAMCHD
SDWAPSWU EQU   SDWAMCHD
SDWAREGU EQU   SDWAMCHD
SDWASKYF EQU   SDWAMCHD
@NM00083 EQU   SDWAMCHS
SDWARSRF EQU   SDWAMCHS
SDWARSRC EQU   SDWAMCHS
SDWAINVP EQU   SDWAMCHS
SDWATSVL EQU   SDWAMCHS
SDWARCDF EQU   SDWAMCHS
SDWASRVL EQU   SDWAMCHS
SDWASCKE EQU   SDWASTCK+4
SDWASCKB EQU   SDWASTCK
SDWALNTH EQU   SDWAIDNT+1
SDWASPID EQU   SDWAIDNT
SDWASR15 EQU   SDWASRSV+60
SDWASR14 EQU   SDWASRSV+56
SDWASR13 EQU   SDWASRSV+52
SDWASR12 EQU   SDWASRSV+48
SDWASR11 EQU   SDWASRSV+44
SDWASR10 EQU   SDWASRSV+40
SDWASR09 EQU   SDWASRSV+36
SDWASR08 EQU   SDWASRSV+32
SDWASR07 EQU   SDWASRSV+28
SDWASR06 EQU   SDWASRSV+24
SDWASR05 EQU   SDWASRSV+20
SDWASR04 EQU   SDWASRSV+16
SDWASR03 EQU   SDWASRSV+12
SDWASR02 EQU   SDWASRSV+8
SDWASR01 EQU   SDWASRSV+4
SDWASR00 EQU   SDWASRSV
SDWATRN2 EQU   SDWAAEC2+4
SDWAIPC2 EQU   SDWAICD2
SDWAIMC2 EQU   SDWAICD2
SDWAIPR2 EQU   SDWAICD2
@NM00082 EQU   SDWAINC2
@NM00081 EQU   SDWAILC2
SDWAIL2  EQU   SDWAILC2
@NM00080 EQU   SDWAILC2
@NM00079 EQU   SDWAAEC2
SDWAADD2 EQU   SDWANXT2+1
@NM00078 EQU   SDWANXT2
@NM00077 EQU   SDWAEC2+3
SDWASGN2 EQU   SDWAINT2
SDWAEXP2 EQU   SDWAINT2
SDWADEC2 EQU   SDWAINT2
SDWAFPO2 EQU   SDWAINT2
SDWACC2  EQU   SDWAINT2
@NM00076 EQU   SDWAINT2
SDWAPGM2 EQU   SDWAMWP2
SDWAWAT2 EQU   SDWAMWP2
SDWAMCK2 EQU   SDWAMWP2
SDWAECT2 EQU   SDWAMWP2
SDWAKEY2 EQU   SDWAMWP2
SDWAEXT2 EQU   SDWAEMK2
SDWAIO2  EQU   SDWAEMK2
SDWATRM2 EQU   SDWAEMK2
@NM00075 EQU   SDWAEMK2
SDWAPER2 EQU   SDWAEMK2
@NM00074 EQU   SDWAEMK2
SDWATRAN EQU   SDWAAEC1+4
SDWAIPC1 EQU   SDWAICD1
SDWAIMC1 EQU   SDWAICD1
SDWAIPR1 EQU   SDWAICD1
@NM00073 EQU   SDWAINC1
@NM00072 EQU   SDWAILC1
SDWAIL1  EQU   SDWAILC1
@NM00071 EQU   SDWAILC1
@NM00070 EQU   SDWAAEC1
SDWAADD1 EQU   SDWANXT1+1
@NM00069 EQU   SDWANXT1
@NM00068 EQU   SDWAEC1+3
SDWASGN1 EQU   SDWAINT1
SDWAEXP1 EQU   SDWAINT1
SDWADEC1 EQU   SDWAINT1
SDWAFPO1 EQU   SDWAINT1
SDWACC1  EQU   SDWAINT1
@NM00067 EQU   SDWAINT1
SDWAPGM1 EQU   SDWAMWP1
SDWAWAT1 EQU   SDWAMWP1
SDWAMCK1 EQU   SDWAMWP1
SDWAECT1 EQU   SDWAMWP1
SDWAKEY1 EQU   SDWAMWP1
SDWAEXT1 EQU   SDWAEMK1
SDWAIO1  EQU   SDWAEMK1
SDWATRM1 EQU   SDWAEMK1
@NM00066 EQU   SDWAEMK1
SDWAPER1 EQU   SDWAEMK1
@NM00065 EQU   SDWAEMK1
SDWAIOBR EQU   SDWA+100
SDWAEPA  EQU   SDWA+96
@NM00064 EQU   SDWANAME+4
SDWARBAD EQU   SDWANAME
SDWAGR15 EQU   SDWAGRSV+60
SDWAGR14 EQU   SDWAGRSV+56
SDWAGR13 EQU   SDWAGRSV+52
SDWAGR12 EQU   SDWAGRSV+48
SDWAGR11 EQU   SDWAGRSV+44
SDWAGR10 EQU   SDWAGRSV+40
SDWAGR09 EQU   SDWAGRSV+36
SDWAGR08 EQU   SDWAGRSV+32
SDWAGR07 EQU   SDWAGRSV+28
SDWAGR06 EQU   SDWAGRSV+24
SDWAGR05 EQU   SDWAGRSV+20
SDWAGR04 EQU   SDWAGRSV+16
SDWAGR03 EQU   SDWAGRSV+12
SDWAGR02 EQU   SDWAGRSV+8
SDWAGR01 EQU   SDWAGRSV+4
SDWAGR00 EQU   SDWAGRSV
SDWANXTP EQU   SDWACTL2+5
SDWASGP  EQU   SDWAPMKP
SDWAEUP  EQU   SDWAPMKP
SDWADOP  EQU   SDWAPMKP
SDWAFPP  EQU   SDWAPMKP
SDWACCP  EQU   SDWAPMKP
SDWAILP  EQU   SDWAPMKP
SDWAINTP EQU   SDWACTL2+2
SDWASPVP EQU   SDWAMWPP
SDWAWATP EQU   SDWAMWPP
SDWAMCKP EQU   SDWAMWPP
@NM00063 EQU   SDWAMWPP
SDWAKEYP EQU   SDWAMWPP
SDWAEXTP EQU   SDWACMKP
SDWAIOP  EQU   SDWACMKP
SDWANXTA EQU   SDWACTL1+5
SDWASGA  EQU   SDWAPMKA
SDWAEUA  EQU   SDWAPMKA
SDWADOA  EQU   SDWAPMKA
SDWAFPA  EQU   SDWAPMKA
SDWACCA  EQU   SDWAPMKA
SDWAILA  EQU   SDWAPMKA
SDWAINTA EQU   SDWACTL1+2
SDWASPVA EQU   SDWAMWPA
SDWAWATA EQU   SDWAMWPA
SDWAMCKA EQU   SDWAMWPA
@NM00062 EQU   SDWAMWPA
SDWAKEYA EQU   SDWAMWPA
SDWAEXTA EQU   SDWACMKA
SDWAIOA  EQU   SDWACMKA
SDWACMPC EQU   SDWAABCC+1
@NM00061 EQU   SDWACMPF
SDWASTCC EQU   SDWACMPF
@NM00060 EQU   SDWACMPF
SDWASTEP EQU   SDWACMPF
SDWAREQ  EQU   SDWACMPF
SDWAPARM EQU   SDWA
FRRSPARM EQU   FRRSENTR+8
@NM00059 EQU   FRRSFLGS+1
@NM00058 EQU   FRRSFLG1
FRRSNEST EQU   FRRSFLG1
FRRSRCUR EQU   FRRSFLG1
FRRSFRRA EQU   FRRSENTR
FRRSENTS EQU   FRRS+84
FRRSRTMW EQU   FRRS+16
FRRSCURR EQU   FRRSHEAD+12
FRRSELEN EQU   FRRSHEAD+8
FRRSLAST EQU   FRRSHEAD+4
FRRSEMP  EQU   FRRSHEAD
@NM00057 EQU   PSA+3668
PSASTAK  EQU   PSA+3072
@NM00056 EQU   PSA+1048
PSAUSEND EQU   PSA+1048
PSARV062 EQU   PSA+1044
PSACDAL  EQU   PSA+1040
PSAATCVT EQU   PSA+1032
PSAPCPSW EQU   PSA+1024
PSAPIR2  EQU   PSA+1020
PSARV059 EQU   PSA+1018
PSASVC13 EQU   PSA+1016
PSALSFCC EQU   PSA+1012
PSASFACC EQU   PSA+1008
PSASTOP  EQU   PSA+992
PSASTART EQU   PSA+976
PSARSPSW EQU   PSA+968
PSARV045 EQU   PSA+892
PSARV044 EQU   PSA+888
PSARV043 EQU   PSA+884
PSARV042 EQU   PSA+880
PSARV041 EQU   PSA+876
PSARV040 EQU   PSA+872
PSARV025 EQU   PSA+868
PSADSSED EQU   PSA+868
PSADSSPR EQU   PSA+864
PSADSSFW EQU   PSA+860
PSADSS14 EQU   PSA+856
PSADSSPP EQU   PSA+848
PSADSSRP EQU   PSA+840
PSADSS05 EQU   PSADSSF4
PSADSS10 EQU   PSADSSF4
PSADSSVE EQU   PSADSSF4
PSADSSDE EQU   PSADSSF4
PSADSSC0 EQU   PSADSSF4
PSADSSIE EQU   PSADSSF4
PSADSS12 EQU   PSADSSF4
PSADSSRC EQU   PSADSSF4
PSARV057 EQU   PSADSSF3
PSARV056 EQU   PSADSSF3
PSARV055 EQU   PSADSSF3
PSADSSMC EQU   PSADSSF3
PSADSSRW EQU   PSADSSF3
PSADSSNM EQU   PSADSSF3
PSADSSES EQU   PSADSSF3
PSADSSGP EQU   PSADSSF3
PSADSSF2 EQU   PSADSSFL+1
PSADSSPI EQU   PSADSSF1
PSADSSOI EQU   PSADSSF1
PSADSSSP EQU   PSADSSF1
PSADSSTP EQU   PSADSSF1
PSADSSDW EQU   PSADSSF1
PSADSSDD EQU   PSADSSF1
PSADSSDM EQU   PSADSSF1
PSADSSMV EQU   PSADSSF1
PSADSSTS EQU   PSA+816
PSADSSWK EQU   PSA+812
PSADSSR3 EQU   PSA+808
PSADSSR2 EQU   PSA+804
PSADSSRS EQU   PSA+800
PSASTOR  EQU   PSA+796
PSACPUSA EQU   PSA+794
PSAVSTAP EQU   PSA+792
PSAWKVAP EQU   PSA+788
PSAWKRAP EQU   PSA+784
PSAMCHIC EQU   PSA+783
PSASYMSK EQU   PSA+781
PSAMCHFL EQU   PSA+780
PSACR0   EQU   PSA+776
PSAPSWSV EQU   PSA+768
PSALITA  EQU   PSA+764
PSACLHS  EQU   PSAHLHI
PSALKR15 EQU   PSALKSA+60
PSALKR14 EQU   PSALKSA+56
PSALKR13 EQU   PSALKSA+52
PSALKR12 EQU   PSALKSA+48
PSALKR11 EQU   PSALKSA+44
PSALKR10 EQU   PSALKSA+40
PSALKR9  EQU   PSALKSA+36
PSALKR8  EQU   PSALKSA+32
PSALKR7  EQU   PSALKSA+28
PSALKR6  EQU   PSALKSA+24
PSALKR5  EQU   PSALKSA+20
PSALKR4  EQU   PSALKSA+16
PSALKR3  EQU   PSALKSA+12
PSALKR2  EQU   PSALKSA+8
PSALKR1  EQU   PSALKSA+4
PSALKR0  EQU   PSALKSA
PSARV023 EQU   PSACLHT+52
PSALOCAL EQU   PSACLHT+48
PSACMSL  EQU   PSACLHT+44
PSAOPTL  EQU   PSACLHT+40
PSATPACL EQU   PSACLHT+36
PSATPDNL EQU   PSACLHT+32
PSATPNCL EQU   PSACLHT+28
PSAIOSLL EQU   PSACLHT+24
PSAIOSUL EQU   PSACLHT+20
PSAIOSCL EQU   PSACLHT+16
PSAIOSSL EQU   PSACLHT+12
PSASALCL EQU   PSACLHT+8
PSAASML  EQU   PSACLHT+4
PSADISPL EQU   PSACLHT
PSARV050 EQU   PSA+634
PSADSSGO EQU   PSA+633
PSARECUR EQU   PSA+632
PSAHLHIS EQU   PSA+628
PSAIPCSA EQU   PSA+624
@NM00055 EQU   PSA+621
PSAIPCDM EQU   PSA+620
PSAIPCD  EQU   PSA+616
@NM00054 EQU   PSA+613
PSAIPCRM EQU   PSA+612
PSAIPCR  EQU   PSA+608
PSAMCHEX EQU   PSA+600
PSAMPSW  EQU   PSA+592
PSAEXPS2 EQU   PSA+584
PSAEXPS1 EQU   PSA+576
PSAPIREG EQU   PSA+572
PSARSREG EQU   PSA+568
PSAGPREG EQU   PSA+556
PSARV022 EQU   PSASUP4
PSARV021 EQU   PSASUP4
PSARV020 EQU   PSASUP4
PSARV019 EQU   PSASUP4
PSARV018 EQU   PSASUP4
PSARV017 EQU   PSASUP4
PSARV016 EQU   PSASUP4
PSARV015 EQU   PSASUP4
PSARV014 EQU   PSASUP3
PSARV013 EQU   PSASUP3
PSARV012 EQU   PSASUP3
PSAESTA  EQU   PSASUP3
PSASPR   EQU   PSASUP3
PSAPSREG EQU   PSASUP3
PSAPI2   EQU   PSASUP3
PSAIOSUP EQU   PSASUP3
PSALCR   EQU   PSASUP2
PSARTM   EQU   PSASUP2
PSAACR   EQU   PSASUP2
PSAIPCE2 EQU   PSASUP2
PSAIPCES EQU   PSASUP2
PSAIPCEC EQU   PSASUP2
PSAGTF   EQU   PSASUP2
PSAIPCRI EQU   PSASUP2
PSATYPE6 EQU   PSASUP1
PSATCTL  EQU   PSASUP1
PSADISP  EQU   PSASUP1
PSALOCK  EQU   PSASUP1
PSAPI    EQU   PSASUP1
PSAEXT   EQU   PSASUP1
PSASVC   EQU   PSASUP1
PSAIO    EQU   PSASUP1
PSAAOLD  EQU   PSA+548
PSAANEW  EQU   PSA+544
PSATOLD  EQU   PSA+540
PSATNEW  EQU   PSA+536
PSALCCAR EQU   PSA+532
PSAPCCAR EQU   PSA+524
PSACPULA EQU   PSA+518
PSACPUPA EQU   PSA+516
PSAPSA   EQU   PSA+512
FLCHDEND EQU   PSA+512
FLCCRSAV EQU   FLCMCLA+280
FLCGRSAV EQU   FLCMCLA+216
FLCFPSAV EQU   FLCMCLA+184
FLCFLA   EQU   FLCMCLA+88
FLCRGNCD EQU   FLCMCLA+84
FLCFSAA  EQU   FLCFSA+1
@NM00053 EQU   FLCFSA
@NM00052 EQU   FLCMCLA+77
PSAMDISC EQU   PSAMEDC
PSAMINTR EQU   PSAMEDC
PSAMINST EQU   PSAMEDC
PSAMCCF  EQU   PSAMEDC
PSAMCNOP EQU   PSAMEDC
PSAMEXSR EQU   PSAMEDC
PSAMCOPR EQU   PSAMEDC
@NM00051 EQU   PSAMEDC
@NM00050 EQU   FLCMCLA+72
FLCMCIC  EQU   FLCMCLA+64
@NM00049 EQU   FLCMCLA+20
FLCIOAA  EQU   FLCIOA+1
@NM00048 EQU   FLCIOA
@NM00047 EQU   FLCMCLA+15
@NM00046 EQU   FLCMCLA+14
@NM00045 EQU   FLCMCLA+12
FLCLCL   EQU   FLCMCLA+8
FLCIOELA EQU   FLCIOEL+1
@NM00044 EQU   FLCIOEL
FLCCHIL  EQU   FLCCHNID+2
FLCCHMOD EQU   FLCCHTM
FLCCHTYP EQU   FLCCHTM
@NM00043 EQU   PSA+160
FLCMTRCD EQU   PSA+157
@NM00042 EQU   PSA+156
FLCPERA  EQU   FLCPER+1
@NM00041 EQU   FLCPER
@NM00040 EQU   PSA+151
FLCPERCD EQU   PSA+150
FLCMCNUM EQU   PSA+149
@NM00039 EQU   PSA+148
FLCTEAA  EQU   FLCTEA+1
@NM00038 EQU   FLCTEA
PSAPIPC  EQU   PSAPICOD
PSAPIMC  EQU   PSAPICOD
PSAPIPER EQU   PSAPICOD
PSARV049 EQU   FLCPICOD
FLCPILCB EQU   FLCPIILC
@NM00037 EQU   FLCPIILC
@NM00036 EQU   PSAEPPSW
FLCSVCN  EQU   PSAESPSW+2
FLCSILCB EQU   FLCSVILC
@NM00035 EQU   FLCSVILC
@NM00034 EQU   PSAESPSW
FLCEICOD EQU   PSAEEPSW+2
PSASPAD  EQU   PSAEEPSW
@NM00033 EQU   PSA+128
FLCINPSW EQU   PSA+120
FLCENPSW EQU   PSA+88
FLCTRACE EQU   PSA+84
FLCTIMER EQU   PSA+80
FLCCVT2  EQU   PSA+76
FLCCAW   EQU   PSA+72
FLCCSW   EQU   PSA+64
FLCIOPSW EQU   PSA+56
FLCMOPSW EQU   PSA+48
FLCPOPSW EQU   PSA+40
FLCEOPSW EQU   PSA+24
@NM00032 EQU   FLCICCW2+4
FLCCVT   EQU   FLCICCW2
FLCICCW1 EQU   FLCROPSW
FLCIPPSW EQU   FLCRNPSW
ASCBEND  EQU   ASCB+208
ASCBSRBT EQU   ASCB+200
ASCBSWTL EQU   ASCB+196
ASCBRS14 EQU   ASCB+195
ASCBSMCT EQU   ASCB+194
ASCBRS12 EQU   ASCB+192
ASCBPCTT EQU   ASCB+188
ASCBVGTT EQU   ASCB+184
ASCBRV43 EQU   ASCBSRQ4
ASCBRV42 EQU   ASCBSRQ4
ASCBRV41 EQU   ASCBSRQ4
ASCBRV40 EQU   ASCBSRQ4
ASCBRV39 EQU   ASCBSRQ4
ASCBRV38 EQU   ASCBSRQ4
ASCBRV37 EQU   ASCBSRQ4
ASCBRV36 EQU   ASCBSRQ4
ASCBRV35 EQU   ASCBSRQ3
ASCBRV34 EQU   ASCBSRQ3
ASCBRV33 EQU   ASCBSRQ3
ASCBRV32 EQU   ASCBSRQ3
ASCBRV31 EQU   ASCBSRQ3
ASCBRV30 EQU   ASCBSRQ3
ASCBRV29 EQU   ASCBSRQ3
ASCBRV28 EQU   ASCBSRQ3
ASCBRV27 EQU   ASCBSRQ2
ASCBRV26 EQU   ASCBSRQ2
ASCBRV25 EQU   ASCBSRQ2
ASCBRV24 EQU   ASCBSRQ2
ASCBRV23 EQU   ASCBSRQ2
ASCBRV22 EQU   ASCBSRQ2
ASCBRV21 EQU   ASCBSRQ2
ASCBRV20 EQU   ASCBSRQ2
ASCBRV19 EQU   ASCBSRQ1
ASCBRV18 EQU   ASCBSRQ1
ASCBRV17 EQU   ASCBSRQ1
ASCBRV16 EQU   ASCBSRQ1
ASCBRV15 EQU   ASCBSRQ1
ASCBRV14 EQU   ASCBSRQ1
ASCBRV13 EQU   ASCBSRQ1
ASCBSTA  EQU   ASCBSRQ1
ASCBJBNS EQU   ASCB+176
ASCBJBNI EQU   ASCB+172
ASCBMCC  EQU   ASCB+168
ASCBRTWA EQU   ASCB+164
ASCBIQEA EQU   ASCB+160
ASCBXMPQ EQU   ASCB+156
ASCBRS01 EQU   ASCB+154
ASCBFMCT EQU   ASCB+152
ASCBOUXB EQU   ASCB+148
ASCBOUCB EQU   ASCB+144
ASCBMECB EQU   ASCB+140
ASCBQECB EQU   ASCB+136
ASCBLSQH EQU   ASCBLKGP+4
ASCBLOCK EQU   ASCBLKGP
ASCBTCBS EQU   ASCB+124
ASCBNVSC EQU   ASCB+122
ASCBVSC  EQU   ASCB+120
ASCBSRBS EQU   ASCB+118
ASCBSSRB EQU   ASCB+116
ASCBRV06 EQU   ASCBFLG2
ASCBRV05 EQU   ASCBFLG2
ASCBRV04 EQU   ASCBFLG2
ASCBSNQS EQU   ASCBFLG2
ASCBS2S  EQU   ASCBFLG2
ASCBCEXT EQU   ASCBFLG2
ASCBPXMT EQU   ASCBFLG2
ASCBXMPT EQU   ASCBFLG2
ASCBRF07 EQU   ASCBDSP1
ASCBRF06 EQU   ASCBDSP1
ASCBRF05 EQU   ASCBDSP1
ASCBRF04 EQU   ASCBDSP1
ASCBRF03 EQU   ASCBDSP1
ASCBRF02 EQU   ASCBDSP1
ASCBFAIL EQU   ASCBDSP1
ASCBNOQ  EQU   ASCBDSP1
ASCBSWCT EQU   ASCB+112
ASCBASXB EQU   ASCB+108
ASCBTMCH EQU   ASCB+104
ASCBNSWP EQU   ASCBFLG1
ASCBTYP1 EQU   ASCBFLG1
ASCBSTND EQU   ASCBFLG1
ASCBABNT EQU   ASCBFLG1
ASCBTERM EQU   ASCBFLG1
ASCBS3S  EQU   ASCBFLG1
ASCBCMSH EQU   ASCBFLG1
ASCBTOFF EQU   ASCBFLG1
ASCBRF01 EQU   ASCBRCTF
ASCBTMLW EQU   ASCBRCTF
ASCBOUT  EQU   ASCBRCTF
ASCBWAIT EQU   ASCBRCTF
ASCBRV08 EQU   ASCBRCTF
ASCBFQU  EQU   ASCBRCTF
ASCBFRS  EQU   ASCBRCTF
ASCBTMNO EQU   ASCBRCTF
ASCBAFFN EQU   ASCBFW1
ASCBDUMP EQU   ASCB+96
ASCBRV44 EQU   ASCB+92
ASCBUBET EQU   ASCB+88
ASCBECB  EQU   ASCB+84
ASCBJSTL EQU   ASCB+80
ASCBEJST EQU   ASCB+64
ASCBTSB  EQU   ASCB+60
ASCBCSCB EQU   ASCB+56
ASCBRSMA EQU   ASCBRSM+1
ASCBRV54 EQU   ASCBRSMF
ASCBRV53 EQU   ASCBRSMF
ASCBRV52 EQU   ASCBRSMF
ASCBRV51 EQU   ASCBRSMF
ASCBVEQR EQU   ASCBRSMF
ASCBN2LP EQU   ASCBRSMF
ASCB1LPU EQU   ASCBRSMF
ASCB2LPU EQU   ASCBRSMF
ASCBLDA  EQU   ASCB+48
ASCBSTOR EQU   ASCB+44
ASCBDP   EQU   ASCB+43
ASCBRV07 EQU   ASCB+42
ASCBIOSM EQU   ASCB+40
ASCBSEQN EQU   ASCB+38
ASCBASID EQU   ASCB+36
ASCBCPUS EQU   ASCB+32
ASCBSPL  EQU   ASCB+28
ASCBIOSP EQU   ASCB+24
ASCBSYNC EQU   ASCBSUPC+4
ASCBSVRB EQU   ASCBSUPC
ASCBCMSF EQU   ASCB+12
ASCBBWDP EQU   ASCB+8
ASCBFWDP EQU   ASCB+4
ASCBASCB EQU   ASCB
ASCBEGIN EQU   ASCB
ASVTEND  EQU   ASVT+528
ASVTAVAI EQU   ASVTFRST
ASVTRS00 EQU   ASVT+520
ASVTASVT EQU   ASVT+512
ASVTBEGN EQU   ASVT+512
@NM00031 EQU   ASVT
LCCAR125 EQU   LCCA+964
LCCAR124 EQU   LCCA+960
LCCASGPR EQU   LCCA+896
LCCADRT2 EQU   LCCA+888
LCCADRT1 EQU   LCCA+880
LCCAR103 EQU   LCCA+876
LCCAESS2 EQU   LCCA+872
LCCASPLJ EQU   LCCA+868
LCCASMQJ EQU   LCCA+864
LCCAIRT  EQU   LCCA+736
LCCAASID EQU   LCCA+732
LCCARV89 EQU   LCCA+728
LCCAPGTA EQU   LCCASRBF+2
LCCASAFN EQU   LCCASRBF
LCCAECSA EQU   LCCA+716
LCCAICR0 EQU   LCCA+712
LCCALWTM EQU   LCCA+704
LCCARV78 EQU   LCCA+700
LCCAPINV EQU   LCCA+696
LCCARV88 EQU   LCCA+695
LCCARV87 EQU   LCCALKFG
LCCARV86 EQU   LCCALKFG
LCCARV85 EQU   LCCALKFG
LCCARV84 EQU   LCCALKFG
LCCALKRD EQU   LCCALKFG
LCCALKAQ EQU   LCCALKFG
LCCALKSA EQU   LCCALKFG
LCCALKDP EQU   LCCALKFG
LCCACRST EQU   LCCACREX
LCCACRDP EQU   LCCACREX
LCCACRLM EQU   LCCACREX
LCCACRIN EQU   LCCACREX
LCCACRRT EQU   LCCACREX
LCCACRLE EQU   LCCACREX
LCCACRRM EQU   LCCACREX
LCCACREF EQU   LCCACREX
LCCAVARY EQU   LCCACRFL
LCCARV73 EQU   LCCACRFL
LCCARV72 EQU   LCCACRFL
LCCARV71 EQU   LCCACRFL
LCCARV70 EQU   LCCACRFL
LCCARV69 EQU   LCCACRFL
LCCACLMS EQU   LCCACRFL
LCCACRTM EQU   LCCACRFL
LCCALCR0 EQU   LCCA+688
LCCACRLC EQU   LCCA+684
LCCARCPU EQU   LCCA+680
LCCADCPU EQU   LCCA+676
LCCASRBJ EQU   LCCA+672
LCCADSSR EQU   LCCA+668
LCCADSSC EQU   LCCA+660
LCCADSS3 EQU   LCCA+648
LCCADSS2 EQU   LCCA+636
LCCADSS1 EQU   LCCA+624
LCCAWTIM EQU   LCCA+616
LCCASTOD EQU   LCCA+592
LCCARIR5 EQU   LCCASPSA+44
LCCARIR4 EQU   LCCASPSA+40
LCCARIR3 EQU   LCCASPSA+36
LCCARIR2 EQU   LCCASPSA+32
LCCARPR5 EQU   LCCASPSA+28
LCCARPR4 EQU   LCCASPSA+24
LCCARPR3 EQU   LCCASPSA+20
LCCARPR2 EQU   LCCASPSA+16
LCCADSR5 EQU   LCCASPSA+12
LCCADSR4 EQU   LCCASPSA+8
LCCADSR3 EQU   LCCASPSA+4
LCCADSR2 EQU   LCCASPSA
LCCARV68 EQU   LCCA+543
LCCAPSMK EQU   LCCA+542
LCCARV67 EQU   LCCADSF2
LCCARV66 EQU   LCCADSF2
LCCARV65 EQU   LCCADSF2
LCCARV64 EQU   LCCADSF2
LCCADSRW EQU   LCCADSF2
LCCADSPL EQU   LCCADSF2
LCCAGSRB EQU   LCCADSF2
LCCASRBM EQU   LCCADSF2
LCCARV61 EQU   LCCADSF1
LCCARV60 EQU   LCCADSF1
LCCARV59 EQU   LCCADSF1
LCCARV58 EQU   LCCADSF1
LCCATIMR EQU   LCCADSF1
LCCADSS  EQU   LCCADSF1
LCCAVCPU EQU   LCCADSF1
LCCAACR  EQU   LCCADSF1
LCCAASCP EQU   LCCA+532
LCCAESSA EQU   LCCA+528
LCCARV55 EQU   LCCASPN4
LCCARV54 EQU   LCCASPN4
LCCARV53 EQU   LCCASPN4
LCCARV52 EQU   LCCASPN4
LCCARV51 EQU   LCCASPN4
LCCARV50 EQU   LCCASPN4
LCCARV49 EQU   LCCASPN4
LCCARV48 EQU   LCCASPN4
LCCARV47 EQU   LCCASPN3
LCCARV46 EQU   LCCASPN3
LCCARV45 EQU   LCCASPN3
LCCARV44 EQU   LCCASPN3
LCCARV43 EQU   LCCASPN3
LCCARV42 EQU   LCCASPN3
LCCARV41 EQU   LCCASPN3
LCCARV40 EQU   LCCASPN3
LCCARV39 EQU   LCCASPN2
LCCARV38 EQU   LCCASPN2
LCCARV37 EQU   LCCASPN2
LCCARV36 EQU   LCCASPN2
LCCARV35 EQU   LCCASPN2
LCCARV34 EQU   LCCASPN2
LCCARV33 EQU   LCCASPN2
LCCARV32 EQU   LCCASPN2
LCCARV31 EQU   LCCASPN1
LCCARV30 EQU   LCCASPN1
LCCAMFIO EQU   LCCASPN1
LCCARSTR EQU   LCCASPN1
LCCATSPN EQU   LCCASPN1
LCCALOCK EQU   LCCASPN1
LCCASIGP EQU   LCCASPN1
LCCAPTLB EQU   LCCASPN1
LCCARV27 EQU   LCCAIHR4
LCCARV26 EQU   LCCAIHR4
LCCARV25 EQU   LCCAIHR4
LCCARV24 EQU   LCCAIHR4
LCCARV23 EQU   LCCAIHR4
LCCARV22 EQU   LCCAIHR4
LCCARV21 EQU   LCCAIHR4
LCCARV20 EQU   LCCAIHR4
LCCARV19 EQU   LCCAIHR3
LCCARV18 EQU   LCCAIHR3
LCCARV17 EQU   LCCAIHR3
LCCARV16 EQU   LCCAIHR3
LCCARV15 EQU   LCCAIHR3
LCCARV14 EQU   LCCAIHR3
LCCARV13 EQU   LCCAIHR3
LCCARV12 EQU   LCCAIHR3
LCCARV11 EQU   LCCAIHR2
LCCARV10 EQU   LCCAIHR2
LCCARV09 EQU   LCCAIHR2
LCCARV08 EQU   LCCAIHR2
LCCARV07 EQU   LCCAIHR2
LCCARV06 EQU   LCCAIHR2
LCCARV05 EQU   LCCAIHR2
LCCARV04 EQU   LCCAIHR2
LCCARV03 EQU   LCCAIHR1
LCCARV02 EQU   LCCAIHR1
LCCARV01 EQU   LCCAIHR1
LCCAPPIE EQU   LCCAIHR1
LCCAPSG1 EQU   LCCAIHR1
LCCAPDAT EQU   LCCAIHR1
LCCAXRC2 EQU   LCCAIHR1
LCCAXRC1 EQU   LCCAIHR1
LCCAIOPS EQU   LCCA+512
LCCAGPGR EQU   LCCA+448
LCCAR133 EQU   LCCA+444
LCCAR132 EQU   LCCA+440
LCCAR131 EQU   LCCA+436
LCCAR130 EQU   LCCA+432
LCCAR129 EQU   LCCA+428
LCCAR128 EQU   LCCA+424
LCCAR127 EQU   LCCA+420
LCCAR126 EQU   LCCA+416
LCCARSGR EQU   LCCA+352
LCCAXGR3 EQU   LCCA+288
LCCAXGR2 EQU   LCCA+224
LCCAXGR1 EQU   LCCA+160
LCCACR0  EQU   LCCA+156
LCCAMCR1 EQU   LCCA+152
LCCAPVAD EQU   LCCA+148
LCCAPINT EQU   LCCA+144
LCCAPPSW EQU   LCCA+136
LCCAPGR2 EQU   LCCA+72
LCCAPGR1 EQU   LCCA+8
LCCARV77 EQU   LCCA+6
LCCACPUA EQU   LCCA+4
LCCALCCA EQU   LCCA
@NM00030 EQU   PCCA+512
PCCACAT  EQU   PCCA+384
PCCARV36 EQU   PCCA+380
PCCARV35 EQU   PCCA+378
PCCARV01 EQU   PCCA+377
PCCAR105 EQU   PCCAATTR
PCCAR104 EQU   PCCAATTR
PCCAR103 EQU   PCCAATTR
PCCAR102 EQU   PCCAATTR
PCCAR101 EQU   PCCAATTR
PCCAR100 EQU   PCCAATTR
PCCAIO   EQU   PCCAATTR
PCCACPUM EQU   PCCAATTR
PCCARV63 EQU   PCCA+372
PCCARV62 EQU   PCCA+368
PCCARV61 EQU   PCCA+364
PCCARV60 EQU   PCCA+360
PCCARV59 EQU   PCCA+356
PCCARV58 EQU   PCCA+352
PCCARV57 EQU   PCCA+348
PCCARV56 EQU   PCCA+344
PCCARV55 EQU   PCCA+340
PCCARV54 EQU   PCCA+336
PCCALOGA EQU   PCCA+332
PCCACHID EQU   PCCA+324
PCCACHSV EQU   PCCA+312
PCCARV79 EQU   PCCACHF4
PCCARV78 EQU   PCCACHF4
PCCARV77 EQU   PCCACHF4
PCCARV76 EQU   PCCACHF4
PCCARV75 EQU   PCCACHF4
PCCARV74 EQU   PCCACHF4
PCCARV73 EQU   PCCACHF4
PCCARV72 EQU   PCCACHF4
PCCARV71 EQU   PCCACHF3
PCCARV70 EQU   PCCACHF3
PCCARV69 EQU   PCCACHF3
PCCARV68 EQU   PCCACHF3
PCCARV67 EQU   PCCACHF3
PCCARV66 EQU   PCCACHF3
PCCASLCK EQU   PCCACHF3
PCCAISRB EQU   PCCACHF3
PCCACF28 EQU   PCCACHF2
PCCACF27 EQU   PCCACHF2
PCCACF26 EQU   PCCACHF2
PCCACF25 EQU   PCCACHF2
PCCACF24 EQU   PCCACHF2
PCCACF23 EQU   PCCACHF2
PCCACF22 EQU   PCCACHF2
PCCACF21 EQU   PCCACHF2
PCCACF18 EQU   PCCACHF1
PCCACF17 EQU   PCCACHF1
PCCACF16 EQU   PCCACHF1
PCCACF15 EQU   PCCACHF1
PCCACF14 EQU   PCCACHF1
PCCACF13 EQU   PCCACHF1
PCCACF12 EQU   PCCACHF1
PCCACF11 EQU   PCCACHF1
PCCARV05 EQU   PCCA+307
PCCACHPB EQU   PCCA+306
PCCALGP2 EQU   PCCA+305
PCCALGP1 EQU   PCCA+304
PCCACELL EQU   PCCA+302
PCCALOGL EQU   PCCA+300
PCCACHW2 EQU   PCCA+296
PCCACHW1 EQU   PCCA+292
PCCAIOSI EQU   PCCA+291
PCCACNRB EQU   PCCACHRB
PCCACCVB EQU   PCCACHRB
PCCACSNB EQU   PCCACHRB
PCCARV52 EQU   PCCACHRB
PCCACHIB EQU   PCCACHRB
PCCACTIB EQU   PCCACHRB
PCCACINB EQU   PCCACHRB
PCCACSIB EQU   PCCACHRB
PCCARV51 EQU   PCCACHS2
PCCARV50 EQU   PCCACHS2
PCCACCRA EQU   PCCACHS2
PCCACURC EQU   PCCACHS2
PCCACNLG EQU   PCCACHS2
PCCACMOD EQU   PCCACHS2
PCCACALT EQU   PCCACHS2
PCCACIOR EQU   PCCACHS2
PCCARV47 EQU   PCCACHS1
PCCACUCB EQU   PCCACHS1
PCCACIBC EQU   PCCACHS1
PCCACAND EQU   PCCACHS1
PCCACNLS EQU   PCCACHS1
PCCACFRR EQU   PCCACHS1
PCCACNRE EQU   PCCACHS1
PCCACCMP EQU   PCCACHS1
PCCACSEQ EQU   PCCACHTS
PCCACDIN EQU   PCCACHTS
PCCARV44 EQU   PCCACHTS
PCCARV43 EQU   PCCACHTS
PCCACTEC EQU   PCCACHTS
PCCACDAV EQU   PCCACHVA
PCCACCHV EQU   PCCACHVA
PCCACCMD EQU   PCCACHVA
PCCACUNS EQU   PCCACHVA
PCCACSQV EQU   PCCACHVA
PCCARV42 EQU   PCCACHVA
PCCARV41 EQU   PCCACHVA
PCCACITF EQU   PCCACHVA
PCCARV40 EQU   PCCACHBL
PCCARV39 EQU   PCCACHBL
PCCARV38 EQU   PCCACHBL
PCCACCUE EQU   PCCACHBL
PCCACSTG EQU   PCCACHBL
PCCACSCU EQU   PCCACHBL
PCCACCHA EQU   PCCACHBL
PCCACCPU EQU   PCCACHBL
PCCACNOR EQU   PCCACHPF
PCCACCNT EQU   PCCACHPF
PCCACSNS EQU   PCCACHPF
PCCARV37 EQU   PCCACHPF
PCCACHIO EQU   PCCACHPF
PCCACTIO EQU   PCCACHPF
PCCACINT EQU   PCCACHPF
PCCACSIO EQU   PCCACHPF
PCCACHUB EQU   PCCAWERP
PCCAR106 EQU   PCCA+228
PCCAR113 EQU   PCCA+226
PCCASRBL EQU   PCCA+225
PCCAR112 EQU   PCCACHAN
PCCAR111 EQU   PCCACHAN
PCCAR110 EQU   PCCACHAN
PCCAR109 EQU   PCCACHAN
PCCAR108 EQU   PCCACHAN
PCCAR107 EQU   PCCACHAN
PCCAEXDM EQU   PCCACHAN
PCCAIRST EQU   PCCACHAN
PCCASRB  EQU   PCCA+180
PCCACCHM EQU   PCCA+176
PCCAELBA EQU   PCCA+172
PCCAELAD EQU   PCCA+168
PCCALRBR EQU   PCCA+164
PCCALRBV EQU   PCCA+160
PCCAPWAR EQU   PCCA+156
PCCAPWAV EQU   PCCA+152
PCCAEMSA EQU   PCCAEMSB+12
PCCAEMSE EQU   PCCAEMSB+8
PCCAEMSP EQU   PCCAEMSB+4
PCCARMS  EQU   PCCARMSB
PCCARV34 EQU   PCCARMSB
PCCARV33 EQU   PCCARMSB
PCCARV32 EQU   PCCARMSB
PCCARV31 EQU   PCCARMSB
PCCARV30 EQU   PCCARMSB
PCCARV29 EQU   PCCARMSB
PCCARV28 EQU   PCCARMSB
PCCARV27 EQU   PCCAEMS3
PCCARV26 EQU   PCCAEMS3
PCCARV25 EQU   PCCAEMS3
PCCARV24 EQU   PCCAEMS3
PCCARV23 EQU   PCCAEMS3
PCCARV22 EQU   PCCAEMS3
PCCARV21 EQU   PCCAEMS3
PCCARV20 EQU   PCCAEMS3
PCCARV19 EQU   PCCAEMS2
PCCARV18 EQU   PCCAEMS2
PCCARV17 EQU   PCCAEMS2
PCCARV16 EQU   PCCAEMS2
PCCARV15 EQU   PCCAEMS2
PCCARV14 EQU   PCCAEMS2
PCCARV13 EQU   PCCAEMS2
PCCARV12 EQU   PCCAEMS2
PCCARV11 EQU   PCCARISP
PCCARV10 EQU   PCCARISP
PCCARV09 EQU   PCCARISP
PCCARV08 EQU   PCCARISP
PCCARV07 EQU   PCCARISP
PCCARV06 EQU   PCCARISP
PCCASERL EQU   PCCARISP
PCCAPARL EQU   PCCARISP
PCCARPB  EQU   PCCA+132
PCCACTIN EQU   PCCAINTE
PCCANFIN EQU   PCCAINTE
PCCANUIN EQU   PCCAINTE
PCCACTCC EQU   PCCACCE
PCCANFCC EQU   PCCACCE
PCCANUCC EQU   PCCACCE
PCCACTTD EQU   PCCATODE
PCCANFTD EQU   PCCATODE
PCCANUTD EQU   PCCATODE
PCCARV04 EQU   PCCATMFL
PCCARV03 EQU   PCCATMFL
PCCARV02 EQU   PCCATMFL
PCCAMINT EQU   PCCATMFL
PCCAMCC  EQU   PCCATMFL
PCCAVKIL EQU   PCCATMFL
PCCASYNC EQU   PCCATMFL
PCCAINIT EQU   PCCATMFL
PCCARV9E EQU   PCCA+124
PCCARV9D EQU   PCCA+120
PCCARV9C EQU   PCCA+116
PCCARV9B EQU   PCCA+112
PCCARV9A EQU   PCCA+108
PCCARV99 EQU   PCCA+104
PCCARV98 EQU   PCCA+100
PCCARV97 EQU   PCCA+96
PCCARV96 EQU   PCCA+92
PCCARV95 EQU   PCCA+88
PCCARV94 EQU   PCCA+84
PCCARV93 EQU   PCCA+80
PCCARV92 EQU   PCCA+76
PCCARV91 EQU   PCCA+72
PCCARV90 EQU   PCCA+68
PCCARV89 EQU   PCCA+64
PCCARV88 EQU   PCCA+60
PCCARV87 EQU   PCCA+56
PCCARV86 EQU   PCCA+52
PCCARV85 EQU   PCCA+48
PCCARV84 EQU   PCCA+44
PCCARV83 EQU   PCCA+40
PCCARV82 EQU   PCCA+36
PCCARV81 EQU   PCCA+32
PCCAPSAR EQU   PCCA+28
PCCATQEP EQU   PCCA+20
PCCACPUA EQU   PCCA+16
PCCACPID EQU   PCCA+4
PCCAPCCA EQU   PCCA
WSACASMS EQU   WSAC+60
WSACASMD EQU   WSAC+56
WSACCCH  EQU   WSAC+52
WSACRRSA EQU   WSAC+48
WSACRSTI EQU   WSAC+40
WSACABTM EQU   WSAC+36
WSACMF1  EQU   WSAC+32
WSACEDS0 EQU   WSAC+28
WSACIOS  EQU   WSAC+24
WSACRTMK EQU   WSAC+20
WSACACR  EQU   WSAC+16
WSACTIME EQU   WSAC+12
WSACOPTM EQU   WSAC+8
WSACGTF  EQU   WSAC+4
WSACCWSA EQU   WSAC
WSAGSCHE EQU   WSAG+40
WSAGNQDQ EQU   WSAG+32
WSAGMEMT EQU   WSAG+28
WSAGOPTM EQU   WSAG+24
WSAGSTAT EQU   WSAG+20
WSAGEMS0 EQU   WSAG+16
WSAGSSRS EQU   WSAG+12
WSAGRSM  EQU   WSAG+8
WSAGGMFM EQU   WSAG+4
WSAGPGIO EQU   WSAG
@NM00029 EQU   CSD+160
CSDMASK  EQU   CSD+128
CSDUCNT  EQU   CSD+124
CSDTCNT  EQU   CSD+120
CSDGDTOD EQU   CSD+116
CSDGDINT EQU   CSD+112
CSDGDCC  EQU   CSD+108
CSDDDRCT EQU   CSD+106
CSDRV044 EQU   CSD+104
CSDMAFF  EQU   CSD+24
CSDRV038 EQU   CSDFLAGS
CSDRV037 EQU   CSDFLAGS
CSDRV036 EQU   CSDFLAGS
CSDRV035 EQU   CSDFLAGS
CSDRV034 EQU   CSDFLAGS
CSDRV033 EQU   CSDFLAGS
CSDRV032 EQU   CSDFLAGS
CSDACR   EQU   CSD+22
CSDMF1CP EQU   CSD+20
CSDRV043 EQU   CSD+16
CSDRV030 EQU   CSDSCFL4
CSDRV029 EQU   CSDSCFL4
CSDRV028 EQU   CSDSCFL4
CSDRV027 EQU   CSDSCFL4
CSDRV026 EQU   CSDSCFL4
CSDRV025 EQU   CSDSCFL4
CSDRV024 EQU   CSDSCFL4
CSDRV023 EQU   CSDSCFL4
CSDRV022 EQU   CSDSCFL3
CSDRV021 EQU   CSDSCFL3
CSDRV020 EQU   CSDSCFL3
CSDRV019 EQU   CSDSCFL3
CSDRV018 EQU   CSDSCFL3
CSDRV017 EQU   CSDSCFL3
CSDRV016 EQU   CSDSCFL3
CSDRV015 EQU   CSDSCFL3
CSDRV014 EQU   CSDSCFL2
CSDRV013 EQU   CSDSCFL2
CSDRV012 EQU   CSDSCFL2
CSDRV011 EQU   CSDSCFL2
CSDRV010 EQU   CSDSCFL2
CSDRV009 EQU   CSDSCFL2
CSDRV008 EQU   CSDSCFL2
CSDRV007 EQU   CSDSCFL2
CSDRV006 EQU   CSDSCFL1
CSDRV005 EQU   CSDSCFL1
CSDRV004 EQU   CSDSCFL1
CSDRV003 EQU   CSDSCFL1
CSDRV002 EQU   CSDSCFL1
CSDRV001 EQU   CSDSCFL1
CSDSYSND EQU   CSDSCFL1
CSDRV042 EQU   CSDSCFL1
CSDCPUOL EQU   CSD+10
CSDSAFF  EQU   CSDCPUAL
CSDCHAD  EQU   CSD+6
CSDCPUJS EQU   CSD+4
CSDCSD   EQU   CSD
CVTLEVL  EQU   CVTRELNO+2
CVTNUMB  EQU   CVTRELNO
CVTMDL   EQU   CVTFIX+250
@NM00028 EQU   CVTFIX+248
@NM00027 EQU   CVTFIX
CVTRV482 EQU   CVTXTNT2+128
CVTRV481 EQU   CVTXTNT2+124
CVTRV480 EQU   CVTXTNT2+120
CVTRV479 EQU   CVTXTNT2+118
CVTRV478 EQU   CVTXTNT2+117
CVTRV477 EQU   CVTXTNT2+116
CVTRV476 EQU   CVTXTNT2+115
CVTRV475 EQU   CVTXTNT2+114
CVTRV474 EQU   CVTRV466
CVTRV473 EQU   CVTRV466
CVTRV472 EQU   CVTRV466
CVTRV471 EQU   CVTRV466
CVTRV470 EQU   CVTRV466
CVTRV469 EQU   CVTRV466
CVTRV468 EQU   CVTRV466
CVTRV467 EQU   CVTRV466
CVTRV465 EQU   CVTRV457
CVTRV464 EQU   CVTRV457
CVTRV463 EQU   CVTRV457
CVTRV462 EQU   CVTRV457
CVTRV461 EQU   CVTRV457
CVTRV460 EQU   CVTRV457
CVTRV459 EQU   CVTRV457
CVTRV458 EQU   CVTRV457
CVTRV456 EQU   CVTXTNT2+108
CVTRV455 EQU   CVTXTNT2+104
CVTRV454 EQU   CVTXTNT2+100
CVTRV453 EQU   CVTXTNT2+96
CVTRV452 EQU   CVTXTNT2+94
CVTRV451 EQU   CVTXTNT2+92
CVTRV450 EQU   CVTXTNT2+90
CVTRV449 EQU   CVTXTNT2+88
CVTRV448 EQU   CVTXTNT2+87
CVTRV447 EQU   CVTXTNT2+86
CVTRV446 EQU   CVTRV438
CVTRV445 EQU   CVTRV438
CVTRV444 EQU   CVTRV438
CVTRV443 EQU   CVTRV438
CVTRV442 EQU   CVTRV438
CVTRV441 EQU   CVTRV438
CVTRV440 EQU   CVTRV438
CVTRV439 EQU   CVTRV438
CVTRV437 EQU   CVTRV429
CVTRV436 EQU   CVTRV429
CVTRV435 EQU   CVTRV429
CVTRV434 EQU   CVTRV429
CVTRV433 EQU   CVTRV429
CVTRV432 EQU   CVTRV429
CVTRV431 EQU   CVTRV429
CVTRV430 EQU   CVTRV429
CVTRV428 EQU   CVTXTNT2+80
CVTRV427 EQU   CVTXTNT2+76
CVTRV426 EQU   CVTXTNT2+72
CVTRV425 EQU   CVTXTNT2+68
CVTATACT EQU   CVTATCVT
CVTRV423 EQU   CVTXTNT2+62
CVTRV422 EQU   CVTXTNT2+60
CVTRV421 EQU   CVTXTNT2+58
CVTRV420 EQU   CVTXTNT2+56
CVTRV419 EQU   CVTXTNT2+55
CVTRV418 EQU   CVTXTNT2+54
CVTRV417 EQU   CVTRV409
CVTRV416 EQU   CVTRV409
CVTRV415 EQU   CVTRV409
CVTRV414 EQU   CVTRV409
CVTRV413 EQU   CVTRV409
CVTRV412 EQU   CVTRV409
CVTRV411 EQU   CVTRV409
CVTRV410 EQU   CVTRV409
CVTRV408 EQU   CVTRV400
CVTRV407 EQU   CVTRV400
CVTRV406 EQU   CVTRV400
CVTRV405 EQU   CVTRV400
CVTRV404 EQU   CVTRV400
CVTRV403 EQU   CVTRV400
CVTRV402 EQU   CVTRV400
CVTRV401 EQU   CVTRV400
CVTICB   EQU   CVTXTNT2+48
CVTSKTA  EQU   CVTXTNT2+44
CVTRSV99 EQU   CVTXTNT2+40
CVTRSV98 EQU   CVTXTNT2+36
CVTRSV97 EQU   CVTXTNT2+34
CVTRSV96 EQU   CVTXTNT2+32
CVTOLTEP EQU   CVTXTNT2+28
CVTQIDA  EQU   CVTQID+1
CVTRSV95 EQU   CVTQID
CVTRSV94 EQU   CVTXTNT2+20
CVTRSV93 EQU   CVTXTNT2+16
CVTRSV92 EQU   CVTXTNT2+12
CVTDEBVR EQU   CVTXTNT2+8
CVTRSV91 EQU   CVTXTNT2+6
CVTRSV9H EQU   CVTFLGBT
CVTRSV9G EQU   CVTFLGBT
CVTRSV9F EQU   CVTFLGBT
CVTRSV9E EQU   CVTFLGBT
CVTRSV9D EQU   CVTFLGBT
CVTRSV9C EQU   CVTFLGBT
CVTVME   EQU   CVTFLGBT
CVTNPE   EQU   CVTFLGBT
CVTNUCLS EQU   CVTXTNT2+4
CVTDSSVA EQU   CVTDSSV+1
CVTRSV89 EQU   CVTDSSV
CVTRSV88 EQU   CVTXTNT1+8
CVTRSV87 EQU   CVTXTNT1+4
CVTFACHN EQU   CVTXTNT1
CVTRV488 EQU   CVTMAP+412
CVTRV487 EQU   CVTMAP+408
CVTRV486 EQU   CVTMAP+404
CVTRV485 EQU   CVTMAP+400
CVTACTAP EQU   CVTMAP+396
CVTAUTH  EQU   CVTMAP+392
CVTATMCA EQU   CVTATMCT+1
CVTATMST EQU   CVTATMCT
CVTRSV61 EQU   CVTMAP+384
CVTVOLT1 EQU   CVTVOLM1+1
CVTVOLI1 EQU   CVTVOLF1
CVTSTOA  EQU   CVTMAP+376
CVTRSV58 EQU   CVTMAP+374
CVTRSV57 EQU   CVTMAP+372
CVTDDCE  EQU   CVTMAP+368
CVTPNWFR EQU   CVTMAP+364
CVTSMF   EQU   CVTMAP+360
CVTSULK  EQU   CVTMAP+358
CVTSLKO  EQU   CVTSYSK
CVTSLKP  EQU   CVTSYSK
CVTSLKQ  EQU   CVTSYSK
CVTSLKR  EQU   CVTSYSK
CVTRSV56 EQU   CVTSYSK
CVTRSV55 EQU   CVTSYSK
CVTRSV54 EQU   CVTSYSK
CVTRSV53 EQU   CVTSYSK
CVTRSV52 EQU   CVTA1F1
CVTRSV51 EQU   CVTA1F1
CVTRSV50 EQU   CVTA1F1
CVTRSV49 EQU   CVTA1F1
CVTRSV48 EQU   CVTA1F1
CVTRSV47 EQU   CVTA1F1
CVTSRSW  EQU   CVTA1F1
CVTPFSW  EQU   CVTA1F1
CVTPCVT  EQU   CVTMAP+352
CVTRSV46 EQU   CVTMAP+344
CVTRSV45 EQU   CVTMAP+340
CVTRSV44 EQU   CVTMAP+338
CVTRSV43 EQU   CVTMAP+336
CVTHJESA EQU   CVTHJES+1
CVTRSV42 EQU   CVTHJES
CVTEXT2A EQU   CVTEXT2+1
CVTRSV41 EQU   CVTEXT2
CVTAPFA  EQU   CVTAPF+1
CVTRSV40 EQU   CVTAPF
CVTRV518 EQU   CVTINTLA
CVTRV517 EQU   CVTERPV
CVTEORM  EQU   CVTMAP+312
CVTMCHPR EQU   CVTMAP+308
CVTTZ    EQU   CVTMAP+304
CVTJEPS  EQU   CVTMAP+300
CVTJESCT EQU   CVTMAP+296
CVTMODE  EQU   CVTMAP+292
CVTPTRV  EQU   CVTMAP+288
CVTREAL  EQU   CVTMAP+284
CVTRSV39 EQU   CVTMAP+280
CVTRSV38 EQU   CVTMAP+276
CVTDMSRA EQU   CVTDMSR+1
CVTRV634 EQU   CVTDMSRF
CVTRV633 EQU   CVTDMSRF
CVTRV632 EQU   CVTDMSRF
CVTRV631 EQU   CVTDMSRF
CVTRV630 EQU   CVTDMSRF
CVTRV629 EQU   CVTDMSRF
CVTUDUMP EQU   CVTDMSRF
CVTSDUMP EQU   CVTDMSRF
CVTQMSGA EQU   CVTQMSG+1
CVTRSV36 EQU   CVTQMSG
CVTAMFF  EQU   CVTMAP+264
CVTPURGA EQU   CVTPURG+1
CVTRSV35 EQU   CVTPURG
CVTCBSP  EQU   CVTMAP+256
CVTATERA EQU   CVTATER+1
CVTSYST  EQU   CVTATER
CVTVOLT2 EQU   CVTTAT
CVTVOLI2 EQU   CVTVOLF2
CVTAQAVB EQU   CVTAQAVT+1
CVTRSV34 EQU   CVTTCMFG
CVTRSV33 EQU   CVTTCMFG
CVTRSV32 EQU   CVTTCMFG
CVTRSV31 EQU   CVTTCMFG
CVTRSV30 EQU   CVTTCMFG
CVTRSV29 EQU   CVTTCMFG
CVTLDEV  EQU   CVTTCMFG
CVTTCRDY EQU   CVTTCMFG
CVTGTFA  EQU   CVTGTF+1
CVTRSV27 EQU   CVTGTFST
CVTRNIO  EQU   CVTGTFST
CVTUSR   EQU   CVTGTFST
CVTRV318 EQU   CVTFORM
CVTRV317 EQU   CVTTMODE
CVTRV316 EQU   CVTSTATE
CVTRV315 EQU   CVTGTFS
CVTGTFAV EQU   CVTGTFS
CVT0SCR1 EQU   CVTMAP+232
CVTRV515 EQU   CVTMAP+228
CVTRMS   EQU   CVTMAP+224
CVTPATCH EQU   CVTMAP+220
CVTTSCE  EQU   CVTMAP+216
CVTLNKSC EQU   CVTMAP+214
CVTQABST EQU   CVTMAP+212
CVTMDLDS EQU   CVTMAP+208
CVTUSER  EQU   CVTMAP+204
CVTABEND EQU   CVTMAP+200
CVTSMCA  EQU   CVTMAP+196
CVTRSV18 EQU   CVTMAP+192
CVTQLPAQ EQU   CVTMAP+188
CVTQCDSR EQU   CVTMAP+184
CVTRSV17 EQU   CVTOPTB
CVTRSV16 EQU   CVTOPTB
CVTFP    EQU   CVTOPTB
CVTAPTHR EQU   CVTOPTB
CVTNLOG  EQU   CVTOPTB
CVTTOD   EQU   CVTOPTB
CVTCTIMS EQU   CVTOPTB
CVTPROT  EQU   CVTOPTB
CVTXPFP  EQU   CVTOPTA
CVTASCII EQU   CVTOPTA
CVTRSV13 EQU   CVTOPTA
CVTRSV12 EQU   CVTOPTA
CVTNIP   EQU   CVTOPTA
CVTDDR   EQU   CVTOPTA
CVTAPR   EQU   CVTOPTA
CVTCCH   EQU   CVTOPTA
CVTSNCTR EQU   CVTMAP+180
CVTQMWR  EQU   CVTMAP+176
CVTQOCR  EQU   CVTMAP+172
CVT1EF00 EQU   CVTMAP+168
CVTMZ00  EQU   CVTMAP+164
CVTSV76Q EQU   CVTSV76C
CVTRSV11 EQU   CVTMAP+156
CVT0PT01 EQU   CVTMAP+152
CVTMSER  EQU   CVTMAP+148
CVTRV516 EQU   CVTIERLC
CVTILCH  EQU   CVTMAP+140
CVT0DS   EQU   CVTMAP+136
CVTFBOSV EQU   CVTMAP+132
CVTNUCB  EQU   CVTMAP+128
CVTIXAVL EQU   CVTMAP+124
CVTSV76M EQU   CVTIOQET
CVTDCBA  EQU   CVTMAP+117
CVTMVS2  EQU   CVTDCB
CVT6DAT  EQU   CVTDCB
CVT4MPS  EQU   CVTDCB
CVTRSV09 EQU   CVTDCB
CVT4MS1  EQU   CVTDCB
CVT2SPS  EQU   CVTDCB
CVT1SSS  EQU   CVTDCB
CVTRSV08 EQU   CVTDCB
CVTSTB   EQU   CVTMAP+112
CVTQTD00 EQU   CVTMAP+108
CVTQTE00 EQU   CVTMAP+104
CVTCUCB  EQU   CVTMAP+100
CVTSJQ   EQU   CVTMAP+96
CVTPBLDL EQU   CVTMAP+92
CVTTPC   EQU   CVTMAP+88
CVTSVDCB EQU   CVTMAP+84
CVTBRET  EQU   CVTMAP+82
CVTEXIT  EQU   CVTMAP+80
CVT0FN00 EQU   CVTMAP+76
CVTDARA  EQU   CVTDAR+1
CVTRSV07 EQU   CVTFLGS1
CVTRSV06 EQU   CVTFLGS1
CVTRSV05 EQU   CVTFLGS1
CVTRSV04 EQU   CVTFLGS1
CVTRSV03 EQU   CVTFLGS1
CVTRSV02 EQU   CVTFLGS1
CVTRSV01 EQU   CVTFLGS1
CVTDMPLK EQU   CVTFLGS1
CVTXITP  EQU   CVTMAP+68
CVTZDTAB EQU   CVTMAP+64
CVTMSLT  EQU   CVTMAP+60
CVTDATE  EQU   CVTMAP+56
CVTBTERM EQU   CVTMAP+52
CVTSYSAD EQU   CVTMAP+48
CVTXTLER EQU   CVTMAP+44
CVTILK2  EQU   CVTMAP+40
CVTILK1  EQU   CVTMAP+36
CVTPRLTV EQU   CVTMAP+32
CVTPCNVT EQU   CVTMAP+28
CVT0VL00 EQU   CVTMAP+24
CVTXAPG  EQU   CVTMAP+20
CVTBUF   EQU   CVTMAP+16
CVTJOB   EQU   CVTMAP+12
CVTLINK  EQU   CVTMAP+8
CVT0EF00 EQU   CVTMAP+4
CVTTCBP  EQU   CVTMAP
CVT      EQU   CVTMAP
RESERVED EQU   STATUSSA+184
MONCODE  EQU   LOWSAVE+21
@NM00026 EQU   LOWSAVE+20
PERADDR  EQU   LOWSAVE+16
@NM00025 EQU   LOWSAVE+15
PERCODE  EQU   LOWSAVE+14
MONCLASS EQU   LOWSAVE+13
@NM00024 EQU   LOWSAVE+12
PROGPSW  EQU   LOWSAVE+4
SVCLGOUT EQU   LOWSAVE
FLPTREG6 EQU   FLPTREGS+24
FLPTREG4 EQU   FLPTREGS+16
FLPTREG2 EQU   FLPTREGS+8
FLPTREG0 EQU   FLPTREGS
MCKNEW   EQU   NEWPSWS+16
PROGNEW  EQU   NEWPSWS+8
SVCNEW   EQU   NEWPSWS
MCKOLD   EQU   OLDPSWS+16
PROGOLD  EQU   OLDPSWS+8
SVCOLD   EQU   OLDPSWS
@NM00023 EQU   FRRPARMS+20
@NM00022 EQU   FRRPARMS+16
@NM00021 EQU   FRRPARMS+12
@NM00020 EQU   FRRPARMS+8
LOAFTER  EQU   TODAFTER+4
TEMPSW   EQU   SWITCHES
SYSMASK  EQU   TEMPNAME+1
@NM00017 EQU   TEMPNAME
@NM00016 EQU   CURRCPUA
CPULOBYT EQU   MSTRADDR+1
@NM00015 EQU   MSTRADDR
@NM00014 EQU   TEMPWORK+3
@NM00013 EQU   TEMPWORK+3
@NM00012 EQU   TEMPWORK
LOBEFOR  EQU   TODBEFOR+4
@NM00011 EQU   BEREGSA
@NM00010 EQU   RETREG
RTRNADDR EQU   REGSAVE+56
SWAPENTP EQU   REGS+4
SWAPPARM EQU   REGS
SWAPCALL EQU   @NM00009
*                                      END UNREFERENCED COMPONENTS
@RT00093 EQU   ERRCLNUP
@RT00152 EQU   STORTODA
@RT00251 EQU   IEEDSSRS
@RT00359 EQU   MCHECK2
@ENDDATA EQU   *
         END   IEESTPRS,(C'PLS1719',0701,77126)
