

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 19:43:33 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.310|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15689|  62729|  15689|  62729|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15687|  62727|        11|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      0|       0|    954|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    260|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        -|      -|     756|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     10|     756|   1447|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |network_mux_32_16_1_1_x_U41  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_x_U42  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_x_U43  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    |network_mux_32_16_1_1_x_U44  |network_mux_32_16_1_1_x  |        0|      0|  0|  65|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                        |                         |        0|      0|  0| 260|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------------+---------------------------------------+--------------+
    |                  Instance                 |                 Module                |  Expression  |
    +-------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_6ns_9ns_5ns_14_1_1_U53  |network_mac_muladd_6ns_9ns_5ns_14_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_30_1_1_U45         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U46         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U47         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U48         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U49         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U50         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U51         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U52         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    |network_mul_mul_16s_16s_30_1_1_U54         |network_mul_mul_16s_16s_30_1_1         |    i0 * i1   |
    +-------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln35_1_fu_424_p2         |     *    |      0|  0|  33|           7|           5|
    |mul_ln35_fu_381_p2           |     *    |      0|  0|  33|           5|           7|
    |mul_ln41_1_fu_579_p2         |     *    |      0|  0|  26|           6|           5|
    |mul_ln41_fu_832_p2           |     *    |      0|  0|  26|           5|           6|
    |mul_ln5_fu_357_p2            |     *    |      0|  0|  17|           5|           5|
    |tmp5_0_0_mid2_fu_504_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp5_1_0_mid2_fu_518_p2      |     *    |      0|  0|  51|           7|           9|
    |tmp5_2_0_mid2_fu_532_p2      |     *    |      0|  0|  51|           7|           9|
    |add_ln22_fu_617_p2           |     +    |      0|  0|  19|          14|           1|
    |add_ln23_5_fu_495_p2         |     +    |      0|  0|  14|           1|          10|
    |add_ln29_fu_583_p2           |     +    |      0|  0|  10|           1|           2|
    |add_ln35_10_fu_784_p2        |     +    |      0|  0|  19|          14|          14|
    |add_ln35_2_fu_559_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln35_3_fu_589_p2         |     +    |      0|  0|  15|           2|           5|
    |add_ln35_4_fu_598_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln35_5_fu_608_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln35_6_fu_706_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln35_7_fu_715_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln35_8_fu_766_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln35_9_fu_775_p2         |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_540_p2           |     +    |      0|  0|  19|          14|          14|
    |add_ln41_1_fu_818_p2         |     +    |      0|  0|  23|          16|          16|
    |add_ln41_2_fu_823_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln41_3_fu_827_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln41_4_fu_926_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln41_5_fu_907_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln41_6_fu_911_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln41_7_fu_915_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln41_8_fu_920_p2         |     +    |      0|  0|  16|          16|          16|
    |out_d_fu_401_p2              |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_457_p2              |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_550_p2              |     +    |      0|  0|  15|           1|           5|
    |output_r_d0                  |     +    |      0|  0|  16|          16|          16|
    |tmp5_1_0_mid2_v_v_fu_509_p2  |     +    |      0|  0|  15|           1|           9|
    |tmp5_2_0_mid2_v_v_fu_523_p2  |     +    |      0|  0|  15|           2|           9|
    |tmp6_fu_836_p2               |     +    |      0|  0|  15|           9|           9|
    |tmp6_mid1_fu_853_p2          |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_fu_390_p2            |     +    |      0|  0|  15|           9|           9|
    |tmp_0_0_mid1_fu_481_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp_3_fu_697_p4              |     +    |      0|  0|  10|           2|           2|
    |icmp_ln22_fu_396_p2          |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln23_fu_407_p2          |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln24_4_fu_445_p2        |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln24_fu_371_p2          |   icmp   |      0|  0|  11|           5|           1|
    |empty_48_fu_463_p2           |    or    |      0|  0|   2|           1|           1|
    |out_w_0_mid2_fu_469_p3       |  select  |      0|  0|   5|           1|           1|
    |select_ln23_1_fu_724_p3      |  select  |      0|  0|  10|           1|           1|
    |select_ln23_fu_633_p3        |  select  |      0|  0|   5|           1|           5|
    |select_ln29_13_fu_569_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln29_14_fu_429_p3     |  select  |      0|  0|   9|           1|           9|
    |select_ln29_15_fu_841_p3     |  select  |      0|  0|   9|           1|           9|
    |select_ln29_16_fu_437_p3     |  select  |      0|  0|   9|           1|           9|
    |select_ln29_17_fu_847_p3     |  select  |      0|  0|   9|           1|           9|
    |select_ln29_18_fu_450_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln29_fu_412_p3        |  select  |      0|  0|   5|           1|           1|
    |tmp5_0_0_mid2_v_v_fu_487_p3  |  select  |      0|  0|   9|           1|           9|
    |tmp7_mid2_v_v_fu_858_p3      |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |tmp_2_fu_688_p4              |    xor   |      0|  0|   3|           2|           3|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 954|         431|         518|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |  15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten39_phi_fu_258_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_282_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_270_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_293_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_304_p4           |   9|          2|    5|         10|
    |indvar_flatten39_reg_254                   |   9|          2|   14|         28|
    |indvar_flatten_reg_278                     |   9|          2|   10|         20|
    |input_r_address0                           |  33|          6|   14|         84|
    |input_r_address1                           |  27|          5|   14|         70|
    |out_d_0_reg_266                            |   9|          2|    5|         10|
    |out_h_0_reg_289                            |   9|          2|    5|         10|
    |out_w_0_reg_300                            |   9|          2|    5|         10|
    |reg_311                                    |   9|          2|   16|         32|
    |reg_316                                    |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 233|         48|  141|        387|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln22_reg_1248                            |  14|   0|   14|          0|
    |add_ln23_5_reg_1130                          |  10|   0|   10|          0|
    |add_ln29_reg_1227                            |   2|   0|    2|          0|
    |add_ln35_10_reg_1339                         |  14|   0|   14|          0|
    |add_ln41_1_reg_1359                          |  16|   0|   16|          0|
    |add_ln41_3_reg_1364                          |  16|   0|   16|          0|
    |add_ln41_8_reg_1394                          |  16|   0|   16|          0|
    |add_ln41_reg_1389                            |  14|   0|   14|          0|
    |ap_CS_fsm                                    |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |empty_reg_1043                               |   5|   0|    5|          0|
    |icmp_ln22_reg_1073                           |   1|   0|    1|          0|
    |icmp_ln22_reg_1073_pp0_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln23_reg_1082                           |   1|   0|    1|          0|
    |icmp_ln23_reg_1082_pp0_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln24_reg_1058                           |   1|   0|    1|          0|
    |indvar_flatten39_reg_254                     |  14|   0|   14|          0|
    |indvar_flatten_reg_278                       |  10|   0|   10|          0|
    |kernel1_load_reg_1157                        |  16|   0|   16|          0|
    |kernel2_load_reg_1165                        |  16|   0|   16|          0|
    |kernel_load_reg_1149                         |  16|   0|   16|          0|
    |mul_ln41_1_reg_1221                          |   9|   0|    9|          0|
    |mul_ln5_reg_1048                             |  10|   0|   10|          0|
    |out_d_0_reg_266                              |   5|   0|    5|          0|
    |out_d_reg_1077                               |   5|   0|    5|          0|
    |out_h_0_reg_289                              |   5|   0|    5|          0|
    |out_h_reg_1106                               |   5|   0|    5|          0|
    |out_w_0_mid2_reg_1111                        |   5|   0|    5|          0|
    |out_w_0_reg_300                              |   5|   0|    5|          0|
    |out_w_reg_1192                               |   5|   0|    5|          0|
    |reg_311                                      |  16|   0|   16|          0|
    |reg_316                                      |  16|   0|   16|          0|
    |select_ln23_1_reg_1299                       |  10|   0|   10|          0|
    |select_ln23_reg_1253                         |   5|   0|    5|          0|
    |select_ln29_13_reg_1208                      |   5|   0|    5|          0|
    |select_ln29_18_reg_1100                      |   1|   0|    1|          0|
    |select_ln29_18_reg_1100_pp0_iter1_reg        |   1|   0|    1|          0|
    |select_ln29_reg_1090                         |   5|   0|    5|          0|
    |sext_ln35_1_reg_1258                         |  30|   0|   30|          0|
    |sext_ln35_3_reg_1269                         |  30|   0|   30|          0|
    |sext_ln35_5_reg_1309                         |  30|   0|   30|          0|
    |sext_ln35_7_reg_1319                         |  30|   0|   30|          0|
    |tmp5_0_0_mid2_reg_1135                       |  14|   0|   14|          0|
    |tmp5_0_0_mid2_v_v_reg_1123                   |   9|   0|    9|          0|
    |tmp5_1_0_mid2_reg_1142                       |  14|   0|   14|          0|
    |tmp5_2_0_mid2_reg_1173                       |  14|   0|   14|          0|
    |tmp7_mid2_v_v_reg_1369                       |   9|   0|    9|          0|
    |tmp_2_reg_1279                               |  16|   0|   16|          0|
    |tmp_3_reg_1284                               |  16|   0|   16|          0|
    |tmp_4_reg_1053                               |  10|   0|   14|          4|
    |trunc_ln29_reg_1214                          |   2|   0|    2|          0|
    |trunc_ln41_1_reg_1314                        |  16|   0|   16|          0|
    |trunc_ln41_2_reg_1324                        |  16|   0|   16|          0|
    |trunc_ln41_3_reg_1344                        |  16|   0|   16|          0|
    |trunc_ln41_4_reg_1349                        |  16|   0|   16|          0|
    |trunc_ln41_5_reg_1374                        |  16|   0|   16|          0|
    |trunc_ln41_6_reg_1379                        |  16|   0|   16|          0|
    |trunc_ln41_7_reg_1384                        |  16|   0|   16|          0|
    |trunc_ln41_s_reg_1274                        |  16|   0|   16|          0|
    |trunc_ln_reg_1264                            |  16|   0|   16|          0|
    |zext_ln35_1_cast14_reg_1025                  |   7|   0|   14|          7|
    |zext_ln35_1_reg_1180                         |   5|   0|   14|          9|
    |zext_ln35_1_reg_1180_pp0_iter1_reg           |   5|   0|   14|          9|
    |zext_ln35_3_cast_mid_reg_1118                |   5|   0|    9|          4|
    |zext_ln35_3_cast_mid_reg_1118_pp0_iter1_reg  |   5|   0|    9|          4|
    |zext_ln35_3_cast_reg_1068                    |   5|   0|    9|          4|
    |zext_ln35_3_cast_reg_1068_pp0_iter1_reg      |   5|   0|    9|          4|
    |zext_ln35_3_reg_1197                         |   5|   0|   14|          9|
    |zext_ln35_5_reg_1232                         |   5|   0|   14|          9|
    |zext_ln35_reg_1019                           |   7|   0|    9|          2|
    |zext_ln41_1_cast_reg_1038                    |   6|   0|   14|          8|
    |zext_ln41_1_reg_1063                         |   5|   0|    9|          4|
    |zext_ln41_1_reg_1063_pp0_iter1_reg           |   5|   0|    9|          4|
    |zext_ln41_2_reg_1095                         |   5|   0|    9|          4|
    |zext_ln41_reg_1032                           |   6|   0|    9|          3|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 756|   0|  844|         88|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_address0    | out |    6|  ap_memory |         kernel         |     array    |
|kernel_ce0         | out |    1|  ap_memory |         kernel         |     array    |
|kernel_q0          |  in |   16|  ap_memory |         kernel         |     array    |
|kernel1_address0   | out |    6|  ap_memory |         kernel1        |     array    |
|kernel1_ce0        | out |    1|  ap_memory |         kernel1        |     array    |
|kernel1_q0         |  in |   16|  ap_memory |         kernel1        |     array    |
|kernel2_address0   | out |    6|  ap_memory |         kernel2        |     array    |
|kernel2_ce0        | out |    1|  ap_memory |         kernel2        |     array    |
|kernel2_q0         |  in |   16|  ap_memory |         kernel2        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

