 library IEEE;
 use IEEE.STD_LOGIC_1164.all;
 use IEEE.NUMERIC_STD.all;
 entity BinUDCntEnRst4 is
	 port(reset : in  std_logic;
			clk : in  std_logic;
			enable   : in  std_logic;
			upDown_n : in  std_logic;
			cntOut : out std_logic_vector(3 downto 0));
 end BinUDCntEnRst4;