#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Mar 26 13:20:44 2024
# Process ID: 16500
# Log file: D:/microprocessor_shiple/microprocessor/planAhead_run_1/planAhead.log
# Journal file: D:/microprocessor_shiple/microprocessor/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -3130 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/microprocessor_shiple/microprocessor/pa.fromHdl.tcl
# create_project -name microprocessor -dir "D:/microprocessor_shiple/microprocessor/planAhead_run_1" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "microprocessor_top.ucf" [current_fileset -constrset]
Adding file 'D:/microprocessor_shiple/microprocessor/microprocessor_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../pc_operand.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../pc_instructions.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../operand_memory.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../mux2to1.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../mp_pkg.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../instruction_memory.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../fpga_mux.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../decoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../controller.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../alu.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../accumelator.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../microprocessor_top.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top microprocessor_top $srcset
# add_files [list {microprocessor_top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/microprocessor_shiple/pc_operand.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/pc_instructions.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/operand_memory.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/mux2to1.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/mp_pkg.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/instruction_memory.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/fpga_mux.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/decoder.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/controller.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/alu.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/accumelator.vhd" into library work
Parsing VHDL file "D:/microprocessor_shiple/microprocessor_top.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/microprocessor_shiple/microprocessor/microprocessor_top.ucf]
Finished Parsing UCF File [D:/microprocessor_shiple/microprocessor/microprocessor_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3dfef191
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports i_clk]
endgroup
startgroup
set_property package_pin L13 [get_ports i_fpga_mux_sel]
endgroup
set_property pulltype PULLUP [get_ports [list i_fpga_mux_sel]]
startgroup
set_property package_pin L14 [get_ports i_rst]
endgroup
set_property pulltype PULLUP [get_ports [list i_rst]]
startgroup
set_property package_pin F12 [get_ports {o_fpga_mux_data[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {o_fpga_mux_data[1]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {o_fpga_mux_data[1]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {o_fpga_mux_data[2]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {o_fpga_mux_data[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {o_fpga_mux_data[3]}]
endgroup
startgroup
set_property package_pin F9 [get_ports o_valid_result]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/microprocessor_shiple/microprocessor\planAhead_pid16500.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Mar 26 13:25:06 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
