INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1 opened at Thu Aug 24 04:08:00 EDT 2023
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 2.54 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.21 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.86 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted kernel.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "kernel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E kernel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp
Command         clang done; 1.66 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.47 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp"  -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.39 sec.
INFO-FLOW: Done: GCC PP time: 8.5 seconds per iteration
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.98 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 2.94 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.err.log 
Command         ap_eval done; 3.36 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.err.log 
Command           ap_eval done; 6.74 sec.
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.err.log 
Command           ap_eval done; 2.55 sec.
Command         tidy_31 done; 9.99 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 16.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 5.06 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.bc" 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.bc
Command         clang done; 3.63 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.g.bc -hls-opt -except-internalize Bert_layer -L/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 4.39 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 188489 ; free virtual = 320838
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 1060.684 ; gain = 530.188 ; free physical = 188489 ; free virtual = 320839
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.pp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.83 sec.
Execute           llvm-ld /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.75 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Bert_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 69.82 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 1444.684 ; gain = 914.188 ; free physical = 188013 ; free virtual = 320409
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'Softmax_layer' (kernel.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'Layer_norm' (kernel.cpp:312) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'std::pow<float, double>' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'std::tanh' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448) automatically.
INFO: [XFORM 203-602] Inlining function 'std::pow<float, double>' into 'Gelu_layer' (kernel.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'std::tanh' into 'Gelu_layer' (kernel.cpp:378) automatically.
INFO: [XFORM 203-602] Inlining function 'Gelu_layer' into 'Bert_layer' (kernel.cpp:465) automatically.
Command           transform done; 87.55 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.58 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:19 ; elapsed = 00:03:26 . Memory (MB): peak = 1653.781 ; gain = 1123.285 ; free physical = 187639 ; free virtual = 320052
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'Softmax_layer' (kernel.cpp:112) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'Layer_norm' (kernel.cpp:312) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'std::pow<float, double>' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'std::tanh' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448) automatically.
INFO: [XFORM 203-602] Inlining function 'std::pow<float, double>' into 'Gelu_layer' (kernel.cpp:373) automatically.
INFO: [XFORM 203-602] Inlining function 'std::tanh' into 'Gelu_layer' (kernel.cpp:378) automatically.
INFO: [XFORM 203-602] Inlining function 'Gelu_layer' into 'Bert_layer' (kernel.cpp:465) automatically.
Command           transform done; 88.91 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320:19) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407:5) in function 'pow_reduce::pow_generic<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:488:26) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657:25) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:108:8) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:114:3) in function 'explog_based::generic_tanh<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:83:10) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:9:10) in function 'explog_based::generic_tanh<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185:19) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)...7 expression(s) balanced.
Command           transform done; 1.25 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:49 ; elapsed = 00:04:57 . Memory (MB): peak = 1773.715 ; gain = 1243.219 ; free physical = 187352 ; free virtual = 319790
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_exp_sum_i2' (kernel.cpp:108:50) in function 'Softmax_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i3' (kernel.cpp:120:49) in function 'Softmax_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (kernel.cpp:176:60) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (kernel.cpp:193:57) in function 'Self_attention'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_S_h_0_h' (kernel.cpp:172:44) in function 'Self_attention' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i6' (kernel.cpp:251:50) in function 'Res_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k' (kernel.cpp:33:47) in function 'Linear_layer_qkv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_bias_i' (kernel.cpp:27:43) in function 'Linear_layer_qkv' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k5' (kernel.cpp:402:52) in function 'Linear_layer_ds2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_bias_i11' (kernel.cpp:396:51) in function 'Linear_layer_ds2' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k4' (kernel.cpp:338:51) in function 'Linear_layer_ds1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_bias_i9' (kernel.cpp:332:47) in function 'Linear_layer_ds1' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k3' (kernel.cpp:220:51) in function 'Linear_layer_ds0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_bias_i5' (kernel.cpp:214:47) in function 'Linear_layer_ds0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mean_var_i7' (kernel.cpp:277:51) in function 'Layer_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i8' (kernel.cpp:302:47) in function 'Layer_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k2' (kernel.cpp:147:50) in function 'Context_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_gemm_i4' (kernel.cpp:141:47) in function 'Context_layer' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i10' (kernel.cpp:368:54) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k1' (kernel.cpp:75:50) in function 'Attention_layer'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_norm_i1' (kernel.cpp:69:47) in function 'Attention_layer' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<float>' to 'generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:106:5)
INFO: [HLS 200-472] Inferring partial write operation for 'v42' (kernel.cpp:113:7)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:117:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v43' (kernel.cpp:126:7)
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (kernel.cpp:180:9)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (kernel.cpp:182:9)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (kernel.cpp:184:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v78' (kernel.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v118' (kernel.cpp:257:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:24:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v7' (kernel.cpp:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'v7' (kernel.cpp:41:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:47:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:54:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v201' (kernel.cpp:393:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v205' (kernel.cpp:400:2)
INFO: [HLS 200-472] Inferring partial write operation for 'v205' (kernel.cpp:410:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v201' (kernel.cpp:416:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v201' (kernel.cpp:423:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v166' (kernel.cpp:329:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v170' (kernel.cpp:336:2)
INFO: [HLS 200-472] Inferring partial write operation for 'v170' (kernel.cpp:346:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v166' (kernel.cpp:352:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v166' (kernel.cpp:359:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v97' (kernel.cpp:211:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v101' (kernel.cpp:218:2)
INFO: [HLS 200-472] Inferring partial write operation for 'v101' (kernel.cpp:228:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v97' (kernel.cpp:234:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v97' (kernel.cpp:241:7)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:270:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:274:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:292:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:295:5)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:300:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:283:7)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:288:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v60' (kernel.cpp:138:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v64' (kernel.cpp:145:2)
INFO: [HLS 200-472] Inferring partial write operation for 'v64' (kernel.cpp:155:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v60' (kernel.cpp:161:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v246' (kernel.cpp:380:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v24' (kernel.cpp:66:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v28' (kernel.cpp:73:2)
INFO: [HLS 200-472] Inferring partial write operation for 'v28' (kernel.cpp:83:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v24' (kernel.cpp:89:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v24' (kernel.cpp:95:7)
Command           transform done; 38.52 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:27 ; elapsed = 00:05:35 . Memory (MB): peak = 1773.715 ; gain = 1243.219 ; free physical = 187631 ; free virtual = 320077
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 290.34 sec.
Command       elaborate done; 331.68 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
Execute         ap_set_top_model Bert_layer 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
Execute         get_model_list Bert_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Bert_layer 
Execute         preproc_iomode -model Linear_layer_ds2 
Execute         preproc_iomode -model generic_tanh<float> 
Execute         preproc_iomode -model exp_generic<double> 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model Linear_layer_ds1 
Execute         preproc_iomode -model Layer_norm 
Execute         preproc_iomode -model Res_layer 
Execute         preproc_iomode -model Linear_layer_ds0 
Execute         preproc_iomode -model Self_attention 
Execute         preproc_iomode -model Context_layer 
Execute         preproc_iomode -model Softmax_layer 
Execute         preproc_iomode -model Attention_layer 
Execute         preproc_iomode -model Linear_layer_qkv 
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO-FLOW: Configuring Module : Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         apply_spec_resource_limit Linear_layer_qkv 
INFO-FLOW: Configuring Module : Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         apply_spec_resource_limit Attention_layer 
INFO-FLOW: Configuring Module : Softmax_layer ...
Execute         set_default_model Softmax_layer 
Execute         apply_spec_resource_limit Softmax_layer 
INFO-FLOW: Configuring Module : Context_layer ...
Execute         set_default_model Context_layer 
Execute         apply_spec_resource_limit Context_layer 
INFO-FLOW: Configuring Module : Self_attention ...
Execute         set_default_model Self_attention 
Execute         apply_spec_resource_limit Self_attention 
INFO-FLOW: Configuring Module : Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         apply_spec_resource_limit Linear_layer_ds0 
INFO-FLOW: Configuring Module : Res_layer ...
Execute         set_default_model Res_layer 
Execute         apply_spec_resource_limit Res_layer 
INFO-FLOW: Configuring Module : Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         apply_spec_resource_limit Layer_norm 
INFO-FLOW: Configuring Module : Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         apply_spec_resource_limit Linear_layer_ds1 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         apply_spec_resource_limit Linear_layer_ds2 
INFO-FLOW: Configuring Module : Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         apply_spec_resource_limit Bert_layer 
INFO-FLOW: Model list for preprocess: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO-FLOW: Preprocessing Module: Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         cdfg_preprocess -model Linear_layer_qkv 
Execute         rtl_gen_preprocess Linear_layer_qkv 
INFO-FLOW: Preprocessing Module: Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         cdfg_preprocess -model Attention_layer 
Execute         rtl_gen_preprocess Attention_layer 
INFO-FLOW: Preprocessing Module: Softmax_layer ...
Execute         set_default_model Softmax_layer 
Execute         cdfg_preprocess -model Softmax_layer 
Execute         rtl_gen_preprocess Softmax_layer 
INFO-FLOW: Preprocessing Module: Context_layer ...
Execute         set_default_model Context_layer 
Execute         cdfg_preprocess -model Context_layer 
Execute         rtl_gen_preprocess Context_layer 
INFO-FLOW: Preprocessing Module: Self_attention ...
Execute         set_default_model Self_attention 
Execute         cdfg_preprocess -model Self_attention 
Execute         rtl_gen_preprocess Self_attention 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         cdfg_preprocess -model Linear_layer_ds0 
Execute         rtl_gen_preprocess Linear_layer_ds0 
INFO-FLOW: Preprocessing Module: Res_layer ...
Execute         set_default_model Res_layer 
Execute         cdfg_preprocess -model Res_layer 
Execute         rtl_gen_preprocess Res_layer 
INFO-FLOW: Preprocessing Module: Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         cdfg_preprocess -model Layer_norm 
Execute         rtl_gen_preprocess Layer_norm 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         cdfg_preprocess -model Linear_layer_ds1 
Execute         rtl_gen_preprocess Linear_layer_ds1 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         cdfg_preprocess -model exp_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         cdfg_preprocess -model generic_tanh<float> 
Execute         rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         cdfg_preprocess -model Linear_layer_ds2 
Execute         rtl_gen_preprocess Linear_layer_ds2 
INFO-FLOW: Preprocessing Module: Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         cdfg_preprocess -model Bert_layer 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for synthesis: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv 
Execute         schedule -model Linear_layer_qkv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'l_j_back'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 335.41 seconds; current allocated memory: 778.225 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv.
Execute         set_default_model Linear_layer_qkv 
Execute         bind -model Linear_layer_qkv 
BIND OPTION: model=Linear_layer_qkv
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 778.780 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer 
Execute         schedule -model Attention_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k1_l_j2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'l_j_back1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'l_j3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 779.165 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Attention_layer.
Execute         set_default_model Attention_layer 
Execute         bind -model Attention_layer 
BIND OPTION: model=Attention_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 779.673 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.bind.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.bind.adb -f 
INFO-FLOW: Finish binding Attention_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Softmax_layer 
Execute         schedule -model Softmax_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_i2_l_j4'.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i2_l_j4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln117', kernel.cpp:117) of variable 'v52', kernel.cpp:116 on array 'inp_sumRow', kernel.cpp:104 and 'load' operation ('v51', kernel.cpp:115) on array 'inp_sumRow', kernel.cpp:104.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i2_l_j4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln117', kernel.cpp:117) of variable 'v52', kernel.cpp:116 on array 'inp_sumRow', kernel.cpp:104 and 'load' operation ('v51', kernel.cpp:115) on array 'inp_sumRow', kernel.cpp:104.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i2_l_j4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln117', kernel.cpp:117) of variable 'v52', kernel.cpp:116 on array 'inp_sumRow', kernel.cpp:104 and 'load' operation ('v51', kernel.cpp:115) on array 'inp_sumRow', kernel.cpp:104.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i2_l_j4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln117', kernel.cpp:117) of variable 'v52', kernel.cpp:116 on array 'inp_sumRow', kernel.cpp:104 and 'load' operation ('v51', kernel.cpp:115) on array 'inp_sumRow', kernel.cpp:104.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i2_l_j4): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_1_write_ln117', kernel.cpp:117) of variable 'v52', kernel.cpp:116 on array 'inp_sumRow', kernel.cpp:104 and 'load' operation ('v51', kernel.cpp:115) on array 'inp_sumRow', kernel.cpp:104.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'l_update_i3_l_j5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.578ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Softmax_layer' consists of the following:
	'load' operation ('v51', kernel.cpp:115) on array 'inp_sumRow', kernel.cpp:104 [49]  (2.32 ns)
	'fadd' operation ('v52', kernel.cpp:116) [50]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 780.002 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Softmax_layer.
Execute         set_default_model Softmax_layer 
Execute         bind -model Softmax_layer 
BIND OPTION: model=Softmax_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 780.433 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.verbose.bind.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.bind.adb -f 
INFO-FLOW: Finish binding Softmax_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer 
Execute         schedule -model Context_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k2_l_j6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'l_j_back2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 780.761 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Context_layer.
Execute         set_default_model Context_layer 
Execute         bind -model Context_layer 
BIND OPTION: model=Context_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 781.198 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.bind.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.bind.adb -f 
INFO-FLOW: Finish binding Context_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention 
Execute         schedule -model Self_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 781.511 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention.
Execute         set_default_model Self_attention 
Execute         bind -model Self_attention 
BIND OPTION: model=Self_attention
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 781.941 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.bind.adb -f 
INFO-FLOW: Finish binding Self_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0 
Execute         schedule -model Linear_layer_ds0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k3_l_j7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'l_j_back3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'l_j8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 782.445 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds0.
Execute         set_default_model Linear_layer_ds0 
Execute         bind -model Linear_layer_ds0 
BIND OPTION: model=Linear_layer_ds0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 782.984 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Res_layer 
Execute         schedule -model Res_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i6_l_j9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 783.167 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Res_layer.
Execute         set_default_model Res_layer 
Execute         bind -model Res_layer 
BIND OPTION: model=Res_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 783.361 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.verbose.bind.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.bind.adb -f 
INFO-FLOW: Finish binding Res_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm 
Execute         schedule -model Layer_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i7_l_j10'.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i7_l_j10): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln283', kernel.cpp:283) of variable 'v137', kernel.cpp:282 on array 'mean', kernel.cpp:268 and 'load' operation ('v136', kernel.cpp:281) on array 'mean', kernel.cpp:268.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i7_l_j10): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln283', kernel.cpp:283) of variable 'v137', kernel.cpp:282 on array 'mean', kernel.cpp:268 and 'load' operation ('v136', kernel.cpp:281) on array 'mean', kernel.cpp:268.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i7_l_j10): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln283', kernel.cpp:283) of variable 'v137', kernel.cpp:282 on array 'mean', kernel.cpp:268 and 'load' operation ('v136', kernel.cpp:281) on array 'mean', kernel.cpp:268.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i7_l_j10): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln283', kernel.cpp:283) of variable 'v137', kernel.cpp:282 on array 'mean', kernel.cpp:268 and 'load' operation ('v136', kernel.cpp:281) on array 'mean', kernel.cpp:268.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i7_l_j10): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln283', kernel.cpp:283) of variable 'v137', kernel.cpp:282 on array 'mean', kernel.cpp:268 and 'load' operation ('v136', kernel.cpp:281) on array 'mean', kernel.cpp:268.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i8_l_j11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 44.
WARNING: [SCHED 204-21] Estimated clock period (9.578ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Layer_norm' consists of the following:
	'load' operation ('v136', kernel.cpp:281) on array 'mean', kernel.cpp:268 [64]  (2.32 ns)
	'fadd' operation ('v137', kernel.cpp:282) [65]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 783.925 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.sched.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.
Execute         set_default_model Layer_norm 
Execute         bind -model Layer_norm 
BIND OPTION: model=Layer_norm
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 784.692 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1 
Execute         schedule -model Linear_layer_ds1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k4_l_j12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'l_j_back4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 785.221 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds1.
Execute         set_default_model Linear_layer_ds1 
Execute         bind -model Linear_layer_ds1 
BIND OPTION: model=Linear_layer_ds1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 785.775 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[262] ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [259]  (3.36 ns)
	'add' operation of DSP[262] ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [262]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [266]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [268]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [269]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.64 sec.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 787.466 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
BIND OPTION: model=pow_generic<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 789.320 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp_generic<double> 
Execute         schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'exp_generic_double_s' consists of the following:
	'mul' operation of DSP[53] ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [50]  (3.36 ns)
	'add' operation of DSP[53] ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [53]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [57]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [59]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [60]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 790.062 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute         set_default_model exp_generic<double> 
Execute         bind -model exp_generic<double> 
BIND OPTION: model=exp_generic<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 790.811 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_tanh<float> 
Execute         schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 61.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 791.293 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute         set_default_model generic_tanh<float> 
Execute         bind -model generic_tanh<float> 
BIND OPTION: model=generic_tanh<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 791.932 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2 
Execute         schedule -model Linear_layer_ds2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k5_l_j15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'l_j_back5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'l_j16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 792.511 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.sched.rpt 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_ds2.
Execute         set_default_model Linear_layer_ds2 
Execute         bind -model Linear_layer_ds2 
BIND OPTION: model=Linear_layer_ds2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 793.059 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_ds2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer 
Execute         schedule -model Bert_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i10_l_j14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 174.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 793.807 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.sched.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer.
Execute         set_default_model Bert_layer 
Execute         bind -model Bert_layer 
BIND OPTION: model=Bert_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.89 sec.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 796.089 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.bind.rpt 
Command         syn_report done; 0.89 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer.
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Linear_layer_qkv 
Execute         rtl_gen_preprocess Attention_layer 
Execute         rtl_gen_preprocess Softmax_layer 
Execute         rtl_gen_preprocess Context_layer 
Execute         rtl_gen_preprocess Self_attention 
Execute         rtl_gen_preprocess Linear_layer_ds0 
Execute         rtl_gen_preprocess Res_layer 
Execute         rtl_gen_preprocess Layer_norm 
Execute         rtl_gen_preprocess Linear_layer_ds1 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
Execute         rtl_gen_preprocess generic_tanh<float> 
Execute         rtl_gen_preprocess Linear_layer_ds2 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for RTL generation: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_fadd_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1' to 'Bert_layer_fmul_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 797.746 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Linear_layer_qkv -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Linear_layer_qkv 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Linear_layer_qkv 
Execute         syn_report -csynth -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.rpt 
Execute         syn_report -rtlxml -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.xml 
Execute         syn_report -verbosereport -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Linear_layer_qkv -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.adb 
Execute         gen_tb_info Linear_layer_qkv -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 800.719 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Attention_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Attention_layer 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Attention_layer 
Execute         syn_report -csynth -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Attention_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Attention_layer_csynth.xml 
Execute         syn_report -verbosereport -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model Attention_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.adb 
Execute         gen_tb_info Attention_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Softmax_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Softmax_layer_inp_sumRow' to 'Softmax_layer_inpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fdiv_32ns_32ns_32_16_1' to 'Bert_layer_fdiv_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fexp_32ns_32ns_32_9_full_dsp_1' to 'Bert_layer_fexp_3fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fexp_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 803.540 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Softmax_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Softmax_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Softmax_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Softmax_layer 
Execute         gen_rtl Softmax_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Softmax_layer 
Execute         syn_report -csynth -model Softmax_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Softmax_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Softmax_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Softmax_layer_csynth.xml 
Execute         syn_report -verbosereport -model Softmax_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model Softmax_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.adb 
Execute         gen_tb_info Softmax_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 805.717 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Context_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Context_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Context_layer 
Execute         gen_rtl Context_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Context_layer 
Execute         syn_report -csynth -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Context_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Context_layer_csynth.xml 
Execute         syn_report -verbosereport -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model Context_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.adb 
Execute         gen_tb_info Context_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 808.243 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Self_attention -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Self_attention -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Self_attention 
Execute         gen_rtl Self_attention -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Self_attention 
Execute         syn_report -csynth -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_csynth.rpt 
Execute         syn_report -rtlxml -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_csynth.xml 
Execute         syn_report -verbosereport -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model Self_attention -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.adb 
Execute         gen_tb_info Self_attention -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds0_v101' to 'Linear_layer_ds0_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 810.982 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Linear_layer_ds0 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Linear_layer_ds0 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Linear_layer_ds0 
Execute         syn_report -csynth -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.rpt 
Execute         syn_report -rtlxml -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.xml 
Execute         syn_report -verbosereport -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model Linear_layer_ds0 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Linear_layer_ds0 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Res_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 813.321 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Res_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Res_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Res_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Res_layer 
Execute         gen_rtl Res_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Res_layer 
Execute         syn_report -csynth -model Res_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Res_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Res_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Res_layer_csynth.xml 
Execute         syn_report -verbosereport -model Res_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.verbose.rpt 
Execute         db_write -model Res_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.adb 
Execute         gen_tb_info Res_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_faddfshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fptrunc_64ns_32_2_1' to 'Bert_layer_fptrunibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fpext_32ns_64_2_1' to 'Bert_layer_fpext_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fsqrt_32ns_32ns_32_12_1' to 'Bert_layer_fsqrt_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_dadd_64ns_64ns_64_5_full_dsp_1' to 'Bert_layer_dadd_6lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_6lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_faddfshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsqrt_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 815.763 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Layer_norm -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Layer_norm 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Layer_norm 
Execute         syn_report -csynth -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_csynth.rpt 
Execute         syn_report -rtlxml -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_csynth.xml 
Execute         syn_report -verbosereport -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model Layer_norm -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Layer_norm -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_v170' to 'Linear_layer_ds1_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 819.088 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Linear_layer_ds1 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Linear_layer_ds1 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Linear_layer_ds1 
Execute         syn_report -csynth -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.rpt 
Execute         syn_report -rtlxml -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.xml 
Execute         syn_report -verbosereport -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -model Linear_layer_ds1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info Linear_layer_ds1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doublpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doublqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doubltde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doubludo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doublvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doublxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_54s_6ns_54_2_1' to 'Bert_layer_mul_54zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_71ns_4ns_75_5_1' to 'Bert_layer_mul_71Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_73ns_6ns_79_5_1' to 'Bert_layer_mul_73Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_83ns_6ns_89_5_1' to 'Bert_layer_mul_83CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_92ns_6ns_98_5_1' to 'Bert_layer_mul_92DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_87ns_6ns_93_5_1' to 'Bert_layer_mul_87Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_82ns_6ns_88_5_1' to 'Bert_layer_mul_82Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_77ns_6ns_83_5_1' to 'Bert_layer_mul_77Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_80ns_12s_90_5_1' to 'Bert_layer_mul_80Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_54ns_78s_131_5_1' to 'Bert_layer_mul_54IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_55ns_78s_130_5_1' to 'Bert_layer_mul_55JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_72ns_13s_83_5_1' to 'Bert_layer_mul_72KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_43ns_36ns_79_2_1' to 'Bert_layer_mul_43Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_49ns_44ns_93_2_1' to 'Bert_layer_mul_49Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_50ns_50ns_100_2_1' to 'Bert_layer_mul_50Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mac_muladd_16ns_16s_19s_31_1_1' to 'Bert_layer_mac_muOgC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 11389 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_muOgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_43Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_49Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_54IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_54zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_55JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_71Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_72KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_73Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_77Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_80Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_82Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_83CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_87Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_92DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 826.255 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/pow_generic_double_s -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute         syn_report -verbosereport -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -model pow_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info pow_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp_generic<double> -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doublPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doublQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doublRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_72ns_13s_84_5_1' to 'Bert_layer_mul_72Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_36ns_43ns_79_2_1' to 'Bert_layer_mul_36Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_44ns_49ns_93_2_1' to 'Bert_layer_mul_44UhA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_muOgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_36Thq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_44UhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_72Shg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 833.838 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/exp_generic_double_s -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/exp_generic_double_s 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/exp_generic_double_s 
Execute         syn_report -csynth -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute         syn_report -rtlxml -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute         syn_report -verbosereport -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -model exp_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info exp_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generic_tanh<float> -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_fsub_3VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fcmp_32ns_32ns_1_2_1' to 'Bert_layer_fcmp_3WhU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_6lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_3WhU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsub_3VhK': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 838.963 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_tanh<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/generic_tanh_float_s -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/generic_tanh_float_s 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/generic_tanh_float_s 
Execute         syn_report -csynth -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute         syn_report -rtlxml -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute         syn_report -verbosereport -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model generic_tanh<float> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info generic_tanh<float> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds2_v205' to 'Linear_layer_ds2_Xh4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 841.815 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Linear_layer_ds2 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Linear_layer_ds2 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Linear_layer_ds2 
Execute         syn_report -csynth -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.rpt 
Execute         syn_report -rtlxml -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.xml 
Execute         syn_report -verbosereport -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Linear_layer_ds2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.adb 
Command         db_write done; 0.24 sec.
Execute         gen_tb_info Linear_layer_ds2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v227' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v228' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v229' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v230' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v231' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v232' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v233' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v234' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v235' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v236' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v237' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Bert_layer_dmul_64ns_64ns_64_6_max_dsp_1' to 'Bert_layer_dmul_6Yie' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer' is 16299 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dmul_6Yie': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunibs': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
Command         create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 848.148 MB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/systemc/Bert_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer 
Execute         syn_report -csynth -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_csynth.xml 
Execute         syn_report -verbosereport -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.rpt 
Command         syn_report done; 0.9 sec.
Execute         db_write -model Bert_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.adb 
Command         db_write done; 0.28 sec.
Execute         gen_tb_info Bert_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer 
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         syn_report -designview -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.design.xml 
Command         syn_report done; 0.8 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Bert_layer 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Bert_layer 
INFO-FLOW: Model list for RTL component generation: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Linear_layer_ds2 Bert_layer
INFO-FLOW: Handling components in module [Linear_layer_qkv] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_3bkb.
INFO-FLOW: Append model Bert_layer_fadd_3bkb
INFO-FLOW: Found component Bert_layer_fmul_3cud.
INFO-FLOW: Append model Bert_layer_fmul_3cud
INFO-FLOW: Found component Linear_layer_qkv_v7.
INFO-FLOW: Append model Linear_layer_qkv_v7
INFO-FLOW: Handling components in module [Attention_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO-FLOW: Found component Attention_layer_v28.
INFO-FLOW: Append model Attention_layer_v28
INFO-FLOW: Handling components in module [Softmax_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fdiv_3eOg.
INFO-FLOW: Append model Bert_layer_fdiv_3eOg
INFO-FLOW: Found component Bert_layer_fexp_3fYi.
INFO-FLOW: Append model Bert_layer_fexp_3fYi
INFO-FLOW: Found component Softmax_layer_inpdEe.
INFO-FLOW: Append model Softmax_layer_inpdEe
INFO-FLOW: Handling components in module [Context_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO-FLOW: Found component Context_layer_v64.
INFO-FLOW: Append model Context_layer_v64
INFO-FLOW: Handling components in module [Self_attention] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO-FLOW: Found component Self_attention_Q_h.
INFO-FLOW: Append model Self_attention_Q_h
INFO-FLOW: Found component Self_attention_v88.
INFO-FLOW: Append model Self_attention_v88
INFO-FLOW: Found component Self_attention_v89.
INFO-FLOW: Append model Self_attention_v89
INFO-FLOW: Handling components in module [Linear_layer_ds0] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO-FLOW: Handling components in module [Res_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
INFO-FLOW: Handling components in module [Layer_norm] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO-FLOW: Found component Bert_layer_faddfshbi.
INFO-FLOW: Append model Bert_layer_faddfshbi
INFO-FLOW: Found component Bert_layer_fptrunibs.
INFO-FLOW: Append model Bert_layer_fptrunibs
INFO-FLOW: Found component Bert_layer_fpext_jbC.
INFO-FLOW: Append model Bert_layer_fpext_jbC
INFO-FLOW: Found component Bert_layer_fsqrt_kbM.
INFO-FLOW: Append model Bert_layer_fsqrt_kbM
INFO-FLOW: Found component Bert_layer_dadd_6lbW.
INFO-FLOW: Append model Bert_layer_dadd_6lbW
INFO-FLOW: Handling components in module [Linear_layer_ds1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO-FLOW: Found component Linear_layer_ds1_mb6.
INFO-FLOW: Append model Linear_layer_ds1_mb6
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_54zec.
INFO-FLOW: Append model Bert_layer_mul_54zec
INFO-FLOW: Found component Bert_layer_mul_71Aem.
INFO-FLOW: Append model Bert_layer_mul_71Aem
INFO-FLOW: Found component Bert_layer_mul_73Bew.
INFO-FLOW: Append model Bert_layer_mul_73Bew
INFO-FLOW: Found component Bert_layer_mul_83CeG.
INFO-FLOW: Append model Bert_layer_mul_83CeG
INFO-FLOW: Found component Bert_layer_mul_92DeQ.
INFO-FLOW: Append model Bert_layer_mul_92DeQ
INFO-FLOW: Found component Bert_layer_mul_87Ee0.
INFO-FLOW: Append model Bert_layer_mul_87Ee0
INFO-FLOW: Found component Bert_layer_mul_82Ffa.
INFO-FLOW: Append model Bert_layer_mul_82Ffa
INFO-FLOW: Found component Bert_layer_mul_77Gfk.
INFO-FLOW: Append model Bert_layer_mul_77Gfk
INFO-FLOW: Found component Bert_layer_mul_80Hfu.
INFO-FLOW: Append model Bert_layer_mul_80Hfu
INFO-FLOW: Found component Bert_layer_mul_54IfE.
INFO-FLOW: Append model Bert_layer_mul_54IfE
INFO-FLOW: Found component Bert_layer_mul_55JfO.
INFO-FLOW: Append model Bert_layer_mul_55JfO
INFO-FLOW: Found component Bert_layer_mul_72KfY.
INFO-FLOW: Append model Bert_layer_mul_72KfY
INFO-FLOW: Found component Bert_layer_mul_43Lf8.
INFO-FLOW: Append model Bert_layer_mul_43Lf8
INFO-FLOW: Found component Bert_layer_mul_49Mgi.
INFO-FLOW: Append model Bert_layer_mul_49Mgi
INFO-FLOW: Found component Bert_layer_mul_50Ngs.
INFO-FLOW: Append model Bert_layer_mul_50Ngs
INFO-FLOW: Found component Bert_layer_mac_muOgC.
INFO-FLOW: Append model Bert_layer_mac_muOgC
INFO-FLOW: Found component pow_generic_doublncg.
INFO-FLOW: Append model pow_generic_doublncg
INFO-FLOW: Found component pow_generic_doublocq.
INFO-FLOW: Append model pow_generic_doublocq
INFO-FLOW: Found component pow_generic_doublpcA.
INFO-FLOW: Append model pow_generic_doublpcA
INFO-FLOW: Found component pow_generic_doublqcK.
INFO-FLOW: Append model pow_generic_doublqcK
INFO-FLOW: Found component pow_generic_doublrcU.
INFO-FLOW: Append model pow_generic_doublrcU
INFO-FLOW: Found component pow_generic_doublsc4.
INFO-FLOW: Append model pow_generic_doublsc4
INFO-FLOW: Found component pow_generic_doubltde.
INFO-FLOW: Append model pow_generic_doubltde
INFO-FLOW: Found component pow_generic_doubludo.
INFO-FLOW: Append model pow_generic_doubludo
INFO-FLOW: Found component pow_generic_doublvdy.
INFO-FLOW: Append model pow_generic_doublvdy
INFO-FLOW: Found component pow_generic_doublwdI.
INFO-FLOW: Append model pow_generic_doublwdI
INFO-FLOW: Found component pow_generic_doublxdS.
INFO-FLOW: Append model pow_generic_doublxdS
INFO-FLOW: Found component pow_generic_doublyd2.
INFO-FLOW: Append model pow_generic_doublyd2
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_72Shg.
INFO-FLOW: Append model Bert_layer_mul_72Shg
INFO-FLOW: Found component Bert_layer_mul_36Thq.
INFO-FLOW: Append model Bert_layer_mul_36Thq
INFO-FLOW: Found component Bert_layer_mul_44UhA.
INFO-FLOW: Append model Bert_layer_mul_44UhA
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fsub_3VhK.
INFO-FLOW: Append model Bert_layer_fsub_3VhK
INFO-FLOW: Found component Bert_layer_fcmp_3WhU.
INFO-FLOW: Append model Bert_layer_fcmp_3WhU
INFO-FLOW: Handling components in module [Linear_layer_ds2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_dmul_6Yie.
INFO-FLOW: Append model Bert_layer_dmul_6Yie
INFO-FLOW: Found component Bert_layer_v238.
INFO-FLOW: Append model Bert_layer_v238
INFO-FLOW: Found component Bert_layer_v241.
INFO-FLOW: Append model Bert_layer_v241
INFO-FLOW: Found component Bert_layer_v245.
INFO-FLOW: Append model Bert_layer_v245
INFO-FLOW: Found component Bert_layer_v246.
INFO-FLOW: Append model Bert_layer_v246
INFO-FLOW: Append model Linear_layer_qkv
INFO-FLOW: Append model Attention_layer
INFO-FLOW: Append model Softmax_layer
INFO-FLOW: Append model Context_layer
INFO-FLOW: Append model Self_attention
INFO-FLOW: Append model Linear_layer_ds0
INFO-FLOW: Append model Res_layer
INFO-FLOW: Append model Layer_norm
INFO-FLOW: Append model Linear_layer_ds1
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model Linear_layer_ds2
INFO-FLOW: Append model Bert_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Bert_layer_fadd_3bkb Bert_layer_fmul_3cud Linear_layer_qkv_v7 Attention_layer_v28 Bert_layer_fdiv_3eOg Bert_layer_fexp_3fYi Softmax_layer_inpdEe Context_layer_v64 Self_attention_Q_h Self_attention_v88 Self_attention_v89 Bert_layer_faddfshbi Bert_layer_fptrunibs Bert_layer_fpext_jbC Bert_layer_fsqrt_kbM Bert_layer_dadd_6lbW Linear_layer_ds1_mb6 Bert_layer_mul_54zec Bert_layer_mul_71Aem Bert_layer_mul_73Bew Bert_layer_mul_83CeG Bert_layer_mul_92DeQ Bert_layer_mul_87Ee0 Bert_layer_mul_82Ffa Bert_layer_mul_77Gfk Bert_layer_mul_80Hfu Bert_layer_mul_54IfE Bert_layer_mul_55JfO Bert_layer_mul_72KfY Bert_layer_mul_43Lf8 Bert_layer_mul_49Mgi Bert_layer_mul_50Ngs Bert_layer_mac_muOgC pow_generic_doublncg pow_generic_doublocq pow_generic_doublpcA pow_generic_doublqcK pow_generic_doublrcU pow_generic_doublsc4 pow_generic_doubltde pow_generic_doubludo pow_generic_doublvdy pow_generic_doublwdI pow_generic_doublxdS pow_generic_doublyd2 Bert_layer_mul_72Shg Bert_layer_mul_36Thq Bert_layer_mul_44UhA Bert_layer_fsub_3VhK Bert_layer_fcmp_3WhU Bert_layer_dmul_6Yie Bert_layer_v238 Bert_layer_v241 Bert_layer_v245 Bert_layer_v246 Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer Layer_norm Linear_layer_ds1 pow_generic_double_s exp_generic_double_s generic_tanh_float_s Linear_layer_ds2 Bert_layer
INFO-FLOW: To file: write model Bert_layer_fadd_3bkb
INFO-FLOW: To file: write model Bert_layer_fmul_3cud
INFO-FLOW: To file: write model Linear_layer_qkv_v7
INFO-FLOW: To file: write model Attention_layer_v28
INFO-FLOW: To file: write model Bert_layer_fdiv_3eOg
INFO-FLOW: To file: write model Bert_layer_fexp_3fYi
INFO-FLOW: To file: write model Softmax_layer_inpdEe
INFO-FLOW: To file: write model Context_layer_v64
INFO-FLOW: To file: write model Self_attention_Q_h
INFO-FLOW: To file: write model Self_attention_v88
INFO-FLOW: To file: write model Self_attention_v89
INFO-FLOW: To file: write model Bert_layer_faddfshbi
INFO-FLOW: To file: write model Bert_layer_fptrunibs
INFO-FLOW: To file: write model Bert_layer_fpext_jbC
INFO-FLOW: To file: write model Bert_layer_fsqrt_kbM
INFO-FLOW: To file: write model Bert_layer_dadd_6lbW
INFO-FLOW: To file: write model Linear_layer_ds1_mb6
INFO-FLOW: To file: write model Bert_layer_mul_54zec
INFO-FLOW: To file: write model Bert_layer_mul_71Aem
INFO-FLOW: To file: write model Bert_layer_mul_73Bew
INFO-FLOW: To file: write model Bert_layer_mul_83CeG
INFO-FLOW: To file: write model Bert_layer_mul_92DeQ
INFO-FLOW: To file: write model Bert_layer_mul_87Ee0
INFO-FLOW: To file: write model Bert_layer_mul_82Ffa
INFO-FLOW: To file: write model Bert_layer_mul_77Gfk
INFO-FLOW: To file: write model Bert_layer_mul_80Hfu
INFO-FLOW: To file: write model Bert_layer_mul_54IfE
INFO-FLOW: To file: write model Bert_layer_mul_55JfO
INFO-FLOW: To file: write model Bert_layer_mul_72KfY
INFO-FLOW: To file: write model Bert_layer_mul_43Lf8
INFO-FLOW: To file: write model Bert_layer_mul_49Mgi
INFO-FLOW: To file: write model Bert_layer_mul_50Ngs
INFO-FLOW: To file: write model Bert_layer_mac_muOgC
INFO-FLOW: To file: write model pow_generic_doublncg
INFO-FLOW: To file: write model pow_generic_doublocq
INFO-FLOW: To file: write model pow_generic_doublpcA
INFO-FLOW: To file: write model pow_generic_doublqcK
INFO-FLOW: To file: write model pow_generic_doublrcU
INFO-FLOW: To file: write model pow_generic_doublsc4
INFO-FLOW: To file: write model pow_generic_doubltde
INFO-FLOW: To file: write model pow_generic_doubludo
INFO-FLOW: To file: write model pow_generic_doublvdy
INFO-FLOW: To file: write model pow_generic_doublwdI
INFO-FLOW: To file: write model pow_generic_doublxdS
INFO-FLOW: To file: write model pow_generic_doublyd2
INFO-FLOW: To file: write model Bert_layer_mul_72Shg
INFO-FLOW: To file: write model Bert_layer_mul_36Thq
INFO-FLOW: To file: write model Bert_layer_mul_44UhA
INFO-FLOW: To file: write model Bert_layer_fsub_3VhK
INFO-FLOW: To file: write model Bert_layer_fcmp_3WhU
INFO-FLOW: To file: write model Bert_layer_dmul_6Yie
INFO-FLOW: To file: write model Bert_layer_v238
INFO-FLOW: To file: write model Bert_layer_v241
INFO-FLOW: To file: write model Bert_layer_v245
INFO-FLOW: To file: write model Bert_layer_v246
INFO-FLOW: To file: write model Linear_layer_qkv
INFO-FLOW: To file: write model Attention_layer
INFO-FLOW: To file: write model Softmax_layer
INFO-FLOW: To file: write model Context_layer
INFO-FLOW: To file: write model Self_attention
INFO-FLOW: To file: write model Linear_layer_ds0
INFO-FLOW: To file: write model Res_layer
INFO-FLOW: To file: write model Layer_norm
INFO-FLOW: To file: write model Linear_layer_ds1
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model Linear_layer_ds2
INFO-FLOW: To file: write model Bert_layer
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model Bert_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.41 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_qkv_v7_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Attention_layer_v28_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Softmax_layer_inpdEe_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Context_layer_v64_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Self_attention_Q_h_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Self_attention_v88_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Self_attention_v89_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.3 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_ds1_mb6_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_54zec_MulnS_0'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_71Aem_MulnS_1'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_73Bew_MulnS_2'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_83CeG_MulnS_3'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_92DeQ_MulnS_4'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_87Ee0_MulnS_5'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_82Ffa_MulnS_6'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_77Gfk_MulnS_7'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_80Hfu_MulnS_8'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_54IfE_MulnS_9'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_55JfO_MulnS_10'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_72KfY_MulnS_11'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_43Lf8_MulnS_12'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_49Mgi_MulnS_13'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_50Ngs_MulnS_14'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublncg_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublocq_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublpcA_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublqcK_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublrcU_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublsc4_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubltde_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubludo_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublvdy_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublwdI_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublxdS_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublyd2_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.76 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_72Shg_MulnS_15'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_36Thq_MulnS_16'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_44UhA_MulnS_17'
Command         ap_source done; 0.15 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v238_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v241_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v245_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v246_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.19 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Bert_layer xml_exists=0
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.32 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=38
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=18
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=69 #gSsdmPorts=38
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.dataonly.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         sc_get_clocks Bert_layer 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dadd_3_full_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dmul_4_max_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fadd_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fexp_7_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fpext_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fsqrt_10_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fsub_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Attention_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Softmax_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Context_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Res_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:46 ; elapsed = 00:06:10 . Memory (MB): peak = 1773.715 ; gain = 1243.219 ; free physical = 187538 ; free virtual = 320022
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
Command       autosyn done; 34.52 sec.
Command     csynth_design done; 366.23 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1 opened at Sat Sep 02 22:22:44 EDT 2023
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xc7z020-clg484-1 
Execute         create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/2022.1/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/2022.1/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command         create_platform done; 3.01 sec.
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.16 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.21 sec.
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Execute       source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang kernel.cpp -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.cpp.clang.err.log 
Command         ap_eval done; 0.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top Bert_layer -name=Bert_layer 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 2.67 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.84 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.11 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.81 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 5.43 sec.
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.85 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 2.63 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 2.92 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.37 seconds. CPU system time: 1.81 seconds. Elapsed time: 23.46 seconds; current allocated memory: 459.148 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.g.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 3.07 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 3.08 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Bert_layer -reflow-float-conversion -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 1.51 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.52 sec.
Execute         run_link_or_opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.56 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.6 sec.
Execute         run_link_or_opt -opt -out /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer 
Execute           ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.7 sec.
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/2022.1/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Bert_layer -mllvm -hls-db-dir -mllvm /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 6.86 sec.
INFO: [HLS 214-178] Inlining function 'std::exp(float)' into 'Softmax_layer(float (*) [12], float (*) [12])' (kernel.cpp:103:0)
INFO: [HLS 214-178] Inlining function 'Attention_layer(float (*) [64], float (*) [64], float (*) [12])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (kernel.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'Softmax_layer(float (*) [12], float (*) [12])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (kernel.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'Context_layer(float (*) [12], float (*) [64], float (*) [64])' into 'Self_attention(float (*) [768], float (*) [768], float (*) [768], float (*) [768])' (kernel.cpp:171:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'Layer_norm(float (*) [768], float*, float*, float (*) [768])' (kernel.cpp:267:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.143.152.162.172.182.192.202.212.279.289)' into 'fp_struct<double>::to_double() const (.140.149.159.169.179.189.199.209.276.286)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.140.149.159.169.179.189.199.209.276.286)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:215:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:321:0)
INFO: [HLS 214-178] Inlining function 'pow' into '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:416:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.332.342.351.362.371.382.391.402.411.422)' into 'fp_struct<float>::to_float() const (.329.339.348.359.368.379.388.399.408.419)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.329.339.348.359.368.379.388.399.408.419)' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_nan<float>(char const*)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_nan.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double exp_reduce_::exp_generic<double>(double)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'exp_reduce_::expm1(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'float generic_nan<float>(char const*)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'exp_reduce_::expm1(float)' into 'float explog_based::generic_tanh<float>(float)' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57:0)
INFO: [HLS 214-178] Inlining function 'tanhf' into 'std::tanh(float)' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:502:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__promote_2<float, double, __gnu_cxx::__promote<float, std::__is_integer<float>::__value>::__type, __gnu_cxx::__promote<double, std::__is_integer<double>::__value>::__type>::__type std::pow<float, double>(float, double)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (kernel.cpp:367:0)
INFO: [HLS 214-178] Inlining function 'std::tanh(float)' into 'Gelu_layer(float (*) [3072], float (*) [3072])' (kernel.cpp:367:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds0(float (*) [768], float (*) [768], float*, float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:447:0)
INFO: [HLS 214-178] Inlining function 'Res_layer(float (*) [768], float (*) [768], float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:447:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds1(float (*) [768], float (*) [768], float*, float (*) [3072])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:447:0)
INFO: [HLS 214-178] Inlining function 'Gelu_layer(float (*) [3072], float (*) [3072])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:447:0)
INFO: [HLS 214-178] Inlining function 'Linear_layer_ds2(float (*) [3072], float (*) [3072], float*, float (*) [768])' into 'Bert_layer(float (*) [768], float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [768], float*, float (*) [3072], float*, float*, float*, float*, float*, float (*) [768])' (kernel.cpp:447:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.87 seconds. CPU system time: 1.23 seconds. Elapsed time: 14.53 seconds; current allocated memory: 459.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 459.148 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Bert_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 14 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 13.6 seconds. CPU system time: 0.37 seconds. Elapsed time: 14.12 seconds; current allocated memory: 715.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 14.64 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 1.08 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 15.25 seconds. CPU system time: 0.4 seconds. Elapsed time: 15.74 seconds; current allocated memory: 952.184 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (kernel.cpp:65) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_105_1' (kernel.cpp:105) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_2' (kernel.cpp:137) in function 'Self_attention' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_23_2' (kernel.cpp:23) in function 'Linear_layer_qkv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (kernel.cpp:269) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_2' (kernel.cpp:273) in function 'Layer_norm.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_269_1' (kernel.cpp:269) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_2' (kernel.cpp:273) in function 'Layer_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_210_2' (kernel.cpp:210) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_328_2' (kernel.cpp:328) in function 'Bert_layer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_392_2' (kernel.cpp:392) in function 'Bert_layer' automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
Command           transform done; 9.09 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690:3) in function 'pow_reduce::pow_generic<double>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:187:9) to (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:18:3)...7 expression(s) balanced.
Command           transform done; 1.64 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.19 seconds. CPU system time: 0.42 seconds. Elapsed time: 10.78 seconds; current allocated memory: 1.242 GB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (kernel.cpp:176:33) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_1' (kernel.cpp:64:29) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k1' (kernel.cpp:75:26) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i1' (kernel.cpp:69:23) in function 'Self_attention' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_exp_sum_i2' (kernel.cpp:108:26) in function 'Self_attention' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i3' (kernel.cpp:120:25) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_136_1' (kernel.cpp:136:30) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k2' (kernel.cpp:147:26) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_gemm_i4' (kernel.cpp:141:23) in function 'Self_attention' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (kernel.cpp:193:30) in function 'Self_attention'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_S_h_0_h' (kernel.cpp:173:11) in function 'Self_attention' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (kernel.cpp:22:29) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k' (kernel.cpp:33:25) in function 'Linear_layer_qkv'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_bias_i' (kernel.cpp:28:11) in function 'Linear_layer_qkv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_mean_var_i7' (kernel.cpp:277:27) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i8' (kernel.cpp:302:23) in function 'Layer_norm.1' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_mean_var_i7' (kernel.cpp:277:27) in function 'Layer_norm' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'l_norm_i8' (kernel.cpp:302:23) in function 'Layer_norm' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_209_1' (kernel.cpp:209:30) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k3' (kernel.cpp:220:26) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_bias_i5' (kernel.cpp:214:23) in function 'Bert_layer' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i6' (kernel.cpp:251:26) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_327_1' (kernel.cpp:327:30) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k4' (kernel.cpp:338:26) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_bias_i9' (kernel.cpp:332:23) in function 'Bert_layer' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i10' (kernel.cpp:368:27) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_391_1' (kernel.cpp:391:30) in function 'Bert_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_k_0_k5' (kernel.cpp:402:26) in function 'Bert_layer'.
WARNING: [HLS 200-960] Cannot flatten loop 'l_bias_i11' (kernel.cpp:396:24) in function 'Bert_layer' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i6' (kernel.cpp:251:26) in function 'Bert_layer'.
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h' (kernel.cpp:180:23)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h' (kernel.cpp:182:23)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h' (kernel.cpp:184:23)
INFO: [HLS 200-472] Inferring partial write operation for 'v88' (kernel.cpp:66:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v28' (kernel.cpp:73:15)
INFO: [HLS 200-472] Inferring partial write operation for 'v28' (kernel.cpp:83:17)
INFO: [HLS 200-472] Inferring partial write operation for 'v88' (kernel.cpp:89:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v88' (kernel.cpp:95:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:106:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v88' (kernel.cpp:113:19)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:115:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v89' (kernel.cpp:126:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v90' (kernel.cpp:138:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v64' (kernel.cpp:145:15)
INFO: [HLS 200-472] Inferring partial write operation for 'v64' (kernel.cpp:155:17)
INFO: [HLS 200-472] Inferring partial write operation for 'v90' (kernel.cpp:161:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v78' (kernel.cpp:197:36)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:24:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v7' (kernel.cpp:31:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v7' (kernel.cpp:41:15)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:47:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v3' (kernel.cpp:54:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:270:16)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:274:17)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:292:14)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:295:15)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:300:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v127' (kernel.cpp:316:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v242' (kernel.cpp:211:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v101' (kernel.cpp:218:16)
INFO: [HLS 200-472] Inferring partial write operation for 'v101' (kernel.cpp:228:18)
INFO: [HLS 200-472] Inferring partial write operation for 'v242' (kernel.cpp:234:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v242' (kernel.cpp:241:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v243' (kernel.cpp:257:20)
INFO: [HLS 200-472] Inferring partial write operation for 'v245' (kernel.cpp:329:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v170' (kernel.cpp:336:16)
INFO: [HLS 200-472] Inferring partial write operation for 'v170' (kernel.cpp:346:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v245' (kernel.cpp:352:25)
INFO: [HLS 200-472] Inferring partial write operation for 'v245' (kernel.cpp:359:21)
INFO: [HLS 200-472] Inferring partial write operation for 'v246' (kernel.cpp:380:22)
INFO: [HLS 200-472] Inferring partial write operation for 'v247' (kernel.cpp:393:24)
INFO: [HLS 200-472] Inferring partial write operation for 'v205' (kernel.cpp:400:16)
INFO: [HLS 200-472] Inferring partial write operation for 'v205' (kernel.cpp:410:19)
INFO: [HLS 200-472] Inferring partial write operation for 'v247' (kernel.cpp:416:26)
INFO: [HLS 200-472] Inferring partial write operation for 'v247' (kernel.cpp:423:22)
Command           transform done; 5.42 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.87 seconds. CPU system time: 0.26 seconds. Elapsed time: 5.42 seconds; current allocated memory: 1.899 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 46.1 sec.
Command       elaborate done; 84.36 sec.
Execute       ap_eval exec zip -j /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.41 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
Execute         ap_set_top_model Bert_layer 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_269_1' to 'Layer_norm_1_Pipeline_VITIS_LOOP_269_1'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_VITIS_LOOP_273_2' to 'Layer_norm_1_Pipeline_VITIS_LOOP_273_2'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j10' to 'Layer_norm_1_Pipeline_l_j10'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1_Pipeline_l_j11' to 'Layer_norm_1_Pipeline_l_j11'.
WARNING: [SYN 201-103] Legalizing function name 'Layer_norm.1' to 'Layer_norm_1'.
Execute         get_model_list Bert_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Bert_layer 
Execute         preproc_iomode -model Layer_norm.1 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j11 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_l_j10 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
Execute         preproc_iomode -model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j16 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j_back5 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j_init5 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
Execute         preproc_iomode -model generic_tanh<float> 
Execute         preproc_iomode -model exp_generic<double> 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j13 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j_back4 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j_init4 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
Execute         preproc_iomode -model Layer_norm 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j11 
Execute         preproc_iomode -model Layer_norm_Pipeline_l_j10 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_273_2 
Execute         preproc_iomode -model Layer_norm_Pipeline_VITIS_LOOP_269_1 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j8 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j_back3 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
Execute         preproc_iomode -model Bert_layer_Pipeline_l_j_init3 
Execute         preproc_iomode -model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
Execute         preproc_iomode -model Self_attention 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         preproc_iomode -model Self_attention_Pipeline_l_j_back2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_S_k_0_k2_l_j6 
Execute         preproc_iomode -model Self_attention_Pipeline_l_j_init2 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_update_i3_l_j5 
Execute         preproc_iomode -model Self_attention_Pipeline_l_j4 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_105_1 
Execute         preproc_iomode -model Self_attention_Pipeline_l_j3 
Execute         preproc_iomode -model Self_attention_Pipeline_l_j_back1 
Execute         preproc_iomode -model Self_attention_Pipeline_l_S_k_0_k1_l_j2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_j_init1 
Execute         preproc_iomode -model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         preproc_iomode -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         preproc_iomode -model Linear_layer_qkv 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_j1 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_j_back 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_l_j_init 
Execute         preproc_iomode -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_j_init Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j Linear_layer_qkv_Pipeline_l_j_back Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Self_attention_Pipeline_l_j_init1 Self_attention_Pipeline_l_S_k_0_k1_l_j2 Self_attention_Pipeline_l_j_back1 Self_attention_Pipeline_l_j3 Self_attention_Pipeline_VITIS_LOOP_105_1 Self_attention_Pipeline_l_j4 Self_attention_Pipeline_l_update_i3_l_j5 Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 Self_attention_Pipeline_l_j_init2 Self_attention_Pipeline_l_S_k_0_k2_l_j6 Self_attention_Pipeline_l_j_back2 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 Bert_layer_Pipeline_l_j_init3 Bert_layer_Pipeline_l_S_k_0_k3_l_j7 Bert_layer_Pipeline_l_j_back3 Bert_layer_Pipeline_l_j8 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 Layer_norm_Pipeline_VITIS_LOOP_269_1 Layer_norm_Pipeline_VITIS_LOOP_273_2 Layer_norm_Pipeline_l_j10 Layer_norm_Pipeline_l_j11 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 Bert_layer_Pipeline_l_j_init4 Bert_layer_Pipeline_l_S_k_0_k4_l_j12 Bert_layer_Pipeline_l_j_back4 Bert_layer_Pipeline_l_j13 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 Bert_layer_Pipeline_l_j_init5 Bert_layer_Pipeline_l_S_k_0_k5_l_j15 Bert_layer_Pipeline_l_j_back5 Bert_layer_Pipeline_l_j16 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 Layer_norm.1_Pipeline_VITIS_LOOP_269_1 Layer_norm.1_Pipeline_VITIS_LOOP_273_2 Layer_norm.1_Pipeline_l_j10 Layer_norm.1_Pipeline_l_j11 Layer_norm.1 Bert_layer
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_j_init ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j_init 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_j_init 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_j_back ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j_back 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_j_back 
INFO-FLOW: Configuring Module : Linear_layer_qkv_Pipeline_l_j1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j1 
Execute         apply_spec_resource_limit Linear_layer_qkv_Pipeline_l_j1 
INFO-FLOW: Configuring Module : Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         apply_spec_resource_limit Linear_layer_qkv 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_separate_i_s_l_j_s ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_j_init1 ...
Execute         set_default_model Self_attention_Pipeline_l_j_init1 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_j_init1 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_S_k_0_k1_l_j2 ...
Execute         set_default_model Self_attention_Pipeline_l_S_k_0_k1_l_j2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_S_k_0_k1_l_j2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_j_back1 ...
Execute         set_default_model Self_attention_Pipeline_l_j_back1 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_j_back1 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_j3 ...
Execute         set_default_model Self_attention_Pipeline_l_j3 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_j3 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_105_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_105_1 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_105_1 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_j4 ...
Execute         set_default_model Self_attention_Pipeline_l_j4 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_j4 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_update_i3_l_j5 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i3_l_j5 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_update_i3_l_j5 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_j_init2 ...
Execute         set_default_model Self_attention_Pipeline_l_j_init2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_j_init2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_S_k_0_k2_l_j6 ...
Execute         set_default_model Self_attention_Pipeline_l_S_k_0_k2_l_j6 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_S_k_0_k2_l_j6 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_j_back2 ...
Execute         set_default_model Self_attention_Pipeline_l_j_back2 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_j_back2 
INFO-FLOW: Configuring Module : Self_attention_Pipeline_l_mh_merge_i_m_l_j_m ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         apply_spec_resource_limit Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO-FLOW: Configuring Module : Self_attention ...
Execute         set_default_model Self_attention 
Execute         apply_spec_resource_limit Self_attention 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j_init3 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_init3 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j_init3 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_k_0_k3_l_j7 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j_back3 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_back3 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j_back3 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j8 ...
Execute         set_default_model Bert_layer_Pipeline_l_j8 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j8 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_269_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_269_1 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_269_1 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_VITIS_LOOP_273_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_273_2 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_VITIS_LOOP_273_2 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j10 ...
Execute         set_default_model Layer_norm_Pipeline_l_j10 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j10 
INFO-FLOW: Configuring Module : Layer_norm_Pipeline_l_j11 ...
Execute         set_default_model Layer_norm_Pipeline_l_j11 
Execute         apply_spec_resource_limit Layer_norm_Pipeline_l_j11 
INFO-FLOW: Configuring Module : Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         apply_spec_resource_limit Layer_norm 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j_init4 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_init4 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j_init4 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_k_0_k4_l_j12 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j_back4 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_back4 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j_back4 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j13 ...
Execute         set_default_model Bert_layer_Pipeline_l_j13 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j13 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j_init5 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_init5 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j_init5 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_k_0_k5_l_j15 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j_back5 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_back5 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j_back5 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_j16 ...
Execute         set_default_model Bert_layer_Pipeline_l_j16 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_j16 
INFO-FLOW: Configuring Module : Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
Execute         apply_spec_resource_limit Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_269_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_VITIS_LOOP_273_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j10 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j10 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j10 
INFO-FLOW: Configuring Module : Layer_norm.1_Pipeline_l_j11 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j11 
Execute         apply_spec_resource_limit Layer_norm.1_Pipeline_l_j11 
INFO-FLOW: Configuring Module : Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         apply_spec_resource_limit Layer_norm.1 
INFO-FLOW: Configuring Module : Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         apply_spec_resource_limit Bert_layer 
INFO-FLOW: Model list for preprocess: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_j_init Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j Linear_layer_qkv_Pipeline_l_j_back Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Self_attention_Pipeline_l_j_init1 Self_attention_Pipeline_l_S_k_0_k1_l_j2 Self_attention_Pipeline_l_j_back1 Self_attention_Pipeline_l_j3 Self_attention_Pipeline_VITIS_LOOP_105_1 Self_attention_Pipeline_l_j4 Self_attention_Pipeline_l_update_i3_l_j5 Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 Self_attention_Pipeline_l_j_init2 Self_attention_Pipeline_l_S_k_0_k2_l_j6 Self_attention_Pipeline_l_j_back2 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 Bert_layer_Pipeline_l_j_init3 Bert_layer_Pipeline_l_S_k_0_k3_l_j7 Bert_layer_Pipeline_l_j_back3 Bert_layer_Pipeline_l_j8 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 Layer_norm_Pipeline_VITIS_LOOP_269_1 Layer_norm_Pipeline_VITIS_LOOP_273_2 Layer_norm_Pipeline_l_j10 Layer_norm_Pipeline_l_j11 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 Bert_layer_Pipeline_l_j_init4 Bert_layer_Pipeline_l_S_k_0_k4_l_j12 Bert_layer_Pipeline_l_j_back4 Bert_layer_Pipeline_l_j13 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 Bert_layer_Pipeline_l_j_init5 Bert_layer_Pipeline_l_S_k_0_k5_l_j15 Bert_layer_Pipeline_l_j_back5 Bert_layer_Pipeline_l_j16 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 Layer_norm.1_Pipeline_VITIS_LOOP_269_1 Layer_norm.1_Pipeline_VITIS_LOOP_273_2 Layer_norm.1_Pipeline_l_j10 Layer_norm.1_Pipeline_l_j11 Layer_norm.1 Bert_layer
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_j_init ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j_init 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_j_init 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j_init 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_j_back ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j_back 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_j_back 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j_back 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv_Pipeline_l_j1 ...
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j1 
Execute         cdfg_preprocess -model Linear_layer_qkv_Pipeline_l_j1 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j1 
INFO-FLOW: Preprocessing Module: Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         cdfg_preprocess -model Linear_layer_qkv 
Execute         rtl_gen_preprocess Linear_layer_qkv 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_separate_i_s_l_j_s ...
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_j_init1 ...
Execute         set_default_model Self_attention_Pipeline_l_j_init1 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_j_init1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j_init1 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_S_k_0_k1_l_j2 ...
Execute         set_default_model Self_attention_Pipeline_l_S_k_0_k1_l_j2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_S_k_0_k1_l_j2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_S_k_0_k1_l_j2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_j_back1 ...
Execute         set_default_model Self_attention_Pipeline_l_j_back1 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_j_back1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j_back1 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_j3 ...
Execute         set_default_model Self_attention_Pipeline_l_j3 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_j3 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j3 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_105_1 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_105_1 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_105_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_105_1 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_j4 ...
Execute         set_default_model Self_attention_Pipeline_l_j4 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_j4 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j4 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_update_i3_l_j5 ...
Execute         set_default_model Self_attention_Pipeline_l_update_i3_l_j5 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_update_i3_l_j5 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i3_l_j5 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 ...
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_j_init2 ...
Execute         set_default_model Self_attention_Pipeline_l_j_init2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_j_init2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j_init2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_S_k_0_k2_l_j6 ...
Execute         set_default_model Self_attention_Pipeline_l_S_k_0_k2_l_j6 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_S_k_0_k2_l_j6 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_S_k_0_k2_l_j6 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_j_back2 ...
Execute         set_default_model Self_attention_Pipeline_l_j_back2 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_j_back2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j_back2 
INFO-FLOW: Preprocessing Module: Self_attention_Pipeline_l_mh_merge_i_m_l_j_m ...
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         cdfg_preprocess -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO-FLOW: Preprocessing Module: Self_attention ...
Execute         set_default_model Self_attention 
Execute         cdfg_preprocess -model Self_attention 
Execute         rtl_gen_preprocess Self_attention 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j_init3 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_init3 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j_init3 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_init3 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_k_0_k3_l_j7 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j_back3 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_back3 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j_back3 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_back3 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j8 ...
Execute         set_default_model Bert_layer_Pipeline_l_j8 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j8 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j8 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_269_1 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_269_1 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_269_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_269_1 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_VITIS_LOOP_273_2 ...
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_273_2 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_VITIS_LOOP_273_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_273_2 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j10 ...
Execute         set_default_model Layer_norm_Pipeline_l_j10 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j10 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j10 
INFO-FLOW: Preprocessing Module: Layer_norm_Pipeline_l_j11 ...
Execute         set_default_model Layer_norm_Pipeline_l_j11 
Execute         cdfg_preprocess -model Layer_norm_Pipeline_l_j11 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j11 
INFO-FLOW: Preprocessing Module: Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         cdfg_preprocess -model Layer_norm 
Execute         rtl_gen_preprocess Layer_norm 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j_init4 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_init4 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j_init4 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_init4 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_k_0_k4_l_j12 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j_back4 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_back4 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j_back4 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_back4 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j13 ...
Execute         set_default_model Bert_layer_Pipeline_l_j13 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j13 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j13 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         cdfg_preprocess -model exp_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         cdfg_preprocess -model generic_tanh<float> 
Execute         rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 ...
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j_init5 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_init5 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j_init5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_init5 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_k_0_k5_l_j15 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j_back5 ...
Execute         set_default_model Bert_layer_Pipeline_l_j_back5 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j_back5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_back5 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_j16 ...
Execute         set_default_model Bert_layer_Pipeline_l_j16 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_j16 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j16 
INFO-FLOW: Preprocessing Module: Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 ...
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
Execute         cdfg_preprocess -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_269_1 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_VITIS_LOOP_273_2 ...
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j10 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j10 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j10 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j10 
INFO-FLOW: Preprocessing Module: Layer_norm.1_Pipeline_l_j11 ...
Execute         set_default_model Layer_norm.1_Pipeline_l_j11 
Execute         cdfg_preprocess -model Layer_norm.1_Pipeline_l_j11 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j11 
INFO-FLOW: Preprocessing Module: Layer_norm.1 ...
Execute         set_default_model Layer_norm.1 
Execute         cdfg_preprocess -model Layer_norm.1 
Execute         rtl_gen_preprocess Layer_norm.1 
INFO-FLOW: Preprocessing Module: Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         cdfg_preprocess -model Bert_layer 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for synthesis: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_j_init Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j Linear_layer_qkv_Pipeline_l_j_back Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Self_attention_Pipeline_l_j_init1 Self_attention_Pipeline_l_S_k_0_k1_l_j2 Self_attention_Pipeline_l_j_back1 Self_attention_Pipeline_l_j3 Self_attention_Pipeline_VITIS_LOOP_105_1 Self_attention_Pipeline_l_j4 Self_attention_Pipeline_l_update_i3_l_j5 Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 Self_attention_Pipeline_l_j_init2 Self_attention_Pipeline_l_S_k_0_k2_l_j6 Self_attention_Pipeline_l_j_back2 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 Bert_layer_Pipeline_l_j_init3 Bert_layer_Pipeline_l_S_k_0_k3_l_j7 Bert_layer_Pipeline_l_j_back3 Bert_layer_Pipeline_l_j8 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 Layer_norm_Pipeline_VITIS_LOOP_269_1 Layer_norm_Pipeline_VITIS_LOOP_273_2 Layer_norm_Pipeline_l_j10 Layer_norm_Pipeline_l_j11 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 Bert_layer_Pipeline_l_j_init4 Bert_layer_Pipeline_l_S_k_0_k4_l_j12 Bert_layer_Pipeline_l_j_back4 Bert_layer_Pipeline_l_j13 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 Bert_layer_Pipeline_l_j_init5 Bert_layer_Pipeline_l_S_k_0_k5_l_j15 Bert_layer_Pipeline_l_j_back5 Bert_layer_Pipeline_l_j16 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 Layer_norm.1_Pipeline_VITIS_LOOP_269_1 Layer_norm.1_Pipeline_VITIS_LOOP_273_2 Layer_norm.1_Pipeline_l_j10 Layer_norm.1_Pipeline_l_j11 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         schedule -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.
Execute         set_default_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         bind -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_j_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j_init 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_j_init 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_j_init'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_j_init.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j_init 
Execute         bind -model Linear_layer_qkv_Pipeline_l_j_init 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_j_init.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k_l_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_S_k_0_k_l_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
Execute         bind -model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_j_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j_back 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_j_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_back'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j_back'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_j_back.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j_back 
Execute         bind -model Linear_layer_qkv_Pipeline_l_j_back 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_j_back.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j1 
Execute         schedule -model Linear_layer_qkv_Pipeline_l_j1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_j1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv_Pipeline_l_j1.
Execute         set_default_model Linear_layer_qkv_Pipeline_l_j1 
Execute         bind -model Linear_layer_qkv_Pipeline_l_j1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv_Pipeline_l_j1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv 
Execute         schedule -model Linear_layer_qkv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.sched.adb -f 
INFO-FLOW: Finish scheduling Linear_layer_qkv.
Execute         set_default_model Linear_layer_qkv 
Execute         bind -model Linear_layer_qkv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.bind.adb -f 
INFO-FLOW: Finish binding Linear_layer_qkv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         schedule -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_mh_separate_i_s_l_j_s'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.
Execute         set_default_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         bind -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j_init1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_j_init1 
Execute         schedule -model Self_attention_Pipeline_l_j_init1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_j_init1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_j_init1.
Execute         set_default_model Self_attention_Pipeline_l_j_init1 
Execute         bind -model Self_attention_Pipeline_l_j_init1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_j_init1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_S_k_0_k1_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_S_k_0_k1_l_j2 
Execute         schedule -model Self_attention_Pipeline_l_S_k_0_k1_l_j2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k1_l_j2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'l_S_k_0_k1_l_j2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_S_k_0_k1_l_j2.
Execute         set_default_model Self_attention_Pipeline_l_S_k_0_k1_l_j2 
Execute         bind -model Self_attention_Pipeline_l_S_k_0_k1_l_j2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_S_k_0_k1_l_j2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j_back1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_j_back1 
Execute         schedule -model Self_attention_Pipeline_l_j_back1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_back1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j_back1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_j_back1.
Execute         set_default_model Self_attention_Pipeline_l_j_back1 
Execute         bind -model Self_attention_Pipeline_l_j_back1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_j_back1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_j3 
Execute         schedule -model Self_attention_Pipeline_l_j3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'l_j3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_j3.
Execute         set_default_model Self_attention_Pipeline_l_j3 
Execute         bind -model Self_attention_Pipeline_l_j3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_j3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_105_1 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_105_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_105_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_105_1.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_105_1 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_105_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_105_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_j4 
Execute         schedule -model Self_attention_Pipeline_l_j4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j4'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j4' (loop 'l_j4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v51_write_ln116', kernel.cpp:116) of variable 'v52', kernel.cpp:116 on local variable 'v51' and 'load' operation ('v51_load', kernel.cpp:116) on local variable 'v51'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j4' (loop 'l_j4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v51_write_ln116', kernel.cpp:116) of variable 'v52', kernel.cpp:116 on local variable 'v51' and 'load' operation ('v51_load', kernel.cpp:116) on local variable 'v51'.
WARNING: [HLS 200-880] The II Violation in module 'Self_attention_Pipeline_l_j4' (loop 'l_j4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v51_write_ln116', kernel.cpp:116) of variable 'v52', kernel.cpp:116 on local variable 'v51' and 'load' operation ('v51_load', kernel.cpp:116) on local variable 'v51'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 18, loop 'l_j4'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Self_attention_Pipeline_l_j4' consists of the following:	'fadd' operation ('v52', kernel.cpp:116) [33]  (7.26 ns)
	'store' operation ('v51_write_ln116', kernel.cpp:116) of variable 'v52', kernel.cpp:116 on local variable 'v51' [41]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_j4.
Execute         set_default_model Self_attention_Pipeline_l_j4 
Execute         bind -model Self_attention_Pipeline_l_j4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_j4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_update_i3_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_update_i3_l_j5 
Execute         schedule -model Self_attention_Pipeline_l_update_i3_l_j5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_update_i3_l_j5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_update_i3_l_j5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_update_i3_l_j5.
Execute         set_default_model Self_attention_Pipeline_l_update_i3_l_j5 
Execute         bind -model Self_attention_Pipeline_l_update_i3_l_j5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_update_i3_l_j5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
Execute         schedule -model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1_VITIS_LOOP_137_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_136_1_VITIS_LOOP_137_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.
Execute         set_default_model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
Execute         bind -model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j_init2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_j_init2 
Execute         schedule -model Self_attention_Pipeline_l_j_init2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_j_init2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_j_init2.
Execute         set_default_model Self_attention_Pipeline_l_j_init2 
Execute         bind -model Self_attention_Pipeline_l_j_init2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_j_init2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_S_k_0_k2_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_S_k_0_k2_l_j6 
Execute         schedule -model Self_attention_Pipeline_l_S_k_0_k2_l_j6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k2_l_j6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'l_S_k_0_k2_l_j6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_S_k_0_k2_l_j6.
Execute         set_default_model Self_attention_Pipeline_l_S_k_0_k2_l_j6 
Execute         bind -model Self_attention_Pipeline_l_S_k_0_k2_l_j6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_S_k_0_k2_l_j6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_j_back2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_j_back2 
Execute         schedule -model Self_attention_Pipeline_l_j_back2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_back2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j_back2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_j_back2.
Execute         set_default_model Self_attention_Pipeline_l_j_back2 
Execute         bind -model Self_attention_Pipeline_l_j_back2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_j_back2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         schedule -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'l_mh_merge_i_m_l_j_m'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.
Execute         set_default_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         bind -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.bind.adb -f 
INFO-FLOW: Finish binding Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention 
Execute         schedule -model Self_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.sched.adb -f 
INFO-FLOW: Finish scheduling Self_attention.
Execute         set_default_model Self_attention 
Execute         bind -model Self_attention 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.bind.adb -f 
INFO-FLOW: Finish binding Self_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_209_1_VITIS_LOOP_210_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_209_1_VITIS_LOOP_210_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j_init3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j_init3 
Execute         schedule -model Bert_layer_Pipeline_l_j_init3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_j_init3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j_init3.
Execute         set_default_model Bert_layer_Pipeline_l_j_init3 
Execute         bind -model Bert_layer_Pipeline_l_j_init3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j_init3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_k_0_k3_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
Execute         schedule -model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k3_l_j7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_S_k_0_k3_l_j7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_k_0_k3_l_j7.
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
Execute         bind -model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_k_0_k3_l_j7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j_back3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j_back3 
Execute         schedule -model Bert_layer_Pipeline_l_j_back3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_back3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j_back3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j_back3.
Execute         set_default_model Bert_layer_Pipeline_l_j_back3 
Execute         bind -model Bert_layer_Pipeline_l_j_back3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j_back3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j8 
Execute         schedule -model Bert_layer_Pipeline_l_j8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_j8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j8.
Execute         set_default_model Bert_layer_Pipeline_l_j8 
Execute         bind -model Bert_layer_Pipeline_l_j8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i6_l_j9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'l_S_i_j_0_i6_l_j9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_269_1 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_269_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_269_1.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_269_1 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_269_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_269_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_VITIS_LOOP_273_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_273_2 
Execute         schedule -model Layer_norm_Pipeline_VITIS_LOOP_273_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_273_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_VITIS_LOOP_273_2.
Execute         set_default_model Layer_norm_Pipeline_VITIS_LOOP_273_2 
Execute         bind -model Layer_norm_Pipeline_VITIS_LOOP_273_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_VITIS_LOOP_273_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j10 
Execute         schedule -model Layer_norm_Pipeline_l_j10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j10'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j10' (loop 'l_j10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v136_write_ln282', kernel.cpp:282) of variable 'v137', kernel.cpp:282 on local variable 'v136' and 'load' operation ('v136_load', kernel.cpp:282) on local variable 'v136'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j10' (loop 'l_j10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v136_write_ln282', kernel.cpp:282) of variable 'v137', kernel.cpp:282 on local variable 'v136' and 'load' operation ('v136_load', kernel.cpp:282) on local variable 'v136'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_Pipeline_l_j10' (loop 'l_j10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v136_write_ln282', kernel.cpp:282) of variable 'v137', kernel.cpp:282 on local variable 'v136' and 'load' operation ('v136_load', kernel.cpp:282) on local variable 'v136'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 34, loop 'l_j10'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm_Pipeline_l_j10' consists of the following:	'fadd' operation ('v137', kernel.cpp:282) [40]  (7.26 ns)
	'store' operation ('v136_write_ln282', kernel.cpp:282) of variable 'v137', kernel.cpp:282 on local variable 'v136' [57]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j10.
Execute         set_default_model Layer_norm_Pipeline_l_j10 
Execute         bind -model Layer_norm_Pipeline_l_j10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_Pipeline_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm_Pipeline_l_j11 
Execute         schedule -model Layer_norm_Pipeline_l_j11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm_Pipeline_l_j11.
Execute         set_default_model Layer_norm_Pipeline_l_j11 
Execute         bind -model Layer_norm_Pipeline_l_j11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm_Pipeline_l_j11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm 
Execute         schedule -model Layer_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.
Execute         set_default_model Layer_norm 
Execute         bind -model Layer_norm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_327_1_VITIS_LOOP_328_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_327_1_VITIS_LOOP_328_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j_init4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j_init4 
Execute         schedule -model Bert_layer_Pipeline_l_j_init4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_j_init4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j_init4.
Execute         set_default_model Bert_layer_Pipeline_l_j_init4 
Execute         bind -model Bert_layer_Pipeline_l_j_init4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j_init4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_k_0_k4_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
Execute         schedule -model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k4_l_j12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_S_k_0_k4_l_j12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_k_0_k4_l_j12.
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
Execute         bind -model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_k_0_k4_l_j12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j_back4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j_back4 
Execute         schedule -model Bert_layer_Pipeline_l_j_back4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_back4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j_back4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j_back4.
Execute         set_default_model Bert_layer_Pipeline_l_j_back4 
Execute         bind -model Bert_layer_Pipeline_l_j_back4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j_back4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j13 
Execute         schedule -model Bert_layer_Pipeline_l_j13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j13'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_j13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j13.
Execute         set_default_model Bert_layer_Pipeline_l_j13 
Execute         bind -model Bert_layer_Pipeline_l_j13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 86, function 'pow_generic<double>'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'pow_generic_double_s' consists of the following:	'add' operation ('ret.V') [176]  (0 ns)
	'sub' operation ('ret.V') [183]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp_generic<double> 
Execute         schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 29, function 'exp_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute         set_default_model exp_generic<double> 
Execute         bind -model exp_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_tanh<float> 
Execute         schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 73, function 'generic_tanh<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute         set_default_model generic_tanh<float> 
Execute         bind -model generic_tanh<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i10_l_j14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 203, loop 'l_S_i_j_0_i10_l_j14'
WARNING: [HLS 200-871] Estimated clock period (7.42055ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14' consists of the following:	'call' operation ('tmp', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/c/powdouble.cpp:7) to 'pow_generic<double>' [53]  (7.42 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.54 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.62 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
Execute         schedule -model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_391_1_VITIS_LOOP_392_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_391_1_VITIS_LOOP_392_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.
Execute         set_default_model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
Execute         bind -model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j_init5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j_init5 
Execute         schedule -model Bert_layer_Pipeline_l_j_init5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_init5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'l_j_init5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j_init5.
Execute         set_default_model Bert_layer_Pipeline_l_j_init5 
Execute         bind -model Bert_layer_Pipeline_l_j_init5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j_init5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_k_0_k5_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
Execute         schedule -model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_k_0_k5_l_j15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'l_S_k_0_k5_l_j15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_k_0_k5_l_j15.
Execute         set_default_model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
Execute         bind -model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_k_0_k5_l_j15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j_back5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j_back5 
Execute         schedule -model Bert_layer_Pipeline_l_j_back5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j_back5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'l_j_back5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j_back5.
Execute         set_default_model Bert_layer_Pipeline_l_j_back5 
Execute         bind -model Bert_layer_Pipeline_l_j_back5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j_back5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_j16 
Execute         schedule -model Bert_layer_Pipeline_l_j16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'l_j16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_j16.
Execute         set_default_model Bert_layer_Pipeline_l_j16 
Execute         bind -model Bert_layer_Pipeline_l_j16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_j16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
Execute         schedule -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i6_l_j9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'l_S_i_j_0_i6_l_j9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.
Execute         set_default_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
Execute         bind -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_269_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_269_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_269_1.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_269_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_VITIS_LOOP_273_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
Execute         schedule -model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_273_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_273_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_VITIS_LOOP_273_2.
Execute         set_default_model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
Execute         bind -model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_VITIS_LOOP_273_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j10 
Execute         schedule -model Layer_norm.1_Pipeline_l_j10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j10'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j10' (loop 'l_j10'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('v136_write_ln282', kernel.cpp:282) of variable 'v137', kernel.cpp:282 on local variable 'v136' and 'load' operation ('v136_load', kernel.cpp:282) on local variable 'v136'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j10' (loop 'l_j10'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v136_write_ln282', kernel.cpp:282) of variable 'v137', kernel.cpp:282 on local variable 'v136' and 'load' operation ('v136_load', kernel.cpp:282) on local variable 'v136'.
WARNING: [HLS 200-880] The II Violation in module 'Layer_norm_1_Pipeline_l_j10' (loop 'l_j10'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v136_write_ln282', kernel.cpp:282) of variable 'v137', kernel.cpp:282 on local variable 'v136' and 'load' operation ('v136_load', kernel.cpp:282) on local variable 'v136'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 34, loop 'l_j10'
WARNING: [HLS 200-871] Estimated clock period (8.844ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'Layer_norm_1_Pipeline_l_j10' consists of the following:	'fadd' operation ('v137', kernel.cpp:282) [40]  (7.26 ns)
	'store' operation ('v136_write_ln282', kernel.cpp:282) of variable 'v137', kernel.cpp:282 on local variable 'v136' [57]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j10.
Execute         set_default_model Layer_norm.1_Pipeline_l_j10 
Execute         bind -model Layer_norm.1_Pipeline_l_j10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1_Pipeline_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1_Pipeline_l_j11 
Execute         schedule -model Layer_norm.1_Pipeline_l_j11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_j11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 33, loop 'l_j11'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1_Pipeline_l_j11.
Execute         set_default_model Layer_norm.1_Pipeline_l_j11 
Execute         bind -model Layer_norm.1_Pipeline_l_j11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1_Pipeline_l_j11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm.1 
Execute         schedule -model Layer_norm.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.sched.adb -f 
INFO-FLOW: Finish scheduling Layer_norm.1.
Execute         set_default_model Layer_norm.1 
Execute         bind -model Layer_norm.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.bind.adb -f 
INFO-FLOW: Finish binding Layer_norm.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer 
Execute         schedule -model Bert_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.sched.adb -f 
INFO-FLOW: Finish scheduling Bert_layer.
Execute         set_default_model Bert_layer 
Execute         bind -model Bert_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.899 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.32 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.bind.adb -f 
INFO-FLOW: Finish binding Bert_layer.
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j_init 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j_back 
Execute         rtl_gen_preprocess Linear_layer_qkv_Pipeline_l_j1 
Execute         rtl_gen_preprocess Linear_layer_qkv 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j_init1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_S_k_0_k1_l_j2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j_back1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j3 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_105_1 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j4 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_update_i3_l_j5 
Execute         rtl_gen_preprocess Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j_init2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_S_k_0_k2_l_j6 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_j_back2 
Execute         rtl_gen_preprocess Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         rtl_gen_preprocess Self_attention 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_init3 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_back3 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j8 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_269_1 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_VITIS_LOOP_273_2 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j10 
Execute         rtl_gen_preprocess Layer_norm_Pipeline_l_j11 
Execute         rtl_gen_preprocess Layer_norm 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_init4 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_back4 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j13 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
Execute         rtl_gen_preprocess generic_tanh<float> 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_init5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j_back5 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_j16 
Execute         rtl_gen_preprocess Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_269_1 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_VITIS_LOOP_273_2 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j10 
Execute         rtl_gen_preprocess Layer_norm.1_Pipeline_l_j11 
Execute         rtl_gen_preprocess Layer_norm.1 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for RTL generation: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_j_init Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j Linear_layer_qkv_Pipeline_l_j_back Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Self_attention_Pipeline_l_j_init1 Self_attention_Pipeline_l_S_k_0_k1_l_j2 Self_attention_Pipeline_l_j_back1 Self_attention_Pipeline_l_j3 Self_attention_Pipeline_VITIS_LOOP_105_1 Self_attention_Pipeline_l_j4 Self_attention_Pipeline_l_update_i3_l_j5 Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 Self_attention_Pipeline_l_j_init2 Self_attention_Pipeline_l_S_k_0_k2_l_j6 Self_attention_Pipeline_l_j_back2 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 Bert_layer_Pipeline_l_j_init3 Bert_layer_Pipeline_l_S_k_0_k3_l_j7 Bert_layer_Pipeline_l_j_back3 Bert_layer_Pipeline_l_j8 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 Layer_norm_Pipeline_VITIS_LOOP_269_1 Layer_norm_Pipeline_VITIS_LOOP_273_2 Layer_norm_Pipeline_l_j10 Layer_norm_Pipeline_l_j11 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 Bert_layer_Pipeline_l_j_init4 Bert_layer_Pipeline_l_S_k_0_k4_l_j12 Bert_layer_Pipeline_l_j_back4 Bert_layer_Pipeline_l_j13 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 Bert_layer_Pipeline_l_j_init5 Bert_layer_Pipeline_l_S_k_0_k5_l_j15 Bert_layer_Pipeline_l_j_back5 Bert_layer_Pipeline_l_j16 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 Layer_norm.1_Pipeline_VITIS_LOOP_269_1 Layer_norm.1_Pipeline_VITIS_LOOP_273_2 Layer_norm.1_Pipeline_l_j10 Layer_norm.1_Pipeline_l_j11 Layer_norm.1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         gen_rtl Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_j_init' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_j_init -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_j_init'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j_init -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_j_init 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j_init -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_j_init 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_j_init -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j_init_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_j_init -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j_init_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_j_init -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j_init -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j_init -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_j_init -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j' pipeline 'l_S_k_0_k_l_j' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_j_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_j_back -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_j_back' pipeline 'l_j_back' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_j_back'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j_back -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_j_back 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j_back -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_j_back 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_j_back -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j_back_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_j_back -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j_back_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_j_back -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j_back -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j_back -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_j_back -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv_Pipeline_l_j1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv_Pipeline_l_j1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Linear_layer_qkv_Pipeline_l_j1' pipeline 'l_j1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv_Pipeline_l_j1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv_Pipeline_l_j1 
Execute         gen_rtl Linear_layer_qkv_Pipeline_l_j1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv_Pipeline_l_j1 
Execute         syn_report -csynth -model Linear_layer_qkv_Pipeline_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv_Pipeline_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_Pipeline_l_j1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv_Pipeline_l_j1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.adb 
Execute         db_write -model Linear_layer_qkv_Pipeline_l_j1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv_Pipeline_l_j1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Linear_layer_qkv 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Linear_layer_qkv 
Execute         syn_report -csynth -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model Linear_layer_qkv -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.adb 
Execute         db_write -model Linear_layer_qkv -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Linear_layer_qkv -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s' pipeline 'l_mh_separate_i_s_l_j_s' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_separate_i_s_l_j_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         gen_rtl Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_separate_i_s_l_j_s -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_64_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j_init1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_j_init1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j_init1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_j_init1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_j_init1 
Execute         gen_rtl Self_attention_Pipeline_l_j_init1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_j_init1 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_j_init1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j_init1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_j_init1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j_init1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_j_init1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_j_init1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.adb 
Execute         db_write -model Self_attention_Pipeline_l_j_init1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_j_init1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_S_k_0_k1_l_j2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_S_k_0_k1_l_j2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_S_k_0_k1_l_j2' pipeline 'l_S_k_0_k1_l_j2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_S_k_0_k1_l_j2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_S_k_0_k1_l_j2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_S_k_0_k1_l_j2 
Execute         gen_rtl Self_attention_Pipeline_l_S_k_0_k1_l_j2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_S_k_0_k1_l_j2 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_S_k_0_k1_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_S_k_0_k1_l_j2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_S_k_0_k1_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_S_k_0_k1_l_j2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_S_k_0_k1_l_j2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_S_k_0_k1_l_j2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.adb 
Execute         db_write -model Self_attention_Pipeline_l_S_k_0_k1_l_j2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_S_k_0_k1_l_j2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j_back1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_j_back1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j_back1' pipeline 'l_j_back1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j_back1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_j_back1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_j_back1 
Execute         gen_rtl Self_attention_Pipeline_l_j_back1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_j_back1 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_j_back1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j_back1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_j_back1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j_back1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_j_back1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_j_back1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.adb 
Execute         db_write -model Self_attention_Pipeline_l_j_back1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_j_back1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_j3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j3' pipeline 'l_j3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_j3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_j3 
Execute         gen_rtl Self_attention_Pipeline_l_j3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_j3 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_j3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_j3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.adb 
Execute         db_write -model Self_attention_Pipeline_l_j3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_j3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_105_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_105_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_105_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_105_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_105_1 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_105_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_105_1 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_105_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_105_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_105_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_105_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_105_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_105_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_105_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_105_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_j4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j4' pipeline 'l_j4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_j4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_j4 
Execute         gen_rtl Self_attention_Pipeline_l_j4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_j4 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_j4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_j4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.adb 
Execute         db_write -model Self_attention_Pipeline_l_j4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_j4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_update_i3_l_j5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_update_i3_l_j5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_update_i3_l_j5' pipeline 'l_update_i3_l_j5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_update_i3_l_j5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_update_i3_l_j5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_update_i3_l_j5 
Execute         gen_rtl Self_attention_Pipeline_l_update_i3_l_j5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_update_i3_l_j5 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_update_i3_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i3_l_j5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_update_i3_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_update_i3_l_j5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_update_i3_l_j5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_update_i3_l_j5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.adb 
Execute         db_write -model Self_attention_Pipeline_l_update_i3_l_j5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_update_i3_l_j5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2' pipeline 'VITIS_LOOP_136_1_VITIS_LOOP_137_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
Execute         gen_rtl Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
Execute         syn_report -csynth -model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.adb 
Execute         db_write -model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j_init2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_j_init2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j_init2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_j_init2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_j_init2 
Execute         gen_rtl Self_attention_Pipeline_l_j_init2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_j_init2 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_j_init2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j_init2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_j_init2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j_init2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_j_init2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_j_init2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.adb 
Execute         db_write -model Self_attention_Pipeline_l_j_init2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_j_init2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_S_k_0_k2_l_j6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_S_k_0_k2_l_j6 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_S_k_0_k2_l_j6' pipeline 'l_S_k_0_k2_l_j6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_S_k_0_k2_l_j6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_S_k_0_k2_l_j6 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_S_k_0_k2_l_j6 
Execute         gen_rtl Self_attention_Pipeline_l_S_k_0_k2_l_j6 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_S_k_0_k2_l_j6 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_S_k_0_k2_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_S_k_0_k2_l_j6_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_S_k_0_k2_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_S_k_0_k2_l_j6_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_S_k_0_k2_l_j6 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_S_k_0_k2_l_j6 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.adb 
Execute         db_write -model Self_attention_Pipeline_l_S_k_0_k2_l_j6 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_S_k_0_k2_l_j6 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_j_back2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_j_back2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_j_back2' pipeline 'l_j_back2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_j_back2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_j_back2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_j_back2 
Execute         gen_rtl Self_attention_Pipeline_l_j_back2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_j_back2 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_j_back2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j_back2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_j_back2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_j_back2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_j_back2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_j_back2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.adb 
Execute         db_write -model Self_attention_Pipeline_l_j_back2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_j_back2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m' pipeline 'l_mh_merge_i_m_l_j_m' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         gen_rtl Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
Execute         syn_report -csynth -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.adb 
Execute         db_write -model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention_Pipeline_l_mh_merge_i_m_l_j_m -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Self_attention 
Execute         gen_rtl Self_attention -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Self_attention 
Execute         syn_report -csynth -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Self_attention_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.27 sec.
Execute         db_write -model Self_attention -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.adb 
Execute         db_write -model Self_attention -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Self_attention -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2' pipeline 'VITIS_LOOP_209_1_VITIS_LOOP_210_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j_init3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j_init3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j_init3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j_init3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j_init3 
Execute         gen_rtl Bert_layer_Pipeline_l_j_init3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j_init3 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j_init3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_init3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j_init3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_init3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j_init3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j_init3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j_init3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j_init3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_k_0_k3_l_j7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_k_0_k3_l_j7' pipeline 'l_S_k_0_k3_l_j7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_k_0_k3_l_j7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k3_l_j7 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k3_l_j7 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k3_l_j7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k3_l_j7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k3_l_j7 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_k_0_k3_l_j7 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j_back3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j_back3 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j_back3' pipeline 'l_j_back3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j_back3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j_back3 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j_back3 
Execute         gen_rtl Bert_layer_Pipeline_l_j_back3 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j_back3 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j_back3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_back3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j_back3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_back3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j_back3 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j_back3 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j_back3 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j_back3 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j8 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j8' pipeline 'l_j8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j8 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j8 
Execute         gen_rtl Bert_layer_Pipeline_l_j8 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j8 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j8_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j8_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j8 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j8 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j8 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j8 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9' pipeline 'l_S_i_j_0_i6_l_j9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_269_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_269_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_269_1 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_269_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_269_1 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_269_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_269_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_269_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_269_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_269_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_269_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_269_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_269_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_VITIS_LOOP_273_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_VITIS_LOOP_273_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_VITIS_LOOP_273_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_273_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_273_2 
Execute         gen_rtl Layer_norm_Pipeline_VITIS_LOOP_273_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_VITIS_LOOP_273_2 
Execute         syn_report -csynth -model Layer_norm_Pipeline_VITIS_LOOP_273_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_273_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_VITIS_LOOP_273_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_VITIS_LOOP_273_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_VITIS_LOOP_273_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_273_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.adb 
Execute         db_write -model Layer_norm_Pipeline_VITIS_LOOP_273_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_VITIS_LOOP_273_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j10 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j10' pipeline 'l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j10 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j10 
Execute         gen_rtl Layer_norm_Pipeline_l_j10 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j10 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_j10 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j10 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_l_j10 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_Pipeline_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm_Pipeline_l_j11 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_Pipeline_l_j11' pipeline 'l_j11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_Pipeline_l_j11'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm_Pipeline_l_j11 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_Pipeline_l_j11 
Execute         gen_rtl Layer_norm_Pipeline_l_j11 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_Pipeline_l_j11 
Execute         syn_report -csynth -model Layer_norm_Pipeline_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm_Pipeline_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_Pipeline_l_j11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm_Pipeline_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm_Pipeline_l_j11 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.adb 
Execute         db_write -model Layer_norm_Pipeline_l_j11 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm_Pipeline_l_j11 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm/grp_fu_716_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm 
Execute         syn_report -csynth -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model Layer_norm -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.adb 
Execute         db_write -model Layer_norm -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2' pipeline 'VITIS_LOOP_327_1_VITIS_LOOP_328_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j_init4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j_init4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j_init4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j_init4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j_init4 
Execute         gen_rtl Bert_layer_Pipeline_l_j_init4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j_init4 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j_init4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_init4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j_init4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_init4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j_init4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j_init4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j_init4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j_init4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_k_0_k4_l_j12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_k_0_k4_l_j12' pipeline 'l_S_k_0_k4_l_j12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_k_0_k4_l_j12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k4_l_j12 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k4_l_j12 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k4_l_j12_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k4_l_j12_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k4_l_j12 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_k_0_k4_l_j12 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j_back4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j_back4 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j_back4' pipeline 'l_j_back4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j_back4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j_back4 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j_back4 
Execute         gen_rtl Bert_layer_Pipeline_l_j_back4 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j_back4 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j_back4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_back4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j_back4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_back4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j_back4 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j_back4 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j_back4 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j_back4 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j13 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j13' pipeline 'l_j13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j13 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j13 
Execute         gen_rtl Bert_layer_Pipeline_l_j13 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j13 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j13_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j13_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j13 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j13 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j13 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j13 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pow_generic_double_s' pipeline 'pow_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 12308 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_80ns_90_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_40ns_40ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_71ns_4ns_75_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_79_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77ns_6ns_83_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_54ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_77s_55ns_130_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_82ns_6ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_83ns_6ns_89_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_87ns_6ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_92ns_6ns_98_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 0.73 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.55 sec.
Execute         db_write -model pow_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.adb 
Command         db_write done; 0.17 sec.
Execute         db_write -model pow_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp_generic<double> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_arncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arraocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ROM_AUTO_1R' to 'exp_generic_double_s_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arrapcA' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_generic_double_s' pipeline 'exp_generic<double>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_100_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_exp_generic_double_s 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_exp_generic_double_s 
Execute         syn_report -csynth -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.28 sec.
Execute         db_write -model exp_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.adb 
Execute         db_write -model exp_generic<double> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info exp_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generic_tanh<float> -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generic_tanh_float_s' pipeline 'generic_tanh<float>' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_5_full_dsp_1' is changed to 'fadd_32ns_32ns_32_5_full_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_4_max_dsp_1' is changed to 'fmul_32ns_32ns_32_4_max_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fdiv_32ns_32ns_32_16_no_dsp_1' is changed to 'fdiv_32ns_32ns_32_16_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fptrunc_64ns_32_2_no_dsp_1' is changed to 'fptrunc_64ns_32_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fpext_32ns_64_2_no_dsp_1' is changed to 'fpext_32ns_64_2_no_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'dadd_64ns_64ns_64_7_full_dsp_1' is changed to 'dadd_64ns_64ns_64_7_full_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1_x': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
Command         create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.961 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_generic_tanh_float_s 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_generic_tanh_float_s 
Execute         syn_report -csynth -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.36 sec.
Execute         db_write -model generic_tanh<float> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.adb 
Execute         db_write -model generic_tanh<float> -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info generic_tanh<float> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14' pipeline 'l_S_i_j_0_i10_l_j14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14' is 19783 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.65 sec.
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2' pipeline 'VITIS_LOOP_391_1_VITIS_LOOP_392_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
Execute         gen_rtl Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
Execute         syn_report -csynth -model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.adb 
Execute         db_write -model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j_init5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j_init5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j_init5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j_init5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j_init5 
Execute         gen_rtl Bert_layer_Pipeline_l_j_init5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j_init5 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j_init5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_init5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j_init5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_init5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j_init5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j_init5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j_init5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j_init5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_k_0_k5_l_j15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_k_0_k5_l_j15' pipeline 'l_S_k_0_k5_l_j15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_k_0_k5_l_j15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k5_l_j15 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
Execute         gen_rtl Bert_layer_Pipeline_l_S_k_0_k5_l_j15 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k5_l_j15_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_k_0_k5_l_j15_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_k_0_k5_l_j15 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_k_0_k5_l_j15 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j_back5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j_back5 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j_back5' pipeline 'l_j_back5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j_back5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j_back5 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j_back5 
Execute         gen_rtl Bert_layer_Pipeline_l_j_back5 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j_back5 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j_back5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_back5_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j_back5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j_back5_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j_back5 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j_back5 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j_back5 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j_back5 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_j16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_j16 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_j16' pipeline 'l_j16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_j16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_j16 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_j16 
Execute         gen_rtl Bert_layer_Pipeline_l_j16 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_j16 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_j16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j16_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_j16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_j16_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_j16 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_j16 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.adb 
Execute         db_write -model Bert_layer_Pipeline_l_j16 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_j16 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97' pipeline 'l_S_i_j_0_i6_l_j9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
Execute         gen_rtl Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
Execute         syn_report -csynth -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.adb 
Execute         db_write -model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_269_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_269_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_269_1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_269_1 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_269_1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_269_1 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_269_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_269_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_269_1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_269_1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_VITIS_LOOP_273_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_VITIS_LOOP_273_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_273_2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_273_2 
Execute         gen_rtl Layer_norm.1_Pipeline_VITIS_LOOP_273_2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_VITIS_LOOP_273_2 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_273_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_VITIS_LOOP_273_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.adb 
Execute         db_write -model Layer_norm.1_Pipeline_VITIS_LOOP_273_2 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_VITIS_LOOP_273_2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j10 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j10' pipeline 'l_j10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j10 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j10 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j10 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j10 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j10_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j10 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_j10 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j10 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j10 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1_Pipeline_l_j11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1_Pipeline_l_j11 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Layer_norm_1_Pipeline_l_j11' pipeline 'l_j11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1_Pipeline_l_j11'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j11 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1_Pipeline_l_j11 
Execute         gen_rtl Layer_norm.1_Pipeline_l_j11 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1_Pipeline_l_j11 
Execute         syn_report -csynth -model Layer_norm.1_Pipeline_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1_Pipeline_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_Pipeline_l_j11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1_Pipeline_l_j11 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Layer_norm.1_Pipeline_l_j11 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.adb 
Execute         db_write -model Layer_norm.1_Pipeline_l_j11 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1_Pipeline_l_j11 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm.1 -top_prefix Bert_layer_ -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Layer_norm_1/grp_fu_716_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm_1'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer_Layer_norm_1 
Execute         gen_rtl Layer_norm.1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer_Layer_norm_1 
Execute         syn_report -csynth -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Layer_norm_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Layer_norm.1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Layer_norm.1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.adb 
Execute         db_write -model Layer_norm.1 -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Layer_norm.1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer -top_prefix  -sub_prefix Bert_layer_ -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v220' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v221' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v222' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v223' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v224' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v225' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v226' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v227' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v228' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v229' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v230' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v231' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v232' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v233' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v234' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v235' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v236' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v237' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
Command         create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.024 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/vhdl/Bert_layer 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/verilog/Bert_layer 
Execute         syn_report -csynth -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/Bert_layer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.31 sec.
Execute         db_write -model Bert_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.adb 
Execute         db_write -model Bert_layer -bindview -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Bert_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer 
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         syn_report -designview -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.design.xml 
Command         syn_report done; 1.12 sec.
Execute         syn_report -csynthDesign -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Bert_layer 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain Bert_layer 
INFO-FLOW: Model list for RTL component generation: Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_j_init Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j Linear_layer_qkv_Pipeline_l_j_back Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Self_attention_Pipeline_l_j_init1 Self_attention_Pipeline_l_S_k_0_k1_l_j2 Self_attention_Pipeline_l_j_back1 Self_attention_Pipeline_l_j3 Self_attention_Pipeline_VITIS_LOOP_105_1 Self_attention_Pipeline_l_j4 Self_attention_Pipeline_l_update_i3_l_j5 Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 Self_attention_Pipeline_l_j_init2 Self_attention_Pipeline_l_S_k_0_k2_l_j6 Self_attention_Pipeline_l_j_back2 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 Bert_layer_Pipeline_l_j_init3 Bert_layer_Pipeline_l_S_k_0_k3_l_j7 Bert_layer_Pipeline_l_j_back3 Bert_layer_Pipeline_l_j8 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 Layer_norm_Pipeline_VITIS_LOOP_269_1 Layer_norm_Pipeline_VITIS_LOOP_273_2 Layer_norm_Pipeline_l_j10 Layer_norm_Pipeline_l_j11 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 Bert_layer_Pipeline_l_j_init4 Bert_layer_Pipeline_l_S_k_0_k4_l_j12 Bert_layer_Pipeline_l_j_back4 Bert_layer_Pipeline_l_j13 pow_generic<double> exp_generic<double> generic_tanh<float> Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 Bert_layer_Pipeline_l_j_init5 Bert_layer_Pipeline_l_S_k_0_k5_l_j15 Bert_layer_Pipeline_l_j_back5 Bert_layer_Pipeline_l_j16 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 Layer_norm.1_Pipeline_VITIS_LOOP_269_1 Layer_norm.1_Pipeline_VITIS_LOOP_273_2 Layer_norm.1_Pipeline_l_j10 Layer_norm.1_Pipeline_l_j11 Layer_norm.1 Bert_layer
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_j_init] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_j_back] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv_Pipeline_l_j1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Linear_layer_qkv] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_separate_i_s_l_j_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_j_init1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_S_k_0_k1_l_j2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_j_back1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_j3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_105_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_j4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_update_i3_l_j5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_j_init2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_S_k_0_k2_l_j6] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_j_back2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention_Pipeline_l_mh_merge_i_m_l_j_m] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Self_attention] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO-FLOW: Found component Bert_layer_Self_attention_v64_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v64_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v28_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v28_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v88_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v88_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_Self_attention_v89_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_Self_attention_v89_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j_init3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_k_0_k3_l_j7] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j_back3] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j8] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_269_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_VITIS_LOOP_273_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j10] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_Pipeline_l_j11] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j_init4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_k_0_k4_l_j12] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j_back4] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j13] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_54s_6ns_54_5_1.
INFO-FLOW: Append model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: Found component Bert_layer_mul_71ns_4ns_75_5_1.
INFO-FLOW: Append model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: Found component Bert_layer_mul_73ns_6ns_79_5_1.
INFO-FLOW: Append model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: Found component Bert_layer_mul_83ns_6ns_89_5_1.
INFO-FLOW: Append model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: Found component Bert_layer_mul_92ns_6ns_98_5_1.
INFO-FLOW: Append model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: Found component Bert_layer_mul_87ns_6ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_82ns_6ns_88_5_1.
INFO-FLOW: Append model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: Found component Bert_layer_mul_77ns_6ns_83_5_1.
INFO-FLOW: Append model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: Found component Bert_layer_mul_12s_80ns_90_5_1.
INFO-FLOW: Append model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: Found component Bert_layer_mul_40ns_40ns_80_2_1.
INFO-FLOW: Append model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: Found component Bert_layer_mul_77s_54ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_77s_55ns_130_5_1.
INFO-FLOW: Append model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: Found component Bert_layer_mul_13s_71s_71_5_1.
INFO-FLOW: Append model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: Found component Bert_layer_mul_43ns_36ns_79_3_1.
INFO-FLOW: Append model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: Found component Bert_layer_mul_49ns_44ns_93_5_1.
INFO-FLOW: Append model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: Found component Bert_layer_mul_50ns_50ns_100_5_1.
INFO-FLOW: Append model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: Found component Bert_layer_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: Found component Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.
INFO-FLOW: Append model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: Found component Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1_x.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: Found component Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.compgen.tcl 
INFO-FLOW: Found component Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1.
INFO-FLOW: Append model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j_init5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_k_0_k5_l_j15] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j_back5] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_j16] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_269_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_VITIS_LOOP_273_2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j10] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1_Pipeline_l_j11] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.compgen.tcl 
INFO-FLOW: Found component Bert_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Layer_norm_1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1.
INFO-FLOW: Append model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: Found component Bert_layer_v205_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v205_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v170_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v170_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v238_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v238_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v241_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v241_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v245_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v245_RAM_AUTO_1R1W
INFO-FLOW: Found component Bert_layer_v246_RAM_AUTO_1R1W.
INFO-FLOW: Append model Bert_layer_v246_RAM_AUTO_1R1W
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_j_init
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_j_back
INFO-FLOW: Append model Linear_layer_qkv_Pipeline_l_j1
INFO-FLOW: Append model Linear_layer_qkv
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2
INFO-FLOW: Append model Self_attention_Pipeline_l_j_init1
INFO-FLOW: Append model Self_attention_Pipeline_l_S_k_0_k1_l_j2
INFO-FLOW: Append model Self_attention_Pipeline_l_j_back1
INFO-FLOW: Append model Self_attention_Pipeline_l_j3
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_105_1
INFO-FLOW: Append model Self_attention_Pipeline_l_j4
INFO-FLOW: Append model Self_attention_Pipeline_l_update_i3_l_j5
INFO-FLOW: Append model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2
INFO-FLOW: Append model Self_attention_Pipeline_l_j_init2
INFO-FLOW: Append model Self_attention_Pipeline_l_S_k_0_k2_l_j6
INFO-FLOW: Append model Self_attention_Pipeline_l_j_back2
INFO-FLOW: Append model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
INFO-FLOW: Append model Self_attention
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2
INFO-FLOW: Append model Bert_layer_Pipeline_l_j_init3
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_k_0_k3_l_j7
INFO-FLOW: Append model Bert_layer_Pipeline_l_j_back3
INFO-FLOW: Append model Bert_layer_Pipeline_l_j8
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_269_1
INFO-FLOW: Append model Layer_norm_Pipeline_VITIS_LOOP_273_2
INFO-FLOW: Append model Layer_norm_Pipeline_l_j10
INFO-FLOW: Append model Layer_norm_Pipeline_l_j11
INFO-FLOW: Append model Layer_norm
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2
INFO-FLOW: Append model Bert_layer_Pipeline_l_j_init4
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_k_0_k4_l_j12
INFO-FLOW: Append model Bert_layer_Pipeline_l_j_back4
INFO-FLOW: Append model Bert_layer_Pipeline_l_j13
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14
INFO-FLOW: Append model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2
INFO-FLOW: Append model Bert_layer_Pipeline_l_j_init5
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_k_0_k5_l_j15
INFO-FLOW: Append model Bert_layer_Pipeline_l_j_back5
INFO-FLOW: Append model Bert_layer_Pipeline_l_j16
INFO-FLOW: Append model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_269_1
INFO-FLOW: Append model Layer_norm_1_Pipeline_VITIS_LOOP_273_2
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j10
INFO-FLOW: Append model Layer_norm_1_Pipeline_l_j11
INFO-FLOW: Append model Layer_norm_1
INFO-FLOW: Append model Bert_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_Self_attention_v64_RAM_AUTO_1R1W Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W Bert_layer_Self_attention_v28_RAM_AUTO_1R1W Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W Bert_layer_Self_attention_v88_RAM_AUTO_1R1W Bert_layer_Self_attention_v89_RAM_AUTO_1R1W Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_mul_54s_6ns_54_5_1 Bert_layer_mul_71ns_4ns_75_5_1 Bert_layer_mul_73ns_6ns_79_5_1 Bert_layer_mul_83ns_6ns_89_5_1 Bert_layer_mul_92ns_6ns_98_5_1 Bert_layer_mul_87ns_6ns_93_5_1 Bert_layer_mul_82ns_6ns_88_5_1 Bert_layer_mul_77ns_6ns_83_5_1 Bert_layer_mul_12s_80ns_90_5_1 Bert_layer_mul_40ns_40ns_80_2_1 Bert_layer_mul_77s_54ns_130_5_1 Bert_layer_mul_77s_55ns_130_5_1 Bert_layer_mul_13s_71s_71_5_1 Bert_layer_mul_43ns_36ns_79_3_1 Bert_layer_mul_49ns_44ns_93_5_1 Bert_layer_mul_50ns_50ns_100_5_1 Bert_layer_mac_muladd_16s_15ns_19s_31_4_1 Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6 Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x Bert_layer_fpext_32ns_64_2_no_dsp_1_x Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1 Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_flow_control_loop_pipe_sequential_init Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1 Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 Bert_layer_fptrunc_64ns_32_2_no_dsp_1 Bert_layer_fpext_32ns_64_2_no_dsp_1 Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1 Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1 Bert_layer_v205_RAM_AUTO_1R1W Bert_layer_v170_RAM_AUTO_1R1W Bert_layer_v238_RAM_AUTO_1R1W Bert_layer_v241_RAM_AUTO_1R1W Bert_layer_v245_RAM_AUTO_1R1W Bert_layer_v246_RAM_AUTO_1R1W Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 Linear_layer_qkv_Pipeline_l_j_init Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j Linear_layer_qkv_Pipeline_l_j_back Linear_layer_qkv_Pipeline_l_j1 Linear_layer_qkv Self_attention_Pipeline_l_mh_separate_i_s_l_j_s Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 Self_attention_Pipeline_l_j_init1 Self_attention_Pipeline_l_S_k_0_k1_l_j2 Self_attention_Pipeline_l_j_back1 Self_attention_Pipeline_l_j3 Self_attention_Pipeline_VITIS_LOOP_105_1 Self_attention_Pipeline_l_j4 Self_attention_Pipeline_l_update_i3_l_j5 Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 Self_attention_Pipeline_l_j_init2 Self_attention_Pipeline_l_S_k_0_k2_l_j6 Self_attention_Pipeline_l_j_back2 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m Self_attention Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 Bert_layer_Pipeline_l_j_init3 Bert_layer_Pipeline_l_S_k_0_k3_l_j7 Bert_layer_Pipeline_l_j_back3 Bert_layer_Pipeline_l_j8 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 Layer_norm_Pipeline_VITIS_LOOP_269_1 Layer_norm_Pipeline_VITIS_LOOP_273_2 Layer_norm_Pipeline_l_j10 Layer_norm_Pipeline_l_j11 Layer_norm Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 Bert_layer_Pipeline_l_j_init4 Bert_layer_Pipeline_l_S_k_0_k4_l_j12 Bert_layer_Pipeline_l_j_back4 Bert_layer_Pipeline_l_j13 pow_generic_double_s exp_generic_double_s generic_tanh_float_s Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 Bert_layer_Pipeline_l_j_init5 Bert_layer_Pipeline_l_S_k_0_k5_l_j15 Bert_layer_Pipeline_l_j_back5 Bert_layer_Pipeline_l_j16 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 Layer_norm_1_Pipeline_VITIS_LOOP_269_1 Layer_norm_1_Pipeline_VITIS_LOOP_273_2 Layer_norm_1_Pipeline_l_j10 Layer_norm_1_Pipeline_l_j11 Layer_norm_1 Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_Self_attention_v64_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v28_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v88_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_Self_attention_v89_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_mul_54s_6ns_54_5_1
INFO-FLOW: To file: write model Bert_layer_mul_71ns_4ns_75_5_1
INFO-FLOW: To file: write model Bert_layer_mul_73ns_6ns_79_5_1
INFO-FLOW: To file: write model Bert_layer_mul_83ns_6ns_89_5_1
INFO-FLOW: To file: write model Bert_layer_mul_92ns_6ns_98_5_1
INFO-FLOW: To file: write model Bert_layer_mul_87ns_6ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_82ns_6ns_88_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77ns_6ns_83_5_1
INFO-FLOW: To file: write model Bert_layer_mul_12s_80ns_90_5_1
INFO-FLOW: To file: write model Bert_layer_mul_40ns_40ns_80_2_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_54ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_77s_55ns_130_5_1
INFO-FLOW: To file: write model Bert_layer_mul_13s_71s_71_5_1
INFO-FLOW: To file: write model Bert_layer_mul_43ns_36ns_79_3_1
INFO-FLOW: To file: write model Bert_layer_mul_49ns_44ns_93_5_1
INFO-FLOW: To file: write model Bert_layer_mul_50ns_50ns_100_5_1
INFO-FLOW: To file: write model Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
INFO-FLOW: To file: write model Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
INFO-FLOW: To file: write model Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
INFO-FLOW: To file: write model Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
INFO-FLOW: To file: write model Bert_layer_v205_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v170_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v238_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v241_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v245_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Bert_layer_v246_RAM_AUTO_1R1W
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_j_init
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_j_back
INFO-FLOW: To file: write model Linear_layer_qkv_Pipeline_l_j1
INFO-FLOW: To file: write model Linear_layer_qkv
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_j_init1
INFO-FLOW: To file: write model Self_attention_Pipeline_l_S_k_0_k1_l_j2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_j_back1
INFO-FLOW: To file: write model Self_attention_Pipeline_l_j3
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_105_1
INFO-FLOW: To file: write model Self_attention_Pipeline_l_j4
INFO-FLOW: To file: write model Self_attention_Pipeline_l_update_i3_l_j5
INFO-FLOW: To file: write model Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_j_init2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_S_k_0_k2_l_j6
INFO-FLOW: To file: write model Self_attention_Pipeline_l_j_back2
INFO-FLOW: To file: write model Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
INFO-FLOW: To file: write model Self_attention
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j_init3
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_k_0_k3_l_j7
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j_back3
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j8
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_269_1
INFO-FLOW: To file: write model Layer_norm_Pipeline_VITIS_LOOP_273_2
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j10
INFO-FLOW: To file: write model Layer_norm_Pipeline_l_j11
INFO-FLOW: To file: write model Layer_norm
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j_init4
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_k_0_k4_l_j12
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j_back4
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j13
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14
INFO-FLOW: To file: write model Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j_init5
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_k_0_k5_l_j15
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j_back5
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_j16
INFO-FLOW: To file: write model Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_269_1
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_VITIS_LOOP_273_2
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j10
INFO-FLOW: To file: write model Layer_norm_1_Pipeline_l_j11
INFO-FLOW: To file: write model Layer_norm_1
INFO-FLOW: To file: write model Bert_layer
INFO-FLOW: Generating /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/vlog' tclDir='/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db' modelList='Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_v64_RAM_AUTO_1R1W
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_v28_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
Bert_layer_Self_attention_v88_RAM_AUTO_1R1W
Bert_layer_Self_attention_v89_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_v205_RAM_AUTO_1R1W
Bert_layer_v170_RAM_AUTO_1R1W
Bert_layer_v238_RAM_AUTO_1R1W
Bert_layer_v241_RAM_AUTO_1R1W
Bert_layer_v245_RAM_AUTO_1R1W
Bert_layer_v246_RAM_AUTO_1R1W
Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
Linear_layer_qkv_Pipeline_l_j_init
Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j
Linear_layer_qkv_Pipeline_l_j_back
Linear_layer_qkv_Pipeline_l_j1
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2
Self_attention_Pipeline_l_j_init1
Self_attention_Pipeline_l_S_k_0_k1_l_j2
Self_attention_Pipeline_l_j_back1
Self_attention_Pipeline_l_j3
Self_attention_Pipeline_VITIS_LOOP_105_1
Self_attention_Pipeline_l_j4
Self_attention_Pipeline_l_update_i3_l_j5
Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2
Self_attention_Pipeline_l_j_init2
Self_attention_Pipeline_l_S_k_0_k2_l_j6
Self_attention_Pipeline_l_j_back2
Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
Self_attention
Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2
Bert_layer_Pipeline_l_j_init3
Bert_layer_Pipeline_l_S_k_0_k3_l_j7
Bert_layer_Pipeline_l_j_back3
Bert_layer_Pipeline_l_j8
Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9
Layer_norm_Pipeline_VITIS_LOOP_269_1
Layer_norm_Pipeline_VITIS_LOOP_273_2
Layer_norm_Pipeline_l_j10
Layer_norm_Pipeline_l_j11
Layer_norm
Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2
Bert_layer_Pipeline_l_j_init4
Bert_layer_Pipeline_l_S_k_0_k4_l_j12
Bert_layer_Pipeline_l_j_back4
Bert_layer_Pipeline_l_j13
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14
Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2
Bert_layer_Pipeline_l_j_init5
Bert_layer_Pipeline_l_S_k_0_k5_l_j15
Bert_layer_Pipeline_l_j_back5
Bert_layer_Pipeline_l_j16
Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97
Layer_norm_1_Pipeline_VITIS_LOOP_269_1
Layer_norm_1_Pipeline_VITIS_LOOP_273_2
Layer_norm_1_Pipeline_l_j10
Layer_norm_1_Pipeline_l_j11
Layer_norm_1
Bert_layer
' expOnly='0'
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v64_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v28_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v88_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_Self_attention_v89_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.31 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 1.29 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v205_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v170_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v238_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v241_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v245_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v246_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.32 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.48 seconds. CPU system time: 0.45 seconds. Elapsed time: 8.04 seconds; current allocated memory: 2.024 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Bert_layer_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
Bert_layer_Linear_layer_qkv_v7_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_Self_attention_v64_RAM_AUTO_1R1W
Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
Bert_layer_Self_attention_v28_RAM_AUTO_1R1W
Bert_layer_Self_attention_Q_h_RAM_AUTO_1R1W
Bert_layer_Self_attention_v88_RAM_AUTO_1R1W
Bert_layer_Self_attention_v89_RAM_AUTO_1R1W
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_mul_54s_6ns_54_5_1
Bert_layer_mul_71ns_4ns_75_5_1
Bert_layer_mul_73ns_6ns_79_5_1
Bert_layer_mul_83ns_6ns_89_5_1
Bert_layer_mul_92ns_6ns_98_5_1
Bert_layer_mul_87ns_6ns_93_5_1
Bert_layer_mul_82ns_6ns_88_5_1
Bert_layer_mul_77ns_6ns_83_5_1
Bert_layer_mul_12s_80ns_90_5_1
Bert_layer_mul_40ns_40ns_80_2_1
Bert_layer_mul_77s_54ns_130_5_1
Bert_layer_mul_77s_55ns_130_5_1
Bert_layer_mul_13s_71s_71_5_1
Bert_layer_mul_43ns_36ns_79_3_1
Bert_layer_mul_49ns_44ns_93_5_1
Bert_layer_mul_50ns_50ns_100_5_1
Bert_layer_mac_muladd_16s_15ns_19s_31_4_1
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW
Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6
Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x
Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x
Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x
Bert_layer_fpext_32ns_64_2_no_dsp_1_x
Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x
Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_flow_control_loop_pipe_sequential_init
Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1
Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1
Bert_layer_fptrunc_64ns_32_2_no_dsp_1
Bert_layer_fpext_32ns_64_2_no_dsp_1
Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1
Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1
Bert_layer_v205_RAM_AUTO_1R1W
Bert_layer_v170_RAM_AUTO_1R1W
Bert_layer_v238_RAM_AUTO_1R1W
Bert_layer_v241_RAM_AUTO_1R1W
Bert_layer_v245_RAM_AUTO_1R1W
Bert_layer_v246_RAM_AUTO_1R1W
Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2
Linear_layer_qkv_Pipeline_l_j_init
Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j
Linear_layer_qkv_Pipeline_l_j_back
Linear_layer_qkv_Pipeline_l_j1
Linear_layer_qkv
Self_attention_Pipeline_l_mh_separate_i_s_l_j_s
Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2
Self_attention_Pipeline_l_j_init1
Self_attention_Pipeline_l_S_k_0_k1_l_j2
Self_attention_Pipeline_l_j_back1
Self_attention_Pipeline_l_j3
Self_attention_Pipeline_VITIS_LOOP_105_1
Self_attention_Pipeline_l_j4
Self_attention_Pipeline_l_update_i3_l_j5
Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2
Self_attention_Pipeline_l_j_init2
Self_attention_Pipeline_l_S_k_0_k2_l_j6
Self_attention_Pipeline_l_j_back2
Self_attention_Pipeline_l_mh_merge_i_m_l_j_m
Self_attention
Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2
Bert_layer_Pipeline_l_j_init3
Bert_layer_Pipeline_l_S_k_0_k3_l_j7
Bert_layer_Pipeline_l_j_back3
Bert_layer_Pipeline_l_j8
Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9
Layer_norm_Pipeline_VITIS_LOOP_269_1
Layer_norm_Pipeline_VITIS_LOOP_273_2
Layer_norm_Pipeline_l_j10
Layer_norm_Pipeline_l_j11
Layer_norm
Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2
Bert_layer_Pipeline_l_j_init4
Bert_layer_Pipeline_l_S_k_0_k4_l_j12
Bert_layer_Pipeline_l_j_back4
Bert_layer_Pipeline_l_j13
pow_generic_double_s
exp_generic_double_s
generic_tanh_float_s
Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14
Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2
Bert_layer_Pipeline_l_j_init5
Bert_layer_Pipeline_l_S_k_0_k5_l_j15
Bert_layer_Pipeline_l_j_back5
Bert_layer_Pipeline_l_j16
Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97
Layer_norm_1_Pipeline_VITIS_LOOP_269_1
Layer_norm_1_Pipeline_VITIS_LOOP_273_2
Layer_norm_1_Pipeline_l_j10
Layer_norm_1_Pipeline_l_j11
Layer_norm_1
Bert_layer
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_init.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j_back.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv_Pipeline_l_j1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_separate_i_s_l_j_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k1_l_j2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_105_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_update_i3_l_j5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_init2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_S_k_0_k2_l_j6.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_j_back2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention_Pipeline_l_mh_merge_i_m_l_j_m.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Self_attention.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k3_l_j7.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back3.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j8.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_269_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_VITIS_LOOP_273_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j10.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_Pipeline_l_j11.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k4_l_j12.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back4.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j13.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_init5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_k_0_k5_l_j15.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j_back5.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_j16.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_269_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_VITIS_LOOP_273_2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j10.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1_Pipeline_l_j11.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Layer_norm_1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         sc_get_clocks Bert_layer 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dadd_3_full_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dmul_4_max_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fadd_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fexp_7_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fpext_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fsqrt_10_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fsub_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_dadd_64ns_64ns_64_7_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fpext_32ns_64_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fptrunc_64ns_32_2_no_dsp_1_x_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_cct_buffer.prj/out.prj/solution1/impl/misc/Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST Bert_layer MODULE2INSTS {Bert_layer Bert_layer Linear_layer_qkv grp_Linear_layer_qkv_fu_228 Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62 Linear_layer_qkv_Pipeline_l_j_init grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68 Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73 Linear_layer_qkv_Pipeline_l_j_back grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83 Linear_layer_qkv_Pipeline_l_j1 grp_Linear_layer_qkv_Pipeline_l_j1_fu_91 Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244 Self_attention grp_Self_attention_fu_250 Self_attention_Pipeline_l_mh_separate_i_s_l_j_s grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160 Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174 Self_attention_Pipeline_l_j_init1 grp_Self_attention_Pipeline_l_j_init1_fu_179 Self_attention_Pipeline_VITIS_LOOP_105_1 grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184 Self_attention_Pipeline_l_S_k_0_k1_l_j2 grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189 Self_attention_Pipeline_l_j_back1 grp_Self_attention_Pipeline_l_j_back1_fu_197 Self_attention_Pipeline_l_j3 grp_Self_attention_Pipeline_l_j3_fu_204 Self_attention_Pipeline_l_update_i3_l_j5 grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210 Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217 Self_attention_Pipeline_l_j4 grp_Self_attention_Pipeline_l_j4_fu_222 Self_attention_Pipeline_l_j_init2 grp_Self_attention_Pipeline_l_j_init2_fu_232 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237 Self_attention_Pipeline_l_S_k_0_k2_l_j6 grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245 Self_attention_Pipeline_l_j_back2 grp_Self_attention_Pipeline_l_j_back2_fu_253 Bert_layer_Pipeline_l_j_init3 grp_Bert_layer_Pipeline_l_j_init3_fu_258 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263 Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271 Bert_layer_Pipeline_l_S_k_0_k3_l_j7 grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276 Bert_layer_Pipeline_l_j_back3 grp_Bert_layer_Pipeline_l_j_back3_fu_285 Bert_layer_Pipeline_l_j8 grp_Bert_layer_Pipeline_l_j8_fu_292 Layer_norm grp_Layer_norm_fu_300 Layer_norm_Pipeline_VITIS_LOOP_269_1 grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123 Layer_norm_Pipeline_VITIS_LOOP_273_2 grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129 Layer_norm_Pipeline_l_j10 grp_Layer_norm_Pipeline_l_j10_fu_135 Layer_norm_Pipeline_l_j11 grp_Layer_norm_Pipeline_l_j11_fu_148 Bert_layer_Pipeline_l_j_init4 grp_Bert_layer_Pipeline_l_j_init4_fu_310 Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315 pow_generic_double_s grp_pow_generic_double_s_fu_126 generic_tanh_float_s grp_generic_tanh_float_s_fu_155 exp_generic_double_s grp_exp_generic_double_s_fu_89 Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351 Bert_layer_Pipeline_l_S_k_0_k4_l_j12 grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356 Bert_layer_Pipeline_l_j_back4 grp_Bert_layer_Pipeline_l_j_back4_fu_365 Bert_layer_Pipeline_l_j13 grp_Bert_layer_Pipeline_l_j13_fu_372 Bert_layer_Pipeline_l_j_init5 grp_Bert_layer_Pipeline_l_j_init5_fu_380 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385 Bert_layer_Pipeline_l_S_k_0_k5_l_j15 grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392 Bert_layer_Pipeline_l_j_back5 grp_Bert_layer_Pipeline_l_j_back5_fu_401 Bert_layer_Pipeline_l_j16 grp_Bert_layer_Pipeline_l_j16_fu_408 Layer_norm_1 grp_Layer_norm_1_fu_416 Layer_norm_1_Pipeline_VITIS_LOOP_269_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123 Layer_norm_1_Pipeline_VITIS_LOOP_273_2 grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129 Layer_norm_1_Pipeline_l_j10 grp_Layer_norm_1_Pipeline_l_j10_fu_135 Layer_norm_1_Pipeline_l_j11 grp_Layer_norm_1_Pipeline_l_j11_fu_148} INST2MODULE {Bert_layer Bert_layer grp_Linear_layer_qkv_fu_228 Linear_layer_qkv grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62 Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68 Linear_layer_qkv_Pipeline_l_j_init grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73 Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83 Linear_layer_qkv_Pipeline_l_j_back grp_Linear_layer_qkv_Pipeline_l_j1_fu_91 Linear_layer_qkv_Pipeline_l_j1 grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244 Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 grp_Self_attention_fu_250 Self_attention grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160 Self_attention_Pipeline_l_mh_separate_i_s_l_j_s grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174 Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 grp_Self_attention_Pipeline_l_j_init1_fu_179 Self_attention_Pipeline_l_j_init1 grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184 Self_attention_Pipeline_VITIS_LOOP_105_1 grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189 Self_attention_Pipeline_l_S_k_0_k1_l_j2 grp_Self_attention_Pipeline_l_j_back1_fu_197 Self_attention_Pipeline_l_j_back1 grp_Self_attention_Pipeline_l_j3_fu_204 Self_attention_Pipeline_l_j3 grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210 Self_attention_Pipeline_l_update_i3_l_j5 grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217 Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 grp_Self_attention_Pipeline_l_j4_fu_222 Self_attention_Pipeline_l_j4 grp_Self_attention_Pipeline_l_j_init2_fu_232 Self_attention_Pipeline_l_j_init2 grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237 Self_attention_Pipeline_l_mh_merge_i_m_l_j_m grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245 Self_attention_Pipeline_l_S_k_0_k2_l_j6 grp_Self_attention_Pipeline_l_j_back2_fu_253 Self_attention_Pipeline_l_j_back2 grp_Bert_layer_Pipeline_l_j_init3_fu_258 Bert_layer_Pipeline_l_j_init3 grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271 Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276 Bert_layer_Pipeline_l_S_k_0_k3_l_j7 grp_Bert_layer_Pipeline_l_j_back3_fu_285 Bert_layer_Pipeline_l_j_back3 grp_Bert_layer_Pipeline_l_j8_fu_292 Bert_layer_Pipeline_l_j8 grp_Layer_norm_fu_300 Layer_norm grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123 Layer_norm_Pipeline_VITIS_LOOP_269_1 grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129 Layer_norm_Pipeline_VITIS_LOOP_273_2 grp_Layer_norm_Pipeline_l_j10_fu_135 Layer_norm_Pipeline_l_j10 grp_Layer_norm_Pipeline_l_j11_fu_148 Layer_norm_Pipeline_l_j11 grp_Bert_layer_Pipeline_l_j_init4_fu_310 Bert_layer_Pipeline_l_j_init4 grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315 Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 grp_pow_generic_double_s_fu_126 pow_generic_double_s grp_generic_tanh_float_s_fu_155 generic_tanh_float_s grp_exp_generic_double_s_fu_89 exp_generic_double_s grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351 Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356 Bert_layer_Pipeline_l_S_k_0_k4_l_j12 grp_Bert_layer_Pipeline_l_j_back4_fu_365 Bert_layer_Pipeline_l_j_back4 grp_Bert_layer_Pipeline_l_j13_fu_372 Bert_layer_Pipeline_l_j13 grp_Bert_layer_Pipeline_l_j_init5_fu_380 Bert_layer_Pipeline_l_j_init5 grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385 Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392 Bert_layer_Pipeline_l_S_k_0_k5_l_j15 grp_Bert_layer_Pipeline_l_j_back5_fu_401 Bert_layer_Pipeline_l_j_back5 grp_Bert_layer_Pipeline_l_j16_fu_408 Bert_layer_Pipeline_l_j16 grp_Layer_norm_1_fu_416 Layer_norm_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123 Layer_norm_1_Pipeline_VITIS_LOOP_269_1 grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129 Layer_norm_1_Pipeline_VITIS_LOOP_273_2 grp_Layer_norm_1_Pipeline_l_j10_fu_135 Layer_norm_1_Pipeline_l_j10 grp_Layer_norm_1_Pipeline_l_j11_fu_148 Layer_norm_1_Pipeline_l_j11} INSTDATA {Bert_layer {DEPTH 1 CHILDREN {grp_Linear_layer_qkv_fu_228 grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244 grp_Self_attention_fu_250 grp_Bert_layer_Pipeline_l_j_init3_fu_258 grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263 grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271 grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276 grp_Bert_layer_Pipeline_l_j_back3_fu_285 grp_Bert_layer_Pipeline_l_j8_fu_292 grp_Layer_norm_fu_300 grp_Bert_layer_Pipeline_l_j_init4_fu_310 grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315 grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351 grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356 grp_Bert_layer_Pipeline_l_j_back4_fu_365 grp_Bert_layer_Pipeline_l_j13_fu_372 grp_Bert_layer_Pipeline_l_j_init5_fu_380 grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385 grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392 grp_Bert_layer_Pipeline_l_j_back5_fu_401 grp_Bert_layer_Pipeline_l_j16_fu_408 grp_Layer_norm_1_fu_416}} grp_Linear_layer_qkv_fu_228 {DEPTH 2 CHILDREN {grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62 grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68 grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73 grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83 grp_Linear_layer_qkv_Pipeline_l_j1_fu_91}} grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_fu_62 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_j_init_fu_68 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j_fu_73 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_j_back_fu_83 {DEPTH 3 CHILDREN {}} grp_Linear_layer_qkv_Pipeline_l_j1_fu_91 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244 {DEPTH 2 CHILDREN {}} grp_Self_attention_fu_250 {DEPTH 2 CHILDREN {grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160 grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174 grp_Self_attention_Pipeline_l_j_init1_fu_179 grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184 grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189 grp_Self_attention_Pipeline_l_j_back1_fu_197 grp_Self_attention_Pipeline_l_j3_fu_204 grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210 grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217 grp_Self_attention_Pipeline_l_j4_fu_222 grp_Self_attention_Pipeline_l_j_init2_fu_232 grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237 grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245 grp_Self_attention_Pipeline_l_j_back2_fu_253}} grp_Self_attention_Pipeline_l_mh_separate_i_s_l_j_s_fu_160 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_174 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_j_init1_fu_179 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_105_1_fu_184 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_S_k_0_k1_l_j2_fu_189 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_j_back1_fu_197 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_j3_fu_204 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_update_i3_l_j5_fu_210 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_fu_217 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_j4_fu_222 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_j_init2_fu_232 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_mh_merge_i_m_l_j_m_fu_237 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_S_k_0_k2_l_j6_fu_245 {DEPTH 3 CHILDREN {}} grp_Self_attention_Pipeline_l_j_back2_fu_253 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_j_init3_fu_258 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j_back3_fu_285 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j8_fu_292 {DEPTH 2 CHILDREN {}} grp_Layer_norm_fu_300 {DEPTH 2 CHILDREN {grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123 grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129 grp_Layer_norm_Pipeline_l_j10_fu_135 grp_Layer_norm_Pipeline_l_j11_fu_148}} grp_Layer_norm_Pipeline_VITIS_LOOP_269_1_fu_123 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_VITIS_LOOP_273_2_fu_129 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j10_fu_135 {DEPTH 3 CHILDREN {}} grp_Layer_norm_Pipeline_l_j11_fu_148 {DEPTH 3 CHILDREN {}} grp_Bert_layer_Pipeline_l_j_init4_fu_310 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315 {DEPTH 2 CHILDREN {grp_pow_generic_double_s_fu_126 grp_generic_tanh_float_s_fu_155}} grp_pow_generic_double_s_fu_126 {DEPTH 3 CHILDREN {}} grp_generic_tanh_float_s_fu_155 {DEPTH 3 CHILDREN grp_exp_generic_double_s_fu_89} grp_exp_generic_double_s_fu_89 {DEPTH 4 CHILDREN {}} grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j_back4_fu_365 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j13_fu_372 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j_init5_fu_380 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j_back5_fu_401 {DEPTH 2 CHILDREN {}} grp_Bert_layer_Pipeline_l_j16_fu_408 {DEPTH 2 CHILDREN {}} grp_Layer_norm_1_fu_416 {DEPTH 2 CHILDREN {grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123 grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129 grp_Layer_norm_1_Pipeline_l_j10_fu_135 grp_Layer_norm_1_Pipeline_l_j11_fu_148}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_269_1_fu_123 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_VITIS_LOOP_273_2_fu_129 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j10_fu_135 {DEPTH 3 CHILDREN {}} grp_Layer_norm_1_Pipeline_l_j11_fu_148 {DEPTH 3 CHILDREN {}}} MODULEDATA {Linear_layer_qkv_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_98_p2 SOURCE kernel.cpp:22 VARIABLE add_ln22_1 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_110_p2 SOURCE kernel.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_174_p2 SOURCE kernel.cpp:23 VARIABLE add_ln23 LOOP VITIS_LOOP_22_1_VITIS_LOOP_23_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_j_init {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln29_fu_60_p2 SOURCE kernel.cpp:29 VARIABLE add_ln29 LOOP l_j_init BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_S_k_0_k_l_j {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_147_p2 SOURCE kernel.cpp:33 VARIABLE add_ln33_2 LOOP l_S_k_0_k_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_159_p2 SOURCE kernel.cpp:33 VARIABLE add_ln33 LOOP l_S_k_0_k_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_214_p2 SOURCE kernel.cpp:33 VARIABLE add_ln33_1 LOOP l_S_k_0_k_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U4 SOURCE kernel.cpp:38 VARIABLE v13 LOOP l_S_k_0_k_l_j BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_187_p2 SOURCE kernel.cpp:34 VARIABLE add_ln34 LOOP l_S_k_0_k_l_j BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_j_back {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_83_p2 SOURCE kernel.cpp:44 VARIABLE add_ln44 LOOP l_j_back BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_98_p2 SOURCE kernel.cpp:47 VARIABLE add_ln47 LOOP l_j_back BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv_Pipeline_l_j1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_96_p2 SOURCE kernel.cpp:49 VARIABLE add_ln49 LOOP l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_111_p2 SOURCE kernel.cpp:52 VARIABLE add_ln52 LOOP l_j1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Linear_layer_qkv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v7_U SOURCE kernel.cpp:28 VARIABLE v7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_114_p2 SOURCE kernel.cpp:27 VARIABLE add_ln27 LOOP l_bias_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_378_fu_143_p2 SOURCE kernel.cpp:27 VARIABLE empty_378 LOOP l_bias_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 5 BRAM 2 URAM 0}} Self_attention_Pipeline_l_mh_separate_i_s_l_j_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_1_fu_185_p2 SOURCE kernel.cpp:176 VARIABLE add_ln176_1 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_197_p2 SOURCE kernel.cpp:176 VARIABLE add_ln176 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_287_p2 SOURCE kernel.cpp:180 VARIABLE add_ln180 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln179_fu_229_p2 SOURCE kernel.cpp:179 VARIABLE add_ln179 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_235_p2 SOURCE kernel.cpp:177 VARIABLE add_ln177 LOOP l_mh_separate_i_s_l_j_s BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_1_fu_94_p2 SOURCE kernel.cpp:64 VARIABLE add_ln64_1 LOOP VITIS_LOOP_64_1_VITIS_LOOP_65_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_106_p2 SOURCE kernel.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_64_1_VITIS_LOOP_65_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_134_p2 SOURCE kernel.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_64_1_VITIS_LOOP_65_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_j_init1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_60_p2 SOURCE kernel.cpp:71 VARIABLE add_ln71 LOOP l_j_init1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_S_k_0_k1_l_j2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_2_fu_143_p2 SOURCE kernel.cpp:75 VARIABLE add_ln75_2 LOOP l_S_k_0_k1_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_155_p2 SOURCE kernel.cpp:75 VARIABLE add_ln75 LOOP l_S_k_0_k1_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_207_p2 SOURCE kernel.cpp:75 VARIABLE add_ln75_1 LOOP l_S_k_0_k1_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_224_p2 SOURCE kernel.cpp:79 VARIABLE add_ln79 LOOP l_S_k_0_k1_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_183_p2 SOURCE kernel.cpp:76 VARIABLE add_ln76 LOOP l_S_k_0_k1_l_j2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_j_back1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_83_p2 SOURCE kernel.cpp:86 VARIABLE add_ln86 LOOP l_j_back1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_102_p2 SOURCE kernel.cpp:89 VARIABLE add_ln89 LOOP l_j_back1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_j3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_78_p2 SOURCE kernel.cpp:91 VARIABLE add_ln91 LOOP l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_88_p2 SOURCE kernel.cpp:93 VARIABLE add_ln93 LOOP l_j3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_105_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_62_p2 SOURCE kernel.cpp:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_j4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_130_p2 SOURCE kernel.cpp:109 VARIABLE add_ln109 LOOP l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_140_p2 SOURCE kernel.cpp:111 VARIABLE add_ln111 LOOP l_j4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_10_full_dsp_1_U47 SOURCE /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223 VARIABLE v49 LOOP l_j4 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op fexp}}} AREA {DSP 7 BRAM 0 URAM 0}} Self_attention_Pipeline_l_update_i3_l_j5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_123_p2 SOURCE kernel.cpp:120 VARIABLE add_ln120_1 LOOP l_update_i3_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_135_p2 SOURCE kernel.cpp:120 VARIABLE add_ln120 LOOP l_update_i3_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_163_p2 SOURCE kernel.cpp:121 VARIABLE add_ln121 LOOP l_update_i3_l_j5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_96_p2 SOURCE kernel.cpp:136 VARIABLE add_ln136_1 LOOP VITIS_LOOP_136_1_VITIS_LOOP_137_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_108_p2 SOURCE kernel.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_1_VITIS_LOOP_137_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_167_p2 SOURCE kernel.cpp:138 VARIABLE add_ln138 LOOP VITIS_LOOP_136_1_VITIS_LOOP_137_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_136_p2 SOURCE kernel.cpp:137 VARIABLE add_ln137 LOOP VITIS_LOOP_136_1_VITIS_LOOP_137_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_j_init2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_60_p2 SOURCE kernel.cpp:143 VARIABLE add_ln143 LOOP l_j_init2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_S_k_0_k2_l_j6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_2_fu_142_p2 SOURCE kernel.cpp:147 VARIABLE add_ln147_2 LOOP l_S_k_0_k2_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_154_p2 SOURCE kernel.cpp:147 VARIABLE add_ln147 LOOP l_S_k_0_k2_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_213_p2 SOURCE kernel.cpp:147 VARIABLE add_ln147_1 LOOP l_S_k_0_k2_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_230_p2 SOURCE kernel.cpp:151 VARIABLE add_ln151 LOOP l_S_k_0_k2_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_182_p2 SOURCE kernel.cpp:148 VARIABLE add_ln148 LOOP l_S_k_0_k2_l_j6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_j_back2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_83_p2 SOURCE kernel.cpp:158 VARIABLE add_ln158 LOOP l_j_back2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_98_p2 SOURCE kernel.cpp:161 VARIABLE add_ln161 LOOP l_j_back2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention_Pipeline_l_mh_merge_i_m_l_j_m {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_1_fu_123_p2 SOURCE kernel.cpp:193 VARIABLE add_ln193_1 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_135_p2 SOURCE kernel.cpp:193 VARIABLE add_ln193 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_194_p2 SOURCE kernel.cpp:196 VARIABLE add_ln196 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_205_p2 SOURCE kernel.cpp:197 VARIABLE add_ln197 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_163_p2 SOURCE kernel.cpp:194 VARIABLE add_ln194 LOOP l_mh_merge_i_m_l_j_m BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Self_attention {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v64_U SOURCE kernel.cpp:142 VARIABLE v64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME inp_sumRow_U SOURCE kernel.cpp:104 VARIABLE inp_sumRow LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v28_U SOURCE kernel.cpp:70 VARIABLE v28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME Q_h_U SOURCE kernel.cpp:173 VARIABLE Q_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME K_h_U SOURCE kernel.cpp:174 VARIABLE K_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME V_h_U SOURCE kernel.cpp:175 VARIABLE V_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v88_U SOURCE kernel.cpp:187 VARIABLE v88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v89_U SOURCE kernel.cpp:189 VARIABLE v89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v90_U SOURCE kernel.cpp:191 VARIABLE v90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_274_p2 SOURCE kernel.cpp:172 VARIABLE add_ln172 LOOP l_S_h_0_h BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_295_p2 SOURCE kernel.cpp:69 VARIABLE add_ln69 LOOP l_norm_i1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln89_fu_330_p2 SOURCE kernel.cpp:89 VARIABLE sub_ln89 LOOP l_norm_i1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_343_p2 SOURCE kernel.cpp:108 VARIABLE add_ln108 LOOP l_exp_sum_i2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln111_fu_374_p2 SOURCE kernel.cpp:111 VARIABLE sub_ln111 LOOP l_exp_sum_i2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_387_p2 SOURCE kernel.cpp:141 VARIABLE add_ln141 LOOP l_gemm_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_374_fu_417_p2 SOURCE kernel.cpp:141 VARIABLE empty_374 LOOP l_gemm_i4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 7 BRAM 13 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_1_fu_98_p2 SOURCE kernel.cpp:209 VARIABLE add_ln209_1 LOOP VITIS_LOOP_209_1_VITIS_LOOP_210_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_110_p2 SOURCE kernel.cpp:209 VARIABLE add_ln209 LOOP VITIS_LOOP_209_1_VITIS_LOOP_210_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_174_p2 SOURCE kernel.cpp:210 VARIABLE add_ln210 LOOP VITIS_LOOP_209_1_VITIS_LOOP_210_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j_init3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln216_fu_60_p2 SOURCE kernel.cpp:216 VARIABLE add_ln216 LOOP l_j_init3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_k_0_k3_l_j7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_2_fu_147_p2 SOURCE kernel.cpp:220 VARIABLE add_ln220_2 LOOP l_S_k_0_k3_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_159_p2 SOURCE kernel.cpp:220 VARIABLE add_ln220 LOOP l_S_k_0_k3_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_1_fu_214_p2 SOURCE kernel.cpp:220 VARIABLE add_ln220_1 LOOP l_S_k_0_k3_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_187_p2 SOURCE kernel.cpp:221 VARIABLE add_ln221 LOOP l_S_k_0_k3_l_j7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j_back3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_83_p2 SOURCE kernel.cpp:231 VARIABLE add_ln231 LOOP l_j_back3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_98_p2 SOURCE kernel.cpp:234 VARIABLE add_ln234 LOOP l_j_back3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln236_fu_96_p2 SOURCE kernel.cpp:236 VARIABLE add_ln236 LOOP l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln239_fu_111_p2 SOURCE kernel.cpp:239 VARIABLE add_ln239 LOOP l_j8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_2_fu_133_p2 SOURCE kernel.cpp:251 VARIABLE add_ln251_2 LOOP l_S_i_j_0_i6_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_145_p2 SOURCE kernel.cpp:251 VARIABLE add_ln251 LOOP l_S_i_j_0_i6_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_173_p2 SOURCE kernel.cpp:252 VARIABLE add_ln252 LOOP l_S_i_j_0_i6_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_269_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_62_p2 SOURCE kernel.cpp:269 VARIABLE add_ln269 LOOP VITIS_LOOP_269_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_VITIS_LOOP_273_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_62_p2 SOURCE kernel.cpp:273 VARIABLE add_ln273 LOOP VITIS_LOOP_273_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_178_p2 SOURCE kernel.cpp:278 VARIABLE add_ln278 LOOP l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_188_p2 SOURCE kernel.cpp:280 VARIABLE add_ln280 LOOP l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_Pipeline_l_j11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_152_p2 SOURCE kernel.cpp:303 VARIABLE add_ln303 LOOP l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln306_fu_162_p2 SOURCE kernel.cpp:306 VARIABLE add_ln306 LOOP l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:268 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:272 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:276 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_200_p2 SOURCE kernel.cpp:277 VARIABLE add_ln277 LOOP l_mean_var_i7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln280_fu_240_p2 SOURCE kernel.cpp:280 VARIABLE sub_ln280 LOOP l_mean_var_i7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_256_p2 SOURCE kernel.cpp:302 VARIABLE add_ln302 LOOP l_norm_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln306_fu_291_p2 SOURCE kernel.cpp:306 VARIABLE sub_ln306 LOOP l_norm_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_1_fu_98_p2 SOURCE kernel.cpp:327 VARIABLE add_ln327_1 LOOP VITIS_LOOP_327_1_VITIS_LOOP_328_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_110_p2 SOURCE kernel.cpp:327 VARIABLE add_ln327 LOOP VITIS_LOOP_327_1_VITIS_LOOP_328_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_174_p2 SOURCE kernel.cpp:328 VARIABLE add_ln328 LOOP VITIS_LOOP_327_1_VITIS_LOOP_328_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j_init4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln334_fu_60_p2 SOURCE kernel.cpp:334 VARIABLE add_ln334 LOOP l_j_init4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_k_0_k4_l_j12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_2_fu_151_p2 SOURCE kernel.cpp:338 VARIABLE add_ln338_2 LOOP l_S_k_0_k4_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_fu_163_p2 SOURCE kernel.cpp:338 VARIABLE add_ln338 LOOP l_S_k_0_k4_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln338_1_fu_251_p2 SOURCE kernel.cpp:338 VARIABLE add_ln338_1 LOOP l_S_k_0_k4_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln339_fu_227_p2 SOURCE kernel.cpp:339 VARIABLE add_ln339 LOOP l_S_k_0_k4_l_j12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j_back4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_fu_83_p2 SOURCE kernel.cpp:349 VARIABLE add_ln349 LOOP l_j_back4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_98_p2 SOURCE kernel.cpp:352 VARIABLE add_ln352 LOOP l_j_back4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln354_fu_96_p2 SOURCE kernel.cpp:354 VARIABLE add_ln354 LOOP l_j13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln357_fu_111_p2 SOURCE kernel.cpp:357 VARIABLE add_ln357 LOOP l_j13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_636_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_1_fu_713_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:515 VARIABLE b_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_12s_80ns_90_5_1_U163 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE Elog2_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_5_1_U155 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:838 VARIABLE mul_ln838 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_71ns_4ns_75_5_1_U156 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_79_5_1_U157 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_24 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_83ns_6ns_89_5_1_U158 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_25 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_92ns_6ns_98_5_1_U159 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_26 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_87ns_6ns_93_5_1_U160 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_27 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_82ns_6ns_88_5_1_U161 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_28 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77ns_6ns_83_5_1_U162 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_29 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_1520_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_1525_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_1490_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_40ns_40ns_80_2_1_U164 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_30 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_1587_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1348 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_54ns_130_5_1_U165 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_frac_l_V LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_77s_55ns_130_5_1_U166 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE r_V_31 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U171 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U171 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_1746_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U167 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_16 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_1787_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_1862_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U168 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_18 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_1909_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_1918_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U169 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_20 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_1986_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_1995_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_2033_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U170 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_2076_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_1_fu_2082_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_2_fu_2088_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_2102_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_2201_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log0_lut_table_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log0_lut_table_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 63 BRAM 30 URAM 0}} exp_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_301_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515 VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_V_1_fu_323_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE e_frac_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_345_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1512 VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U206 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U206 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_511_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:455 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_5_1_U202 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_42 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME m_diff_V_fu_559_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE m_diff_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_635_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_3_1_U203 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_44 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_682_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_V_fu_691_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z2P_m_1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_5_1_U204 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_45 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_759_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_V_fu_768_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:813 VARIABLE exp_Z1P_m_1_l_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_806_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_100_5_1_U205 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1273 VARIABLE r_V_49 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_849_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE ret_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_3_fu_855_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1347_4_fu_861_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_fixed_base.h:1347 VARIABLE add_ln1347_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_V_fu_875_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int.h:29 VARIABLE r_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_V_fu_978_p2 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/include/header_files/ap_int_base.h:186 VARIABLE out_exp_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U SOURCE {} VARIABLE table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 16 BRAM 5 URAM 0}} generic_tanh_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U209 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U210 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_7_full_dsp_1_x_U218 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U211 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE add2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U214 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_5_full_dsp_1_U212 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100 VARIABLE resultf_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_x_U214 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95 VARIABLE resultf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_x_U208 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE add LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_x_U213 SOURCE /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78 VARIABLE resultf LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 32 BRAM 5 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_1_fu_236_p2 SOURCE kernel.cpp:368 VARIABLE add_ln368_1 LOOP l_S_i_j_0_i10_l_j14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_248_p2 SOURCE kernel.cpp:368 VARIABLE add_ln368 LOOP l_S_i_j_0_i10_l_j14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U238 SOURCE kernel.cpp:374 VARIABLE mul10_i LOOP l_S_i_j_0_i10_l_j14 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 6 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_7_max_dsp_1_U239 SOURCE kernel.cpp:376 VARIABLE mul13_i LOOP l_S_i_j_0_i10_l_j14 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U231 SOURCE kernel.cpp:379 VARIABLE v197 LOOP l_S_i_j_0_i10_l_j14 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_276_p2 SOURCE kernel.cpp:369 VARIABLE add_ln369 LOOP l_S_i_j_0_i10_l_j14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 120 BRAM 35 URAM 0}} Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln391_1_fu_98_p2 SOURCE kernel.cpp:391 VARIABLE add_ln391_1 LOOP VITIS_LOOP_391_1_VITIS_LOOP_392_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln391_fu_110_p2 SOURCE kernel.cpp:391 VARIABLE add_ln391 LOOP VITIS_LOOP_391_1_VITIS_LOOP_392_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln392_fu_174_p2 SOURCE kernel.cpp:392 VARIABLE add_ln392 LOOP VITIS_LOOP_391_1_VITIS_LOOP_392_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j_init5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_fu_60_p2 SOURCE kernel.cpp:398 VARIABLE add_ln398 LOOP l_j_init5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_k_0_k5_l_j15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_2_fu_149_p2 SOURCE kernel.cpp:402 VARIABLE add_ln402_2 LOOP l_S_k_0_k5_l_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_161_p2 SOURCE kernel.cpp:402 VARIABLE add_ln402 LOOP l_S_k_0_k5_l_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_1_fu_249_p2 SOURCE kernel.cpp:402 VARIABLE add_ln402_1 LOOP l_S_k_0_k5_l_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln403_fu_225_p2 SOURCE kernel.cpp:403 VARIABLE add_ln403 LOOP l_S_k_0_k5_l_j15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j_back5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_fu_83_p2 SOURCE kernel.cpp:413 VARIABLE add_ln413 LOOP l_j_back5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln416_fu_98_p2 SOURCE kernel.cpp:416 VARIABLE add_ln416 LOOP l_j_back5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_j16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln418_fu_96_p2 SOURCE kernel.cpp:418 VARIABLE add_ln418 LOOP l_j16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln421_fu_111_p2 SOURCE kernel.cpp:421 VARIABLE add_ln421 LOOP l_j16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_127_p2 SOURCE kernel.cpp:251 VARIABLE add_ln251 LOOP l_S_i_j_0_i6_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_1_fu_139_p2 SOURCE kernel.cpp:251 VARIABLE add_ln251_1 LOOP l_S_i_j_0_i6_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_167_p2 SOURCE kernel.cpp:252 VARIABLE add_ln252 LOOP l_S_i_j_0_i6_l_j9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_269_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln269_fu_62_p2 SOURCE kernel.cpp:269 VARIABLE add_ln269 LOOP VITIS_LOOP_269_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_VITIS_LOOP_273_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln273_fu_62_p2 SOURCE kernel.cpp:273 VARIABLE add_ln273 LOOP VITIS_LOOP_273_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln278_fu_178_p2 SOURCE kernel.cpp:278 VARIABLE add_ln278 LOOP l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_188_p2 SOURCE kernel.cpp:280 VARIABLE add_ln280 LOOP l_j10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1_Pipeline_l_j11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_152_p2 SOURCE kernel.cpp:303 VARIABLE add_ln303 LOOP l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln306_fu_162_p2 SOURCE kernel.cpp:306 VARIABLE add_ln306 LOOP l_j11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Layer_norm_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean_U SOURCE kernel.cpp:268 VARIABLE mean LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mean2_U SOURCE kernel.cpp:272 VARIABLE mean2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME var_U SOURCE kernel.cpp:276 VARIABLE var LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_200_p2 SOURCE kernel.cpp:277 VARIABLE add_ln277 LOOP l_mean_var_i7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln280_fu_240_p2 SOURCE kernel.cpp:280 VARIABLE sub_ln280 LOOP l_mean_var_i7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln302_fu_256_p2 SOURCE kernel.cpp:302 VARIABLE add_ln302 LOOP l_norm_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln306_fu_291_p2 SOURCE kernel.cpp:306 VARIABLE sub_ln306 LOOP l_norm_i8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} Bert_layer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v205_U SOURCE kernel.cpp:397 VARIABLE v205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v170_U SOURCE kernel.cpp:333 VARIABLE v170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v101_U SOURCE kernel.cpp:215 VARIABLE v101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v238_U SOURCE kernel.cpp:448 VARIABLE v238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v239_U SOURCE kernel.cpp:450 VARIABLE v239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v240_U SOURCE kernel.cpp:452 VARIABLE v240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v241_U SOURCE {} VARIABLE v241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v242_U SOURCE kernel.cpp:456 VARIABLE v242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v243_U SOURCE kernel.cpp:458 VARIABLE v243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v244_U SOURCE {} VARIABLE v244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v245_U SOURCE kernel.cpp:462 VARIABLE v245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v246_U SOURCE kernel.cpp:464 VARIABLE v246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME v247_U SOURCE kernel.cpp:466 VARIABLE v247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v248_U SOURCE kernel.cpp:468 VARIABLE v248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_441_p2 SOURCE kernel.cpp:214 VARIABLE add_ln214 LOOP l_bias_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_386_fu_475_p2 SOURCE kernel.cpp:214 VARIABLE empty_386 LOOP l_bias_i5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln332_fu_491_p2 SOURCE kernel.cpp:332 VARIABLE add_ln332 LOOP l_bias_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_388_fu_529_p2 SOURCE kernel.cpp:332 VARIABLE empty_388 LOOP l_bias_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln352_fu_543_p2 SOURCE kernel.cpp:352 VARIABLE sub_ln352 LOOP l_bias_i9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln396_fu_558_p2 SOURCE kernel.cpp:396 VARIABLE add_ln396 LOOP l_bias_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_390_fu_587_p2 SOURCE kernel.cpp:396 VARIABLE empty_390 LOOP l_bias_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln416_fu_605_p2 SOURCE kernel.cpp:416 VARIABLE sub_ln416 LOOP l_bias_i11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 142 BRAM 606 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.21 seconds; current allocated memory: 2.024 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
Execute         syn_report -model Bert_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.07 MHz
Command       autosyn done; 48.76 sec.
Command     csynth_design done; 133.55 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 112.48 seconds. CPU system time: 6.34 seconds. Elapsed time: 133.55 seconds; current allocated memory: 1.575 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.21 sec.
