<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1010" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1010{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1010{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1010{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1010{left:69px;bottom:1084px;}
#t5_1010{left:95px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t6_1010{left:95px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t7_1010{left:95px;bottom:1046px;}
#t8_1010{left:121px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1010{left:95px;bottom:1022px;}
#ta_1010{left:121px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tb_1010{left:69px;bottom:996px;}
#tc_1010{left:95px;bottom:999px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_1010{left:95px;bottom:982px;letter-spacing:-0.18px;word-spacing:-0.32px;}
#te_1010{left:69px;bottom:956px;}
#tf_1010{left:95px;bottom:959px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_1010{left:95px;bottom:943px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#th_1010{left:95px;bottom:926px;letter-spacing:-0.11px;}
#ti_1010{left:69px;bottom:899px;}
#tj_1010{left:95px;bottom:903px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tk_1010{left:95px;bottom:886px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tl_1010{left:69px;bottom:860px;}
#tm_1010{left:95px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tn_1010{left:69px;bottom:837px;}
#to_1010{left:95px;bottom:840px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tp_1010{left:69px;bottom:790px;letter-spacing:-0.09px;}
#tq_1010{left:154px;bottom:790px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tr_1010{left:69px;bottom:766px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_1010{left:69px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tt_1010{left:69px;bottom:723px;}
#tu_1010{left:95px;bottom:726px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tv_1010{left:215px;bottom:726px;letter-spacing:-0.15px;}
#tw_1010{left:315px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tx_1010{left:69px;bottom:700px;}
#ty_1010{left:95px;bottom:703px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#tz_1010{left:215px;bottom:703px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t10_1010{left:319px;bottom:703px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t11_1010{left:95px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_1010{left:69px;bottom:660px;}
#t13_1010{left:95px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.82px;}
#t14_1010{left:362px;bottom:664px;letter-spacing:-0.16px;}
#t15_1010{left:417px;bottom:664px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t16_1010{left:95px;bottom:647px;letter-spacing:-0.36px;}
#t17_1010{left:69px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_1010{left:69px;bottom:596px;}
#t19_1010{left:95px;bottom:600px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1a_1010{left:95px;bottom:575px;}
#t1b_1010{left:121px;bottom:575px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#t1c_1010{left:95px;bottom:551px;}
#t1d_1010{left:121px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1e_1010{left:95px;bottom:526px;}
#t1f_1010{left:121px;bottom:526px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_1010{left:121px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1h_1010{left:511px;bottom:516px;}
#t1i_1010{left:69px;bottom:483px;}
#t1j_1010{left:95px;bottom:487px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1k_1010{left:95px;bottom:462px;}
#t1l_1010{left:121px;bottom:462px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t1m_1010{left:121px;bottom:445px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1n_1010{left:95px;bottom:421px;}
#t1o_1010{left:121px;bottom:421px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1p_1010{left:121px;bottom:394px;}
#t1q_1010{left:147px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_1010{left:121px;bottom:370px;}
#t1s_1010{left:147px;bottom:372px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1t_1010{left:121px;bottom:345px;}
#t1u_1010{left:147px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1v_1010{left:121px;bottom:321px;}
#t1w_1010{left:147px;bottom:323px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1x_1010{left:69px;bottom:297px;}
#t1y_1010{left:95px;bottom:300px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1z_1010{left:69px;bottom:274px;}
#t20_1010{left:95px;bottom:277px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t21_1010{left:95px;bottom:253px;}
#t22_1010{left:121px;bottom:253px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t23_1010{left:121px;bottom:226px;}
#t24_1010{left:147px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t25_1010{left:147px;bottom:204px;}
#t26_1010{left:173px;bottom:204px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t27_1010{left:147px;bottom:179px;}
#t28_1010{left:173px;bottom:179px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t29_1010{left:69px;bottom:133px;letter-spacing:-0.11px;}
#t2a_1010{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t2b_1010{left:91px;bottom:116px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_1010{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1010{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1010{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1010{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1010{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1010{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_1010{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1010{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s9_1010{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1010" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1010Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1010" style="-webkit-user-select: none;"><object width="935" height="1210" data="1010/1010.svg" type="image/svg+xml" id="pdf1010" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1010" class="t s1_1010">27-10 </span><span id="t2_1010" class="t s1_1010">Vol. 3C </span>
<span id="t3_1010" class="t s2_1010">VM ENTRIES </span>
<span id="t4_1010" class="t s3_1010">• </span><span id="t5_1010" class="t s4_1010">If the “load IA32_BNDCFGS” VM-entry control is 1, the following checks are performed on the field for the </span>
<span id="t6_1010" class="t s4_1010">IA32_BNDCFGS MSR: </span>
<span id="t7_1010" class="t s4_1010">— </span><span id="t8_1010" class="t s4_1010">Bits reserved in the IA32_BNDCFGS MSR must be 0. </span>
<span id="t9_1010" class="t s4_1010">— </span><span id="ta_1010" class="t s4_1010">The linear address in bits 63:12 must be canonical. </span>
<span id="tb_1010" class="t s3_1010">• </span><span id="tc_1010" class="t s4_1010">If the “load IA32_RTIT_CTL” VM-entry control is 1, bits reserved in the IA32_RTIT_CTL MSR must be 0 in the </span>
<span id="td_1010" class="t s4_1010">field for that register (see Table 33-6). </span>
<span id="te_1010" class="t s3_1010">• </span><span id="tf_1010" class="t s4_1010">If the “load CET state” VM-entry control is 1, the IA32_S_CET field must not set any bits reserved in the </span>
<span id="tg_1010" class="t s4_1010">IA32_S_CET MSR, and bit 10 (corresponding to SUPPRESS) and bit 11 (TRACKER) of the field cannot both be </span>
<span id="th_1010" class="t s4_1010">set. </span>
<span id="ti_1010" class="t s3_1010">• </span><span id="tj_1010" class="t s4_1010">If the “load guest IA32_LBR_CTL” VM-entry control is 1, bits reserved in the IA32_LBR_CTL MSR must be 0 in </span>
<span id="tk_1010" class="t s4_1010">the field for that register. </span>
<span id="tl_1010" class="t s3_1010">• </span><span id="tm_1010" class="t s4_1010">If the “load PKRS” VM-entry control is 1, bits 63:32 must be 0 in the IA32_PKRS field. </span>
<span id="tn_1010" class="t s3_1010">• </span><span id="to_1010" class="t s4_1010">If the “load UINV” VM-entry control is 1, bits 15:8 must be 0 in the guest UINV field. </span>
<span id="tp_1010" class="t s5_1010">27.3.1.2 </span><span id="tq_1010" class="t s5_1010">Checks on Guest Segment Registers </span>
<span id="tr_1010" class="t s4_1010">This section specifies the checks on the fields for CS, SS, DS, ES, FS, GS, TR, and LDTR. The following terms are </span>
<span id="ts_1010" class="t s4_1010">used in defining these checks: </span>
<span id="tt_1010" class="t s3_1010">• </span><span id="tu_1010" class="t s4_1010">The guest will be </span><span id="tv_1010" class="t s6_1010">virtual-8086 </span><span id="tw_1010" class="t s4_1010">if the VM flag (bit 17) is 1 in the RFLAGS field in the guest-state area. </span>
<span id="tx_1010" class="t s3_1010">• </span><span id="ty_1010" class="t s4_1010">The guest will be </span><span id="tz_1010" class="t s6_1010">IA-32e mode </span><span id="t10_1010" class="t s4_1010">if the “IA-32e mode guest” VM-entry control is 1. (This is possible only on </span>
<span id="t11_1010" class="t s4_1010">processors that support Intel 64 architecture.) </span>
<span id="t12_1010" class="t s3_1010">• </span><span id="t13_1010" class="t s4_1010">Any one of these registers is said to be </span><span id="t14_1010" class="t s6_1010">usable </span><span id="t15_1010" class="t s4_1010">if the unusable bit (bit 16) is 0 in the access-rights field for that </span>
<span id="t16_1010" class="t s4_1010">register. </span>
<span id="t17_1010" class="t s4_1010">The following are the checks on these fields: </span>
<span id="t18_1010" class="t s3_1010">• </span><span id="t19_1010" class="t s4_1010">Selector fields. </span>
<span id="t1a_1010" class="t s4_1010">— </span><span id="t1b_1010" class="t s4_1010">TR. The TI flag (bit 2) must be 0. </span>
<span id="t1c_1010" class="t s4_1010">— </span><span id="t1d_1010" class="t s4_1010">LDTR. If LDTR is usable, the TI flag (bit 2) must be 0. </span>
<span id="t1e_1010" class="t s4_1010">— </span><span id="t1f_1010" class="t s4_1010">SS. If the guest will not be virtual-8086 and the “unrestricted guest” VM-execution control is 0, the RPL </span>
<span id="t1g_1010" class="t s4_1010">(bits 1:0) must equal the RPL of the selector field for CS. </span>
<span id="t1h_1010" class="t s7_1010">1 </span>
<span id="t1i_1010" class="t s3_1010">• </span><span id="t1j_1010" class="t s4_1010">Base-address fields. </span>
<span id="t1k_1010" class="t s4_1010">— </span><span id="t1l_1010" class="t s4_1010">CS, SS, DS, ES, FS, GS. If the guest will be virtual-8086, the address must be the selector field shifted left </span>
<span id="t1m_1010" class="t s4_1010">4 bits (multiplied by 16). </span>
<span id="t1n_1010" class="t s4_1010">— </span><span id="t1o_1010" class="t s4_1010">The following checks are performed on processors that support Intel 64 architecture: </span>
<span id="t1p_1010" class="t s8_1010">• </span><span id="t1q_1010" class="t s4_1010">TR, FS, GS. The address must be canonical. </span>
<span id="t1r_1010" class="t s8_1010">• </span><span id="t1s_1010" class="t s4_1010">LDTR. If LDTR is usable, the address must be canonical. </span>
<span id="t1t_1010" class="t s8_1010">• </span><span id="t1u_1010" class="t s4_1010">CS. Bits 63:32 of the address must be zero. </span>
<span id="t1v_1010" class="t s8_1010">• </span><span id="t1w_1010" class="t s4_1010">SS, DS, ES. If the register is usable, bits 63:32 of the address must be zero. </span>
<span id="t1x_1010" class="t s3_1010">• </span><span id="t1y_1010" class="t s4_1010">Limit fields for CS, SS, DS, ES, FS, GS. If the guest will be virtual-8086, the field must be 0000FFFFH. </span>
<span id="t1z_1010" class="t s3_1010">• </span><span id="t20_1010" class="t s4_1010">Access-rights fields. </span>
<span id="t21_1010" class="t s4_1010">— </span><span id="t22_1010" class="t s4_1010">CS, SS, DS, ES, FS, GS. </span>
<span id="t23_1010" class="t s8_1010">• </span><span id="t24_1010" class="t s4_1010">If the guest will be virtual-8086, the field must be 000000F3H. This implies the following: </span>
<span id="t25_1010" class="t s4_1010">— </span><span id="t26_1010" class="t s4_1010">Bits 3:0 (Type) must be 3, indicating an expand-up read/write accessed data segment. </span>
<span id="t27_1010" class="t s4_1010">— </span><span id="t28_1010" class="t s4_1010">Bit 4 (S) must be 1. </span>
<span id="t29_1010" class="t s9_1010">1. </span><span id="t2a_1010" class="t s9_1010">“Unrestricted guest” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution </span>
<span id="t2b_1010" class="t s9_1010">controls is 0, VM entry functions as if the “unrestricted guest” VM-execution control were 0. See Section 25.6.2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
