

================================================================
== Vivado HLS Report for 'sc_status_reg_met_out_handle'
================================================================
* Date:           Sat Feb 29 20:04:26 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     1.611|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     26|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     15|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     41|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |egress_out_0          |     +    |      0|  0|  15|           8|           1|
    |icmp_ln879_fu_128_p2  |   icmp   |      0|  0|  11|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  26|          16|           9|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_v_value_phi_fu_106_p4  |  15|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  15|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+---------+---------------+---------+
|      RTL Ports      | Dir | Bits| Protocol| Source Object |  C Type |
+---------------------+-----+-----+---------+---------------+---------+
|status               |  in |   32| ap_none |     status    | pointer |
|ingress_out_0        |  in |    8| ap_none | ingress_out_0 | pointer |
|ingress_out_1        |  in |    8| ap_none | ingress_out_1 | pointer |
|ingress_out_2        |  in |   32| ap_none | ingress_out_2 | pointer |
|egress_out_0         | out |    8|  ap_vld |  egress_out_0 | pointer |
|egress_out_0_ap_vld  | out |    1|  ap_vld |  egress_out_0 | pointer |
|egress_out_1         | out |    8|  ap_vld |  egress_out_1 | pointer |
|egress_out_1_ap_vld  | out |    1|  ap_vld |  egress_out_1 | pointer |
|egress_out_2         | out |   32|  ap_vld |  egress_out_2 | pointer |
|egress_out_2_ap_vld  | out |    1|  ap_vld |  egress_out_2 | pointer |
+---------------------+-----+-----+---------+---------------+---------+

