

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Introduction &mdash; CORE-V Verification Strategy  documentation</title>
  

  
  
  
  

  
  <script type="text/javascript" src="_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
        <script type="text/javascript" src="_static/jquery.js"></script>
        <script type="text/javascript" src="_static/underscore.js"></script>
        <script type="text/javascript" src="_static/doctools.js"></script>
        <script type="text/javascript" src="_static/language_data.js"></script>
    
    <script type="text/javascript" src="_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Verification Planning and Requirements" href="planning_requirements.html" />
    <link rel="prev" title="OpenHW Group CORE-V Verification Strategy" href="index.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: #DDDDDD" >
          

          
            <a href="index.html" class="icon icon-home"> CORE-V Verification Strategy
          

          
            
            <img src="_static/openhw-landscape.svg" class="logo" alt="Logo"/>
          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#license">License</a></li>
<li class="toctree-l2"><a class="reference internal" href="#definition-of-terms">Definition of Terms</a></li>
<li class="toctree-l2"><a class="reference internal" href="#conventions-used-in-this-document">Conventions Used in this Document</a></li>
<li class="toctree-l2"><a class="reference internal" href="#core-v-genealogy">CORE-V Genealogy</a></li>
<li class="toctree-l2"><a class="reference internal" href="#a-note-about-eda-tools">A Note About EDA Tools</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="planning_requirements.html">Verification Planning and Requirements</a></li>
<li class="toctree-l1"><a class="reference internal" href="pulp_verif.html">PULP-Platform Simulation Verification</a></li>
<li class="toctree-l1"><a class="reference internal" href="cv32_env.html">CV32E40P Simulation Testbench and Environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="cv64_env.html">CV64A Simulation Testbench and Environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="sim_tests.html">Simulation Tests in the UVM Environments</a></li>
<li class="toctree-l1"><a class="reference internal" href="formal.html">CORE-V Formal Verification</a></li>
<li class="toctree-l1"><a class="reference internal" href="fpga.html">CORE-V FPGA Prototyping</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">CORE-V Verification Strategy</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="index.html">Docs</a> &raquo;</li>
        
      <li>Introduction</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="_sources/intro.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="introduction">
<h1>Introduction<a class="headerlink" href="#introduction" title="Permalink to this headline">¶</a></h1>
<p>This document captures the methods, verification environment
architectures and tools used to verify the first two members CORE-V
family of RISC-V cores, the CV32E and CV64A.</p>
<p>The OpenHW Group will, together with its Member Companies, execute a
complete, industrial grade pre-silicon verification of the first
generation of CORE-V IP, the CV32E and CV64A cores, including their
execution environment <a class="footnote-reference" href="#id4" id="id1">[1]</a>. Experience has shown that “complete”
verification requires the application of both dynamic (simulation, FPGA
prototyping, emulation) and static (formal) verification techniques. All
of these techniques will be applied to both CV32E and CV64A.</p>
<div class="section" id="license">
<h2>License<a class="headerlink" href="#license" title="Permalink to this headline">¶</a></h2>
<p>Copyright 2020 OpenHW Group.</p>
<p>The document is licensed under the Solderpad Hardware License, Version
2.0 (the “License”); you may not use this document except in compliance
with the License. You may obtain a copy of the License at:</p>
<p><a class="reference external" href="https://solderpad.org/licenses/SHL-2.0/">https://solderpad.org/licenses/SHL-2.0/</a></p>
<p>Unless required by applicable law or agreed to in writing, products
distributed under the License is distributed on an “AS IS” BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</p>
<p>See the License for the specific language governing permissions and
limitations under the License.</p>
</div>
<div class="section" id="definition-of-terms">
<h2>Definition of Terms<a class="headerlink" href="#definition-of-terms" title="Permalink to this headline">¶</a></h2>
<table border="1" class="docutils">
<colgroup>
<col width="16%" />
<col width="84%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">Term</th>
<th class="head">Defintion</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>CORE-V</td>
<td>A family of RISC-V cores developed by the OpenHW Group.
The CV32E and the CV64A are the first two members of that
that family. The CV32E has two planned variants, the
CV32E40P and CV32E40.</td>
</tr>
<tr class="row-odd"><td>Member
Company
(MemberCo)</td>
<td>A company or organization that signs-on with the OpenHW
Group and contributes resources (capital, people,
infrastructure, software tools etc.) to the CORE-V
verification project.</td>
</tr>
<tr class="row-even"><td>Active
Contributor</td>
<td>An employee of a Member Company that has been assigned to
work on an OpenHW Group project.</td>
</tr>
<tr class="row-odd"><td>Instruction
Set
Simulator
(ISS)</td>
<td>A behavioural model of a CPU. An ISS can execute the same
code as a real CPU and will produce the same logical
results as the real thing. Typically only “ISA visible”
state, such as GPRs and CSRs are modelled, and any
internal pipelines of the CPU are abstracted away.</td>
</tr>
<tr class="row-even"><td>ELF</td>
<td>Executable and Linkable Format, is a common standard file
format for executable files. The RISC-V GCC toolchain
compiles C and/or RISC-V Assembly source files into ELF
files.</td>
</tr>
<tr class="row-odd"><td>SDK</td>
<td>Software Developers Toolkit. Also, riscv-gcc-tool-chain.
A set of software tools used to compile C and/or RISC-V
assembler code into an executable format. In the case of
the CV32E and CV64A, this includes the supported RISC-V
ISA compliant instructions, plus a set of XPULP extended
instructions.</td>
</tr>
<tr class="row-even"><td>Verification
Environment</td>
<td>Code, scripts, configuration files and Makefiles used in
pre-silicon verification. Typically a testbench is a
component of the verification environment, but the terms
are often used interchangeably.</td>
</tr>
<tr class="row-odd"><td>Testbench</td>
<td>In UVM verification environments, a testbench is a
SystemVerilog module that instantiates the device under
test plus the SystemVerilog Interfaces that connect to the
environment object. In common usage “testbench” can also
have the same meaning as verification environment.</td>
</tr>
<tr class="row-even"><td>$PROJ_ROOT</td>
<td><p class="first">Local path of a cloned copy of a GitHub repository. An
example to illustrate:</p>
<p>[prompt]$ cd /wrk/greg/openhw</p>
<p>[prompt]$ git clone <a class="reference external" href="https://github.com/openhwgroup/core-v-verif">https://github.com/openhwgroup/core-v-verif</a></p>
<p class="last">Here $PROJ_ROOT is /wrk/greg/openhw/core-v-verif. Note
that this is not a required shell variable – its use in this
document is merely as a reference point for an absolute path to
your working copy.</p>
</td>
</tr>
</tbody>
</table>
</div>
<div class="section" id="conventions-used-in-this-document">
<h2>Conventions Used in this Document<a class="headerlink" href="#conventions-used-in-this-document" title="Permalink to this headline">¶</a></h2>
<p><strong>Bold</strong> type is used for emphasis.</p>
<p>Filenames and filepaths are in italics: <em>./cv32/README.md</em>.</p>
</div>
<div class="section" id="core-v-genealogy">
<h2>CORE-V Genealogy<a class="headerlink" href="#core-v-genealogy" title="Permalink to this headline">¶</a></h2>
<p>The first two members the OpenHW Group’s CORE-V family of RISC-V cores
are the CV32E and CV64A. Currently, two variants of the CV32E are
defined: the CV32E40P and CV32E40. The OpenHW Group’s work builds on
several RISC-V open-source projects, particularly the RI5CY and Ariane
projects from PULP-Platform. CV32E is a derived of the RI5CY
project <a class="footnote-reference" href="#id5" id="id2">[2]</a>, and CV64A is derived from Ariane <a class="footnote-reference" href="#id6" id="id3">[3]</a>. In addition, the
verification environment for CORE-V leverages previous work done by
lowRISC and others for the Ibex project, which is a fork of the
PULP-Platform’s zero-riscy core.</p>
<p>This is germane to this discussion because the architecture and
implement of the verification environments for both CV32E and CV64A are
strongly influenced by the development history of these cores. This is
discussed in more detailed in <a class="reference internal" href="pulp_verif.html#pulp-verif"><span class="std std-ref">PULP-Platform Simulation Verification</span></a>.</p>
<p>Unless otherwise noted, the “previous generation” verification
environments discussed in this document come from one of the following
master branches in GitHub:</p>
<p><strong>RI5CY</strong>:<a class="reference external" href="https://github.com/pulp-platform/riscv/tree/master/tb/core">https://github.com/pulp-platform/riscv/tree/master/tb/core</a></p>
<p><strong>Ariane</strong>:<a class="reference external" href="https://github.com/pulp-platform/ariane/tree/master/tb">https://github.com/pulp-platform/ariane/tree/master/tb</a></p>
<p><strong>Ibex</strong>:<a class="reference external" href="https://github.com/lowRISC/ibex/tree/master/dv">https://github.com/lowRISC/ibex/tree/master/dv</a></p>
</div>
<div class="section" id="a-note-about-eda-tools">
<h2>A Note About EDA Tools<a class="headerlink" href="#a-note-about-eda-tools" title="Permalink to this headline">¶</a></h2>
<p>The CORE-V family of cores are open-source, under the terms of the
Solderpad Hardware License, Version 2.0. This does not imply that the
tools required to develop, verify and implement CORE-V cores are
themselves open-source. This applies to both the EDA tools such as
simulators, and specific verification components, such as Instruction
Set Simulators.</p>
<p>Often asked questions are “which tools does OpenHW support?”, or “can I
use an open-source simulator to compile/run a CORE-V testbench?”. The
short answer is that the CORE-V testbenches require the use of IEEE-1800
(2017) or newer SystemVerilog tools and that this almost certainly means
that non-commercial, open-source Verilog and SystemVerilog
compiler/simulators will not be able to compile/run a CORE-V testbench.</p>
<p>CORE-V verification projects are intended to meet the needs of
Industrial users and will therefore use the tools and methodologies
currently in wide-spread industrial use, such as the full SystemVerilog
language, UVM-1.2, SVA, plus code, functional and assertion coverage.
For these reasons users of CORE-V verification environments will need to
have access to commercial simulation and/or formal verification tools.</p>
<p>For historical reasons, the “core” testbench of the CV32E40P runs
using Verilator, an open-source software tool which translates a subset
of the SystemVerilog language to a C++ or SystemC cycle-accurate
behavioural model. Continued support for Verilator will be on a
best-effort basis, and the “core” testbench is not considered a production
verification environment that is capable of fully verifying the CV32 cores.</p>
<p>The specific EDA SystemVerilog simulators used by OpenHW are Metrics
<strong>dsim</strong> and Cadence <strong>Xcelium</strong>, so its a very safe bet that the
Makefiles will always support rules to compile/simulate with these
tools. Use of other commercial tools is predicated on community interest
and support.</p>
<table class="docutils footnote" frame="void" id="id4" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id1">[1]</a></td><td>Memory interfaces, Debug&amp;Trace capability, Interrupts, etc.</td></tr>
</tbody>
</table>
<table class="docutils footnote" frame="void" id="id5" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id2">[2]</a></td><td>Note that CV32E is not a fork of RI5CY. Rather, the GitHub repository
<a class="reference external" href="https://github.com/pulp-platform/riscv">https://github.com/pulp-platform/riscv</a> was moved to
<a class="reference external" href="https://github.com/openhwgroup/core-v-cores">https://github.com/openhwgroup/core-v-cores</a>.</td></tr>
</tbody>
</table>
<table class="docutils footnote" frame="void" id="id6" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id3">[3]</a></td><td>CV64A is not forks of the Ariane. The GitHub repository
<a class="reference external" href="https://github.com/pulp-platform/ariane">https://github.com/pulp-platform/ariane</a> was moved to
<a class="reference external" href="https://github.com/openhwgroup/core-v-cores">https://github.com/openhwgroup/core-v-cores</a>.</td></tr>
</tbody>
</table>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="planning_requirements.html" class="btn btn-neutral float-right" title="Verification Planning and Requirements" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="index.html" class="btn btn-neutral float-left" title="OpenHW Group CORE-V Verification Strategy" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2020, OpenHW Group

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>