`timescale 1ns / 1ps

module MAC(
    input clk,
    input B,
    input C,
    input start,
    output A,
    output Bout,
    output Cout,
    output reg done = 1
    );
    
    
    
    
endmodule