<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: memss_proc_2_ctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_memss_proc_2_ctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_memss_proc_2_ctrl')">memss_proc_2_ctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.92</td>
<td class="s7 cl rt"><a href="mod637.html#Line" > 76.27</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod637.html#Toggle" >  7.50</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod637.html#Branch" > 48.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/memss_proc_2_stp.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/memss_proc_2_stp.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod637.html#inst_tag_31298"  onclick="showContent('inst_tag_31298')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl</a></td>
<td class="s4 cl rt"> 43.92</td>
<td class="s7 cl rt"><a href="mod637.html#Line" > 76.27</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod637.html#Toggle" >  7.50</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod637.html#Branch" > 48.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_memss_proc_2_ctrl'>
<hr>
<a name="inst_tag_31298"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_31298" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_sms_memss_proc_2_sms_2_stp.U_memss_proc_2_ctrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.92</td>
<td class="s7 cl rt"><a href="mod637.html#Line" > 76.27</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod637.html#Toggle" >  7.50</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod637.html#Branch" > 48.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.04</td>
<td class="s7 cl rt"> 76.27</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.84</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 18.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.57</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1091.html#inst_tag_69123" >vl_sms_memss_proc_2_sms_2_stp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod767_12.html#inst_tag_33768" id="tag_urg_inst_33768">U_memss_proc_2_algosel_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_12.html#inst_tag_33767" id="tag_urg_inst_33767">U_memss_proc_2_prid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod767_12.html#inst_tag_33769" id="tag_urg_inst_33769">U_memss_proc_2_serinm_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_memss_proc_2_ctrl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod637.html" >memss_proc_2_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>59</td><td>45</td><td>76.27</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1762</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1766</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1776</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1787</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1792</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>1800</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>1812</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1824</td><td>11</td><td>6</td><td>54.55</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1839</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1847</td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1872</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1761                        always_comb begin
1762       1/1                  wr_currerr_nxt = wr_currerr;
1763                        end
1764                    
1765                        always_comb
1766       1/1                  if (run_instr) begin
1767       <font color = "red">0/1     ==>              current_error_nxt = |wr_currerr_r;</font>
1768                            end
1769                            else begin
1770       1/1                      current_error_nxt = 1'b0;
1771                            end  
1772                    
1773                        // :: SONE Error status flag
1774                    
1775                        always_comb begin
1776       1/1                  if (run_instr &amp; p_update_wir | status_capt_int &amp; ready_r)
1777       <font color = "red">0/1     ==>            sone_error_nxt = 1'b0;</font>
1778       1/1                  else if (set_sone_error | terminate_bist)
1779       <font color = "red">0/1     ==>            sone_error_nxt = 1'b1;</font>
1780                            else
1781       1/1                    sone_error_nxt = sone_error_r;
1782                        end
1783                    
1784                        // :: SMS Ready FF
1785                    
1786                        always_comb
1787       1/1                  ready_nxt = bist_ready &amp; bistfsm_ready;
1788                    
1789                        // :: SMS Fail FF
1790                    
1791                        always_comb
1792       1/1                  if ((m_instr == BIST_RUN) | (m_instr == DIAG_RUN) | (m_instr == BIRA_RUN) | (m_instr == FBIST_RUN) | (m_instr == FBIRA_RUN))
1793       <font color = "red">0/1     ==>              fail_nxt = bist_error;</font>
1794                            else
1795       1/1                      fail_nxt = fail_r;
1796                    
1797                        // :: SMS Exec_flag FF
1798                    
1799                        always_comb begin
1800       1/1                  if ((p_update_wir &amp; run_instr) | status_capt_int | terminate_bist)
1801       <font color = "red">0/1     ==>              exec_flag_nxt = 1'b0;</font>
1802       1/1                  else if (exec_flag_set)
1803       <font color = "red">0/1     ==>                   exec_flag_nxt = 1'b1;</font>
1804                            else
1805       1/1                      exec_flag_nxt = exec_flag_r;
1806                        end
1807                    
1808                    
1809                        // :: Component ID register
1810                    
1811                        always_comb begin
1812       1/1                  if (m_instr == ID_SEL)
1813       <font color = "red">0/1     ==>              if (proc_id_se)</font>
1814       <font color = "red">0/1     ==>                  proc_id_nxt = {proc_id_buf_r[6:0], proc_id_si};</font>
1815                                else
1816       <font color = "red">0/1     ==>                  proc_id_nxt = proc_id_buf_r;</font>
1817                            else
1818       1/1                      proc_id_nxt = 8'd95;
1819                        end
1820                    
1821                        // :: Test Algorithm Source Register
1822                    
1823                        always_comb begin
1824       1/1                  if (algo_rst)
1825       <font color = "red">0/1     ==>              algo_sel_nxt = 2'd0;</font>
1826       1/1                  else if (algo_sel_se)
1827       <font color = "red">0/1     ==>              algo_sel_nxt = {algo_sel_buf_r[0], algo_sel_si};</font>
1828       1/1                  else if (m_smart_bist_en)
1829       <font color = "red">0/1     ==>              algo_sel_nxt = par_algo_sel_int;</font>
1830       1/1                  else if (m_instr == TBOX_SEL)
1831       <font color = "red">0/1     ==>                   algo_sel_nxt = 2'd2;</font>
1832       1/1                  else if (m_instr == TREG_SEL)
1833       <font color = "red">0/1     ==>                   algo_sel_nxt = 2'd3;</font>
1834                            else
1835       1/1                      algo_sel_nxt = algo_sel_buf_r;
1836                        end
1837                    
1838                        always_ff @(posedge tclk_sms or negedge rst_sms) begin
1839       1/1                  if (!rst_sms)
1840       1/1                    proc_id_r         &lt;=  8'd95;
1841                            else
1842       1/1                    proc_id_r         &lt;=  proc_id_nxt;
1843                        end
1844                              
1845                            
1846                        always_ff @(posedge tclk_sms or negedge rst_sms) begin
1847       1/1                  if (!rst_sms) begin
1848       1/1                      ready_r              &lt;=  1'b0;
1849       1/1                      ready_pip            &lt;=  1'b0;
1850       1/1                      fail_r               &lt;=  1'b0;
1851       1/1                      exec_flag_r          &lt;=  1'b0;
1852       1/1                      sone_error_r         &lt;=  1'b0;
1853       1/1                      wr_currerr_r         &lt;=  1'd0;
1854       1/1                      current_error_r      &lt;=  1'b0;
1855       1/1                      p_update_wir         &lt;=  1'b0;
1856       1/1                      serin_mode_r         &lt;=  1'b0;
1857                            end
1858                            else begin
1859       1/1                      ready_r              &lt;=  ready_nxt;
1860       1/1                      ready_pip            &lt;=  ready_r;
1861       1/1                      fail_r               &lt;=  fail_nxt;
1862       1/1                      exec_flag_r          &lt;=  exec_flag_nxt;
1863       1/1                      sone_error_r         &lt;=  sone_error_nxt;
1864       1/1                      wr_currerr_r         &lt;=  wr_currerr_nxt;
1865       1/1                      current_error_r      &lt;=  current_error_nxt;
1866       1/1                      p_update_wir         &lt;=  pulse_update_wir;
1867       1/1                      serin_mode_r         &lt;=  serin_mode_dec;
1868                              end
1869                        end
1870                    
1871                        always_ff @(posedge tclk_sms or negedge rst_sms) begin
1872       1/1                  if (!rst_sms) begin
1873       1/1                      algo_sel_r &lt;=  2'd0;
1874                            end
1875                            else begin
1876       1/1                      algo_sel_r &lt;=  algo_sel_nxt;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod637.html" >memss_proc_2_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">33</td>
<td class="rt">3</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">80</td>
<td class="rt">6</td>
<td class="rt">7.50  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">40</td>
<td class="rt">3</td>
<td class="rt">7.50  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">40</td>
<td class="rt">3</td>
<td class="rt">7.50  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">33</td>
<td class="rt">3</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">80</td>
<td class="rt">6</td>
<td class="rt">7.50  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">40</td>
<td class="rt">3</td>
<td class="rt">7.50  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">40</td>
<td class="rt">3</td>
<td class="rt">7.50  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>m_instr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pulse_update_wir</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>terminate_bist</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bist_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bistfsm_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bist_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_currerr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>status_capt_int</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>proc_id_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>proc_id_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>set_sone_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>algo_sel_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>algo_sel_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>m_smart_bist_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>par_algo_sel_int[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>serin_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tboxfsm_hw_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>treg_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>treg_exec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fast_bist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>algo_sel_so</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>start_bist</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tbox_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sone_incr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>current_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>proc_id_so</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>algo_sel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_fail_sms</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_ready_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_sone_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_exec_flag</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod637.html" >memss_proc_2_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">12</td>
<td class="rt">48.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1766</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1776</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">1792</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1800</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">1812</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">1824</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1839</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1847</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1872</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1766               if (run_instr) begin
                   <font color = "red">-1-</font>  
1767                   current_error_nxt = |wr_currerr_r;
           <font color = "red">            ==></font>
1768               end
1769               else begin
1770                   current_error_nxt = 1'b0;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1776               if (run_instr & p_update_wir | status_capt_int & ready_r)
                   <font color = "red">-1-</font>  
1777                 sone_error_nxt = 1'b0;
           <font color = "red">          ==></font>
1778               else if (set_sone_error | terminate_bist)
                        <font color = "red">-2-</font>  
1779                 sone_error_nxt = 1'b1;
           <font color = "red">          ==></font>
1780               else
1781                 sone_error_nxt = sone_error_r;
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1792               if ((m_instr == BIST_RUN) | (m_instr == DIAG_RUN) | (m_instr == BIRA_RUN) | (m_instr == FBIST_RUN) | (m_instr == FBIRA_RUN))
                   <font color = "red">-1-</font>  
1793                   fail_nxt = bist_error;
           <font color = "red">            ==></font>
1794               else
1795                   fail_nxt = fail_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1800               if ((p_update_wir & run_instr) | status_capt_int | terminate_bist)
                   <font color = "red">-1-</font>  
1801                   exec_flag_nxt = 1'b0;
           <font color = "red">            ==></font>
1802               else if (exec_flag_set)
                        <font color = "red">-2-</font>  
1803                        exec_flag_nxt = 1'b1;
           <font color = "red">                 ==></font>
1804               else
1805                   exec_flag_nxt = exec_flag_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1812               if (m_instr == ID_SEL)
                   <font color = "red">-1-</font>  
1813                   if (proc_id_se)
                       <font color = "red">-2-</font>  
1814                       proc_id_nxt = {proc_id_buf_r[6:0], proc_id_si};
           <font color = "red">                ==></font>
1815                   else
1816                       proc_id_nxt = proc_id_buf_r;
           <font color = "red">                ==></font>
1817               else
1818                   proc_id_nxt = 8'd95;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1824               if (algo_rst)
                   <font color = "red">-1-</font>  
1825                   algo_sel_nxt = 2'd0;
           <font color = "red">            ==></font>
1826               else if (algo_sel_se)
                        <font color = "red">-2-</font>  
1827                   algo_sel_nxt = {algo_sel_buf_r[0], algo_sel_si};
           <font color = "red">            ==></font>
1828               else if (m_smart_bist_en)
                        <font color = "red">-3-</font>  
1829                   algo_sel_nxt = par_algo_sel_int;
           <font color = "red">            ==></font>
1830               else if (m_instr == TBOX_SEL)
                        <font color = "red">-4-</font>  
1831                        algo_sel_nxt = 2'd2;
           <font color = "red">                 ==></font>
1832               else if (m_instr == TREG_SEL)
                        <font color = "red">-5-</font>  
1833                        algo_sel_nxt = 2'd3;
           <font color = "red">                 ==></font>
1834               else
1835                   algo_sel_nxt = algo_sel_buf_r;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1839               if (!rst_sms)
                   <font color = "green">-1-</font>  
1840                 proc_id_r         <=  8'd95;
           <font color = "green">          ==></font>
1841               else
1842                 proc_id_r         <=  proc_id_nxt;
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1847               if (!rst_sms) begin
                   <font color = "green">-1-</font>  
1848                   ready_r              <=  1'b0;
           <font color = "green">            ==></font>
1849                   ready_pip            <=  1'b0;
1850                   fail_r               <=  1'b0;
1851                   exec_flag_r          <=  1'b0;
1852                   sone_error_r         <=  1'b0;
1853                   wr_currerr_r         <=  1'd0;
1854                   current_error_r      <=  1'b0;
1855                   p_update_wir         <=  1'b0;
1856                   serin_mode_r         <=  1'b0;
1857               end
1858               else begin
1859                   ready_r              <=  ready_nxt;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1872               if (!rst_sms) begin
                   <font color = "green">-1-</font>  
1873                   algo_sel_r <=  2'd0;
           <font color = "green">            ==></font>
1874               end
1875               else begin
1876                   algo_sel_r <=  algo_sel_nxt;
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_31298">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_memss_proc_2_ctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
