<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml testbench.twx testbench.ncd -o testbench.twr testbench.pcf
-ucf spartan6.ucf

</twCmdLine><twDesign>testbench.ncd</twDesign><twDesignPath>testbench.ncd</twDesignPath><twPCF>testbench.pcf</twPCF><twPcfPath>testbench.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLK = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_CLK = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="mydcm1/pll_base_inst/PLL_ADV/CLKIN1" logResource="mydcm1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="mydcm1/pll_base_inst/PLL_ADV/CLKIN1" logResource="mydcm1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="8.148" period="10.000" constraintValue="10.000" deviceLimit="1.852" freqLimit="539.957" physResource="mydcm1/pll_base_inst/PLL_ADV/CLKIN1" logResource="mydcm1/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_mydcm1_clkout0 = PERIOD TIMEGRP &quot;mydcm1_clkout0&quot; TS_CLK / 0.25 HIGH 50%;</twConstName><twItemCnt>9429847</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3712</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.888</twMinPer></twConstHead><twPathRptBanner iPaths="49425" iCriticalPaths="0" sType="EndPoint">Paths for end point rsrc1/rsrccreg/c_16 (SLICE_X11Y47.B3), 49425 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.112</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd3_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_16</twDest><twTotPathDel>19.773</twTotPathDel><twClkSkew dest = "0.546" src = "0.537">-0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd3_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_16</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X13Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X13Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3_3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/_n0528_inv</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;7&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;1114</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux30_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.280</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_81</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_82</twComp><twBEL>rsrc1/rsrcregfile/mux30_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux30_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.355</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out81</twComp><twBEL>rsrc1/cpu_bus&lt;8&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>rsrc1/cpu_bus&lt;8&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out81</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2011</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out201</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;0&gt;4</twComp><twBEL>rsrc1/rsrcalu/Mmux_bshl811</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>rsrc1/rsrcalu/Mmux_bshl81</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out14</twComp><twBEL>rsrc1/rsrcalu/c&lt;16&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>N222</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;17&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;16&gt;6</twBEL><twBEL>rsrc1/rsrccreg/c_16</twBEL></twPathDel><twLogDel>3.107</twLogDel><twRouteDel>16.666</twRouteDel><twTotDel>19.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.196</twSlack><twSrc BELType="FF">rsrc1/rsrcirreg/ir_30_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_16</twDest><twTotPathDel>19.689</twTotPathDel><twClkSkew dest = "0.546" src = "0.537">-0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrcirreg/ir_30_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_16</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X12Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X12Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrcirreg/ir_30_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/_n0528_inv</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;7&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;1114</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux30_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.280</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_81</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_82</twComp><twBEL>rsrc1/rsrcregfile/mux30_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux30_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.355</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out81</twComp><twBEL>rsrc1/cpu_bus&lt;8&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>rsrc1/cpu_bus&lt;8&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out81</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2011</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out201</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;0&gt;4</twComp><twBEL>rsrc1/rsrcalu/Mmux_bshl811</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>rsrc1/rsrcalu/Mmux_bshl81</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out14</twComp><twBEL>rsrc1/rsrcalu/c&lt;16&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>N222</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;17&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;16&gt;6</twBEL><twBEL>rsrc1/rsrccreg/c_16</twBEL></twPathDel><twLogDel>3.163</twLogDel><twRouteDel>16.526</twRouteDel><twTotDel>19.689</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.245</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd1_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_16</twDest><twTotPathDel>19.615</twTotPathDel><twClkSkew dest = "0.271" src = "0.287">0.016</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd1_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_16</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X9Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1_4</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/_n0528_inv</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;7&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;1114</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux30_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.280</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_81</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_82</twComp><twBEL>rsrc1/rsrcregfile/mux30_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux30_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.355</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out81</twComp><twBEL>rsrc1/cpu_bus&lt;8&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>rsrc1/cpu_bus&lt;8&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out81</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2011</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out201</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;0&gt;4</twComp><twBEL>rsrc1/rsrcalu/Mmux_bshl811</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>rsrc1/rsrcalu/Mmux_bshl81</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out14</twComp><twBEL>rsrc1/rsrcalu/c&lt;16&gt;6_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y47.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>N222</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;17&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;16&gt;6</twBEL><twBEL>rsrc1/rsrccreg/c_16</twBEL></twPathDel><twLogDel>3.107</twLogDel><twRouteDel>16.508</twRouteDel><twTotDel>19.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="38818" iCriticalPaths="0" sType="EndPoint">Paths for end point rsrc1/rsrccreg/c_8 (SLICE_X7Y43.A2), 38818 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.307</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd3_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_8</twDest><twTotPathDel>19.581</twTotPathDel><twClkSkew dest = "0.549" src = "0.537">-0.012</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd3_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_8</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X13Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X13Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3_3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/gra</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcregfile/reg23&lt;27&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;0&gt;11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.487</twDelInfo><twComp>rsrc1/rsrcregfile/Mmux_mux_out&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcregfile/mux3_82</twComp><twBEL>rsrc1/rsrcregfile/mux3_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>rsrc1/rsrcregfile/mux3_82</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>rsrc1/rsrcregfile/mux3_82</twComp><twBEL>rsrc1/rsrcregfile/mux3_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux3_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out21</twComp><twBEL>rsrc1/cpu_bus&lt;12&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>rsrc1/cpu_bus&lt;12&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>io1/reg16&lt;1&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out1921</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out192</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N364</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;521</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N367</twComp><twBEL>rsrc1/rsrcalu/c&lt;8&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;8&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;9&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;8&gt;9</twBEL><twBEL>rsrc1/rsrccreg/c_8</twBEL></twPathDel><twLogDel>3.137</twLogDel><twRouteDel>16.444</twRouteDel><twTotDel>19.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.387</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd3_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_8</twDest><twTotPathDel>19.501</twTotPathDel><twClkSkew dest = "0.549" src = "0.537">-0.012</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd3_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_8</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X13Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X13Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3_3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/gra</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcregfile/reg23&lt;27&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;0&gt;11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.A5</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.440</twDelInfo><twComp>rsrc1/rsrcregfile/Mmux_mux_out&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcregfile/mux3_82</twComp><twBEL>rsrc1/rsrcregfile/mux3_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrcregfile/mux3_91</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>rsrc1/rsrcregfile/mux3_82</twComp><twBEL>rsrc1/rsrcregfile/mux3_2_f7_G</twBEL><twBEL>rsrc1/rsrcregfile/mux3_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out21</twComp><twBEL>rsrc1/cpu_bus&lt;12&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>rsrc1/cpu_bus&lt;12&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>io1/reg16&lt;1&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out1921</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out192</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N364</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;521</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N367</twComp><twBEL>rsrc1/rsrcalu/c&lt;8&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;8&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;9&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;8&gt;9</twBEL><twBEL>rsrc1/rsrccreg/c_8</twBEL></twPathDel><twLogDel>3.130</twLogDel><twRouteDel>16.371</twRouteDel><twTotDel>19.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.391</twSlack><twSrc BELType="FF">rsrc1/rsrcirreg/ir_30_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_8</twDest><twTotPathDel>19.497</twTotPathDel><twClkSkew dest = "0.549" src = "0.537">-0.012</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrcirreg/ir_30_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_8</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X12Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X12Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrcirreg/ir_30_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/gra</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcregfile/reg23&lt;27&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;0&gt;11_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">4.487</twDelInfo><twComp>rsrc1/rsrcregfile/Mmux_mux_out&lt;0&gt;111</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcregfile/mux3_82</twComp><twBEL>rsrc1/rsrcregfile/mux3_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y23.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>rsrc1/rsrcregfile/mux3_82</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y23.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>rsrc1/rsrcregfile/mux3_82</twComp><twBEL>rsrc1/rsrcregfile/mux3_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux3_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.438</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out21</twComp><twBEL>rsrc1/cpu_bus&lt;12&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.C5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>rsrc1/cpu_bus&lt;12&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y41.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>io1/reg16&lt;1&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out1921</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out192</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N364</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;521</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y53.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.190</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;24&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N367</twComp><twBEL>rsrc1/rsrcalu/c&lt;8&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y43.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;8&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;9&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;8&gt;9</twBEL><twBEL>rsrc1/rsrccreg/c_8</twBEL></twPathDel><twLogDel>3.193</twLogDel><twRouteDel>16.304</twRouteDel><twTotDel>19.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="49212" iCriticalPaths="0" sType="EndPoint">Paths for end point rsrc1/rsrccreg/c_30 (SLICE_X9Y49.A4), 49212 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.451</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd3_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_30</twDest><twTotPathDel>19.497</twTotPathDel><twClkSkew dest = "0.609" src = "0.537">-0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd3_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_30</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X13Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X13Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3_3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.233</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/_n0528_inv</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;7&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;1114</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux30_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.280</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_81</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_82</twComp><twBEL>rsrc1/rsrcregfile/mux30_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux30_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.355</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out81</twComp><twBEL>rsrc1/cpu_bus&lt;8&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>rsrc1/cpu_bus&lt;8&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/cpu_bus&lt;7&gt;LogicTrst1</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out221</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out24</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;12</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;13</twBEL><twBEL>rsrc1/rsrccreg/c_30</twBEL></twPathDel><twLogDel>2.997</twLogDel><twRouteDel>16.500</twRouteDel><twTotDel>19.497</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.535</twSlack><twSrc BELType="FF">rsrc1/rsrcirreg/ir_30_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_30</twDest><twTotPathDel>19.413</twTotPathDel><twClkSkew dest = "0.609" src = "0.537">-0.072</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrcirreg/ir_30_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_30</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X12Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X12Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrcirreg/ir_30_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/_n0528_inv</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;7&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;1114</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux30_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.280</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_81</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_82</twComp><twBEL>rsrc1/rsrcregfile/mux30_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux30_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.355</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out81</twComp><twBEL>rsrc1/cpu_bus&lt;8&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>rsrc1/cpu_bus&lt;8&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/cpu_bus&lt;7&gt;LogicTrst1</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out221</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out24</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;12</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;13</twBEL><twBEL>rsrc1/rsrccreg/c_30</twBEL></twPathDel><twLogDel>3.053</twLogDel><twRouteDel>16.360</twRouteDel><twTotDel>19.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.579</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd1_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_30</twDest><twTotPathDel>19.339</twTotPathDel><twClkSkew dest = "0.609" src = "0.567">-0.042</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd1_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_30</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X9Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1_4</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>rsrc1/rsrcirreg/ir_30_2</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/_n0528_inv</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y21.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.042</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;7&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">3.891</twDelInfo><twComp>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;1114</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcregfile/reg28&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux30_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.280</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_81</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>rsrc1/rsrcregfile/mux30_82</twComp><twBEL>rsrc1/rsrcregfile/mux30_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux30_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.355</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y47.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out81</twComp><twBEL>rsrc1/cpu_bus&lt;8&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>rsrc1/cpu_bus&lt;8&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rsrc1/cpu_bus&lt;7&gt;LogicTrst1</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2211</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out221</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out24</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1711</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out24</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;12</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;13</twBEL><twBEL>rsrc1/rsrccreg/c_30</twBEL></twPathDel><twLogDel>2.997</twLogDel><twRouteDel>16.342</twRouteDel><twTotDel>19.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mydcm1_clkout0 = PERIOD TIMEGRP &quot;mydcm1_clkout0&quot; TS_CLK / 0.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.ADDRA9), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.363</twSlack><twSrc BELType="FF">rsrc1/rsrcmareg/address_9</twSrc><twDest BELType="RAM">hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.368</twTotPathDel><twClkSkew dest = "0.110" src = "0.105">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmareg/address_9</twSrc><twDest BELType='RAM'>hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X3Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;11&gt;</twComp><twBEL>rsrc1/rsrcmareg/address_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.ADDRA9</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.236</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.368</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.372</twSlack><twSrc BELType="FF">rsrc1/rsrcmareg/address_8</twSrc><twDest BELType="RAM">hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "0.110" src = "0.105">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmareg/address_8</twSrc><twDest BELType='RAM'>hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X3Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;11&gt;</twComp><twBEL>rsrc1/rsrcmareg/address_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.245</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y18.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.396</twSlack><twSrc BELType="FF">rsrc1/rsrcmareg/address_5</twSrc><twDest BELType="RAM">hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew dest = "0.113" src = "0.102">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmareg/address_5</twSrc><twDest BELType='RAM'>hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X5Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;7&gt;</twComp><twBEL>rsrc1/rsrcmareg/address_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y18.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y18.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>hdmi1/my_text_ram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk_out1</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_mydcm1_clkout0 = PERIOD TIMEGRP &quot;mydcm1_clkout0&quot; TS_CLK / 0.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="sram1/Mram_myarray1/CLKA" logResource="sram1/Mram_myarray1/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="clk_out1"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="sram1/Mram_myarray1/CLKB" logResource="sram1/Mram_myarray1/CLKB" locationPin="RAMB16_X0Y22.CLKB" clockNet="clk_out1"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="sram1/Mram_myarray2/CLKA" logResource="sram1/Mram_myarray2/CLKA" locationPin="RAMB16_X0Y26.CLKA" clockNet="clk_out1"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLK = PERIOD &quot;clk&quot; 10 ns HIGH 50 %;" ScopeName="">TS_mydcm1_clkout2 = PERIOD TIMEGRP &quot;mydcm1_clkout2&quot; TS_CLK / 2.5 HIGH 50%;</twConstName><twItemCnt>88</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>73</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.023</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi1/TMDS_shift_red_4 (SLICE_X7Y9.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.977</twSlack><twSrc BELType="FF">hdmi1/encode_R/TMDS_6</twSrc><twDest BELType="FF">hdmi1/TMDS_shift_red_4</twDest><twTotPathDel>2.254</twTotPathDel><twClkSkew dest = "1.262" src = "1.787">0.525</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.244</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi1/encode_R/TMDS_6</twSrc><twDest BELType='FF'>hdmi1/TMDS_shift_red_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X6Y10.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;8&gt;</twComp><twBEL>hdmi1/encode_R/TMDS_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y9.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.477</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>hdmi1/TMDS_shift_red&lt;8&gt;</twComp><twBEL>hdmi1/GND_280_o_TMDS_green[9]_mux_23_OUT&lt;4&gt;1</twBEL><twBEL>hdmi1/TMDS_shift_red_4</twBEL></twPathDel><twLogDel>0.777</twLogDel><twRouteDel>1.477</twRouteDel><twTotDel>2.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk_out3</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi1/TMDS_shift_red_2 (SLICE_X6Y9.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.046</twSlack><twSrc BELType="FF">hdmi1/encode_R/TMDS_6</twSrc><twDest BELType="FF">hdmi1/TMDS_shift_red_2</twDest><twTotPathDel>2.185</twTotPathDel><twClkSkew dest = "1.262" src = "1.787">0.525</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.244</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi1/encode_R/TMDS_6</twSrc><twDest BELType='FF'>hdmi1/TMDS_shift_red_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X6Y10.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;8&gt;</twComp><twBEL>hdmi1/encode_R/TMDS_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.517</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y9.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>hdmi1/TMDS_shift_green&lt;0&gt;</twComp><twBEL>hdmi1/GND_280_o_TMDS_green[9]_mux_23_OUT&lt;2&gt;1</twBEL><twBEL>hdmi1/TMDS_shift_red_2</twBEL></twPathDel><twLogDel>0.668</twLogDel><twRouteDel>1.517</twRouteDel><twTotDel>2.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk_out3</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi1/TMDS_shift_blue_1 (SLICE_X4Y16.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.060</twSlack><twSrc BELType="FF">hdmi1/encode_B/TMDS_7</twSrc><twDest BELType="FF">hdmi1/TMDS_shift_blue_1</twDest><twTotPathDel>2.174</twTotPathDel><twClkSkew dest = "1.211" src = "1.733">0.522</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.244</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hdmi1/encode_B/TMDS_7</twSrc><twDest BELType='FF'>hdmi1/TMDS_shift_blue_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X5Y17.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hdmi1/encode_B/TMDS&lt;8&gt;</twComp><twBEL>hdmi1/encode_B/TMDS_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.494</twDelInfo><twComp>hdmi1/encode_B/TMDS&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>hdmi1/TMDS_shift_blue&lt;5&gt;</twComp><twBEL>hdmi1/Mmux_GND_280_o_TMDS_blue[9]_mux_24_OUT21</twBEL><twBEL>hdmi1/TMDS_shift_blue_1</twBEL></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>1.494</twRouteDel><twTotDel>2.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">clk_out3</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mydcm1_clkout2 = PERIOD TIMEGRP &quot;mydcm1_clkout2&quot; TS_CLK / 2.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi1/TMDS_shift_red_8 (SLICE_X7Y9.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">hdmi1/encode_R/TMDS_8</twSrc><twDest BELType="FF">hdmi1/TMDS_shift_red_8</twDest><twTotPathDel>0.567</twTotPathDel><twClkSkew dest = "1.090" src = "0.768">-0.322</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.244</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi1/encode_R/TMDS_8</twSrc><twDest BELType='FF'>hdmi1/TMDS_shift_red_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X6Y10.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;8&gt;</twComp><twBEL>hdmi1/encode_R/TMDS_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y9.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y9.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>hdmi1/TMDS_shift_red&lt;8&gt;</twComp><twBEL>hdmi1/GND_280_o_TMDS_green[9]_mux_23_OUT&lt;8&gt;1</twBEL><twBEL>hdmi1/TMDS_shift_red_8</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.152</twRouteDel><twTotDel>0.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_out3</twDestClk><twPctLog>73.2</twPctLog><twPctRoute>26.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi1/TMDS_shift_red_5 (SLICE_X7Y9.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.002</twSlack><twSrc BELType="FF">hdmi1/encode_R/TMDS_7</twSrc><twDest BELType="FF">hdmi1/TMDS_shift_red_5</twDest><twTotPathDel>0.568</twTotPathDel><twClkSkew dest = "1.090" src = "0.768">-0.322</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.244</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi1/encode_R/TMDS_7</twSrc><twDest BELType='FF'>hdmi1/TMDS_shift_red_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X6Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;8&gt;</twComp><twBEL>hdmi1/encode_R/TMDS_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y9.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y9.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>hdmi1/TMDS_shift_red&lt;8&gt;</twComp><twBEL>hdmi1/GND_280_o_TMDS_green[9]_mux_23_OUT&lt;5&gt;1</twBEL><twBEL>hdmi1/TMDS_shift_red_5</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_out3</twDestClk><twPctLog>62.5</twPctLog><twPctRoute>37.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hdmi1/TMDS_shift_red_1 (SLICE_X7Y9.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">hdmi1/encode_R/TMDS_7</twSrc><twDest BELType="FF">hdmi1/TMDS_shift_red_1</twDest><twTotPathDel>0.628</twTotPathDel><twClkSkew dest = "1.090" src = "0.768">-0.322</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.237" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.244</twClkUncert><twDetPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi1/encode_R/TMDS_7</twSrc><twDest BELType='FF'>hdmi1/TMDS_shift_red_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X6Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;8&gt;</twComp><twBEL>hdmi1/encode_R/TMDS_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y9.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.213</twDelInfo><twComp>hdmi1/encode_R/TMDS&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y9.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>hdmi1/TMDS_shift_red&lt;8&gt;</twComp><twBEL>hdmi1/GND_280_o_TMDS_green[9]_mux_23_OUT&lt;1&gt;1</twBEL><twBEL>hdmi1/TMDS_shift_red_1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.213</twRouteDel><twTotDel>0.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_out3</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_mydcm1_clkout2 = PERIOD TIMEGRP &quot;mydcm1_clkout2&quot; TS_CLK / 2.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tbcper_I" slack="2.270" period="4.000" constraintValue="4.000" deviceLimit="1.730" freqLimit="578.035" physResource="mydcm1/clkout3_buf/I0" logResource="mydcm1/clkout3_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="mydcm1/clkout2"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tcp" slack="3.570" period="4.000" constraintValue="4.000" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmi1/TMDS_shift_green&lt;0&gt;/CLK" logResource="hdmi1/TMDS_shift_red_2/CK" locationPin="SLICE_X6Y9.CLK" clockNet="clk_out3"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tcp" slack="3.570" period="4.000" constraintValue="4.000" deviceLimit="0.430" freqLimit="2325.581" physResource="hdmi1/TMDS_shift_green&lt;0&gt;/CLK" logResource="hdmi1/TMDS_shift_green_0/CK" locationPin="SLICE_X6Y9.CLK" clockNet="clk_out3"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="OFFSETOUTDELAY" ><twConstHead uID="4"><twConstName UCFConstName="OFFSET = OUT 10 ns AFTER &quot;clk&quot;;" ScopeName="">OFFSET = OUT 10 ns AFTER COMP &quot;clk&quot;;</twConstName><twItemCnt>68</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>38</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.433</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point pins&lt;17&gt; (P140.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twSlack>0.567</twSlack><twSrc BELType="FF">io1/reg17_1</twSrc><twDest BELType="PAD">pins&lt;17&gt;</twDest><twClkDel>1.355</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>io1/reg17&lt;1&gt;</twClkDest><twDataDel>7.741</twDataDel><twDataSrc>io1/reg17&lt;1&gt;</twDataSrc><twDataDest>pins&lt;17&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pins&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>io1/reg17_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.393</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-2.763</twLogDel><twRouteDel>4.118</twRouteDel><twTotDel>1.355</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>io1/reg17_1</twSrc><twDest BELType='PAD'>pins&lt;17&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X14Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>io1/reg17&lt;1&gt;</twComp><twBEL>io1/reg17_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>io1/reg17&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>io1/reg17&lt;1&gt;</twComp><twBEL>io1/reg17&lt;1&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>P140.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.463</twDelInfo><twComp>io1/reg17&lt;1&gt;_inv</twComp></twPathDel><twPathDel><twSite>P140.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>pins&lt;17&gt;</twComp><twBEL>pins_17_OBUFT</twBEL><twBEL>pins&lt;17&gt;</twBEL></twPathDel><twLogDel>2.994</twLogDel><twRouteDel>4.747</twRouteDel><twTotDel>7.741</twTotDel><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="59"><twConstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twSlack>0.905</twSlack><twSrc BELType="FF">io1/reg17_0</twSrc><twDest BELType="PAD">pins&lt;17&gt;</twDest><twClkDel>1.355</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>io1/reg17&lt;1&gt;</twClkDest><twDataDel>7.403</twDataDel><twDataSrc>io1/reg17&lt;1&gt;</twDataSrc><twDataDest>pins&lt;17&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pins&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>io1/reg17_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.393</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y26.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-2.763</twLogDel><twRouteDel>4.118</twRouteDel><twTotDel>1.355</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>io1/reg17_0</twSrc><twDest BELType='PAD'>pins&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X14Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>io1/reg17&lt;1&gt;</twComp><twBEL>io1/reg17_0</twBEL></twPathDel><twPathDel><twSite>P140.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.614</twDelInfo><twComp>io1/reg17&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>P140.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>pins&lt;17&gt;</twComp><twBEL>pins_17_OBUFT</twBEL><twBEL>pins&lt;17&gt;</twBEL></twPathDel><twLogDel>2.789</twLogDel><twRouteDel>4.614</twRouteDel><twTotDel>7.403</twTotDel><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point pins&lt;21&gt; (P144.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twSlack>1.407</twSlack><twSrc BELType="FF">io1/reg21_1</twSrc><twDest BELType="PAD">pins&lt;21&gt;</twDest><twClkDel>1.398</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>io1/reg21&lt;1&gt;</twClkDest><twDataDel>6.858</twDataDel><twDataSrc>io1/reg21&lt;1&gt;</twDataSrc><twDataDest>pins&lt;21&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pins&lt;21&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>io1/reg21_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.393</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-2.763</twLogDel><twRouteDel>4.161</twRouteDel><twTotDel>1.398</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>io1/reg21_1</twSrc><twDest BELType='PAD'>pins&lt;21&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X7Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X7Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>io1/reg21&lt;1&gt;</twComp><twBEL>io1/reg21_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>io1/reg21&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io1/reg21&lt;1&gt;_inv</twComp><twBEL>io1/reg21&lt;1&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>P144.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>io1/reg21&lt;1&gt;_inv</twComp></twPathDel><twPathDel><twSite>P144.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>pins&lt;21&gt;</twComp><twBEL>pins_21_OBUFT</twBEL><twBEL>pins&lt;21&gt;</twBEL></twPathDel><twLogDel>3.031</twLogDel><twRouteDel>3.827</twRouteDel><twTotDel>6.858</twTotDel><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="63"><twConstOffOut anchorID="64" twDataPathType="twDataPathMaxDelay"><twSlack>2.000</twSlack><twSrc BELType="FF">io1/reg21_0</twSrc><twDest BELType="PAD">pins&lt;21&gt;</twDest><twClkDel>1.398</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>io1/reg21&lt;1&gt;</twClkDest><twDataDel>6.265</twDataDel><twDataSrc>io1/reg21&lt;1&gt;</twDataSrc><twDataDest>pins&lt;21&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pins&lt;21&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>io1/reg21_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.393</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y34.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-2.763</twLogDel><twRouteDel>4.161</twRouteDel><twTotDel>1.398</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>io1/reg21_0</twSrc><twDest BELType='PAD'>pins&lt;21&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X7Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>io1/reg21&lt;1&gt;</twComp><twBEL>io1/reg21_0</twBEL></twPathDel><twPathDel><twSite>P144.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.493</twDelInfo><twComp>io1/reg21&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>P144.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>pins&lt;21&gt;</twComp><twBEL>pins_21_OBUFT</twBEL><twBEL>pins&lt;21&gt;</twBEL></twPathDel><twLogDel>2.772</twLogDel><twRouteDel>3.493</twRouteDel><twTotDel>6.265</twTotDel><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point pins&lt;16&gt; (P139.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstOffOut anchorID="66" twDataPathType="twDataPathMaxDelay"><twSlack>1.604</twSlack><twSrc BELType="FF">io1/reg16_1</twSrc><twDest BELType="PAD">pins&lt;16&gt;</twDest><twClkDel>1.380</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>io1/reg16&lt;1&gt;</twClkDest><twDataDel>6.679</twDataDel><twDataSrc>io1/reg16&lt;1&gt;</twDataSrc><twDataDest>pins&lt;16&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pins&lt;16&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>io1/reg16_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.393</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-2.763</twLogDel><twRouteDel>4.143</twRouteDel><twTotDel>1.380</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>io1/reg16_1</twSrc><twDest BELType='PAD'>pins&lt;16&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X10Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>io1/reg16&lt;1&gt;</twComp><twBEL>io1/reg16_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y57.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.682</twDelInfo><twComp>io1/reg16&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>io1/reg16&lt;1&gt;_inv</twComp><twBEL>io1/reg16&lt;1&gt;_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>P139.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.949</twDelInfo><twComp>io1/reg16&lt;1&gt;_inv</twComp></twPathDel><twPathDel><twSite>P139.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>pins&lt;16&gt;</twComp><twBEL>pins_16_OBUFT</twBEL><twBEL>pins&lt;16&gt;</twBEL></twPathDel><twLogDel>3.048</twLogDel><twRouteDel>3.631</twRouteDel><twTotDel>6.679</twTotDel><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="67"><twConstOffOut anchorID="68" twDataPathType="twDataPathMaxDelay"><twSlack>2.328</twSlack><twSrc BELType="FF">io1/reg16_0</twSrc><twDest BELType="PAD">pins&lt;16&gt;</twDest><twClkDel>1.380</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>io1/reg16&lt;1&gt;</twClkDest><twDataDel>5.955</twDataDel><twDataSrc>io1/reg16&lt;1&gt;</twDataSrc><twDataDest>pins&lt;16&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>pins&lt;16&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>io1/reg16_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.126</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.111</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-4.393</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y41.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-2.763</twLogDel><twRouteDel>4.143</twRouteDel><twTotDel>1.380</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>io1/reg16_0</twSrc><twDest BELType='PAD'>pins&lt;16&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twSrcClk><twPathDel><twSite>SLICE_X10Y41.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>io1/reg16&lt;1&gt;</twComp><twBEL>io1/reg16_0</twBEL></twPathDel><twPathDel><twSite>P139.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.166</twDelInfo><twComp>io1/reg16&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>P139.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>pins&lt;16&gt;</twComp><twBEL>pins_16_OBUFT</twBEL><twBEL>pins&lt;16&gt;</twBEL></twPathDel><twLogDel>2.789</twLogDel><twRouteDel>3.166</twRouteDel><twTotDel>5.955</twTotDel><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: OFFSET = OUT 10 ns AFTER COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TMDSp&lt;2&gt; (P51.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstOffOut anchorID="70" twDataPathType="twDataPathMinDelay"><twSlack>2.966</twSlack><twSrc BELType="FF">hdmi1/TMDS_shift_green_0</twSrc><twDest BELType="PAD">TMDSp&lt;2&gt;</twDest><twClkDel>1.000</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>hdmi1/TMDS_shift_green&lt;0&gt;</twClkDest><twDataDel>2.261</twDataDel><twDataSrc>hdmi1/TMDS_shift_green&lt;0&gt;</twDataSrc><twDataDest>TMDSp&lt;2&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>TMDSp&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.151" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>hdmi1/TMDS_shift_green_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.324</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>mydcm1/clkout2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mydcm1/clkout3_buf</twComp><twBEL>mydcm1/clkout3_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>clk_out3</twComp></twPathDel><twLogDel>-1.380</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>1.000</twTotDel></twClkPath><twDataPath maxSiteLen="13" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi1/TMDS_shift_green_0</twSrc><twDest BELType='PAD'>TMDSp&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out3</twSrcClk><twPathDel><twSite>SLICE_X6Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmi1/TMDS_shift_green&lt;0&gt;</twComp><twBEL>hdmi1/TMDS_shift_green_0</twBEL></twPathDel><twPathDel><twSite>P51.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>hdmi1/TMDS_shift_green&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>P51.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>TMDSp&lt;2&gt;</twComp><twBEL>hdmi1/OBUFDS_red/OBUFDS</twBEL><twBEL>TMDSp&lt;2&gt;</twBEL></twPathDel><twLogDel>0.796</twLogDel><twRouteDel>1.465</twRouteDel><twTotDel>2.261</twTotDel><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TMDSn&lt;2&gt; (P50.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstOffOut anchorID="72" twDataPathType="twDataPathMinDelay"><twSlack>2.982</twSlack><twSrc BELType="FF">hdmi1/TMDS_shift_green_0</twSrc><twDest BELType="PAD">TMDSn&lt;2&gt;</twDest><twClkDel>1.000</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>hdmi1/TMDS_shift_green&lt;0&gt;</twClkDest><twDataDel>2.277</twDataDel><twDataSrc>hdmi1/TMDS_shift_green&lt;0&gt;</twDataSrc><twDataDest>TMDSn&lt;2&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>TMDSn&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.151" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>hdmi1/TMDS_shift_green_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.324</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>mydcm1/clkout2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mydcm1/clkout3_buf</twComp><twBEL>mydcm1/clkout3_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>clk_out3</twComp></twPathDel><twLogDel>-1.380</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>1.000</twTotDel></twClkPath><twDataPath maxSiteLen="13" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi1/TMDS_shift_green_0</twSrc><twDest BELType='PAD'>TMDSn&lt;2&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out3</twSrcClk><twPathDel><twSite>SLICE_X6Y9.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hdmi1/TMDS_shift_green&lt;0&gt;</twComp><twBEL>hdmi1/TMDS_shift_green_0</twBEL></twPathDel><twPathDel><twSite>P51.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>hdmi1/TMDS_shift_green&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>P51.DIFFO_OUT</twSite><twDelType>Tiood</twDelType><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>TMDSp&lt;2&gt;</twComp><twBEL>hdmi1/OBUFDS_red/OBUFDS</twBEL></twPathDel><twPathDel><twSite>P50.DIFFO_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>hdmi1/OBUFDS_red/SLAVEBUF.DIFFOUT</twComp></twPathDel><twPathDel><twSite>P50.PAD</twSite><twDelType>Tiodop</twDelType><twDelInfo twEdge="twRising">0.008</twDelInfo><twComp>TMDSn&lt;2&gt;</twComp><twBEL>ProtoComp255.DIFFO_INUSED.2</twBEL><twBEL>TMDSn&lt;2&gt;</twBEL></twPathDel><twLogDel>0.812</twLogDel><twRouteDel>1.465</twRouteDel><twTotDel>2.277</twTotDel><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point TMDSp&lt;0&gt; (P48.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstOffOut anchorID="74" twDataPathType="twDataPathMinDelay"><twSlack>3.044</twSlack><twSrc BELType="FF">hdmi1/TMDS_shift_blue_0</twSrc><twDest BELType="PAD">TMDSp&lt;0&gt;</twDest><twClkDel>0.949</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>hdmi1/TMDS_shift_blue&lt;5&gt;</twClkDest><twDataDel>2.390</twDataDel><twDataSrc>hdmi1/TMDS_shift_blue&lt;5&gt;</twDataSrc><twDataDest>TMDSp&lt;0&gt;</twDataDest><twOff>10.000</twOff><twOffSrc>clk</twOffSrc><twOffDest>TMDSp&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.151" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.295</twClkUncert><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>hdmi1/TMDS_shift_blue_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT2</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.324</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.158</twDelInfo><twComp>mydcm1/clkout2</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X3Y13.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>mydcm1/clkout3_buf</twComp><twBEL>mydcm1/clkout3_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.497</twDelInfo><twComp>clk_out3</twComp></twPathDel><twLogDel>-1.380</twLogDel><twRouteDel>2.329</twRouteDel><twTotDel>0.949</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hdmi1/TMDS_shift_blue_0</twSrc><twDest BELType='PAD'>TMDSp&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out3</twSrcClk><twPathDel><twSite>SLICE_X4Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>hdmi1/TMDS_shift_blue&lt;5&gt;</twComp><twBEL>hdmi1/TMDS_shift_blue_0</twBEL></twPathDel><twPathDel><twSite>P48.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.560</twDelInfo><twComp>hdmi1/TMDS_shift_blue&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>P48.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>TMDSp&lt;0&gt;</twComp><twBEL>hdmi1/OBUFDS_blue/OBUFDS</twBEL><twBEL>TMDSp&lt;0&gt;</twBEL></twPathDel><twLogDel>0.830</twLogDel><twRouteDel>1.560</twRouteDel><twTotDel>2.390</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="75" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = IN 15 ns VALID 10 ns BEFORE &quot;clk&quot; RISING;" ScopeName="">OFFSET = IN 15 ns VALID 10 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>21</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>21</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>11.528</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usb1/rd_tmp_1 (SLICE_X1Y44.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstOffIn anchorID="77" twDataPathType="twDataPathMaxDelay"><twSlack>3.472</twSlack><twSrc BELType="PAD">usb_bus&lt;1&gt;</twSrc><twDest BELType="FF">usb1/rd_tmp_1</twDest><twClkDel>1.403</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>usb1/rd_tmp&lt;3&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>usb_bus&lt;1&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>usb_bus&lt;1&gt;</twSrc><twDest BELType='FF'>usb1/rd_tmp_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>P10.PAD</twSrcSite><twPathDel><twSite>P10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>usb_bus&lt;1&gt;</twComp><twBEL>usb_bus&lt;1&gt;</twBEL><twBEL>usb_bus_1_IOBUF/IBUF</twBEL><twBEL>ProtoComp258.IMUX.2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">11.221</twDelInfo><twComp>N172</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y44.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.063</twDelInfo><twComp>usb1/rd_tmp&lt;3&gt;</twComp><twBEL>usb1/rd_tmp_1</twBEL></twPathDel><twLogDel>1.373</twLogDel><twRouteDel>11.221</twRouteDel><twTotDel>12.594</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>usb1/rd_tmp_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.391</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-1.963</twLogDel><twRouteDel>3.366</twRouteDel><twTotDel>1.403</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reset_l_temp (SLICE_X7Y49.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstOffIn anchorID="79" twDataPathType="twDataPathMaxDelay"><twSlack>3.530</twSlack><twSrc BELType="PAD">reset_l_usb</twSrc><twDest BELType="FF">reset_l_temp</twDest><twClkDel>1.458</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>rsrc1/rsrcalu/c&lt;30&gt;10</twClkDest><twOff>15.000</twOff><twOffSrc>reset_l_usb</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset_l_usb</twSrc><twDest BELType='FF'>reset_l_temp</twDest><twLogLvls>2</twLogLvls><twSrcSite>P16.PAD</twSrcSite><twPathDel><twSite>P16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>reset_l_usb</twComp><twBEL>reset_l_usb</twBEL><twBEL>reset_l_usb_IBUF</twBEL><twBEL>ProtoComp257.IMUX.4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">11.054</twDelInfo><twComp>reset_l_usb_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.227</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;10</twComp><twBEL>reset_l_temp_rstpot</twBEL><twBEL>reset_l_temp</twBEL></twPathDel><twLogDel>1.537</twLogDel><twRouteDel>11.054</twRouteDel><twTotDel>12.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>reset_l_temp</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.391</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y49.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-1.963</twLogDel><twRouteDel>3.421</twRouteDel><twTotDel>1.458</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usb1/d_usb_2 (SLICE_X0Y47.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstOffIn anchorID="81" twDataPathType="twDataPathMaxDelay"><twSlack>4.335</twSlack><twSrc BELType="PAD">usb_bus&lt;2&gt;</twSrc><twDest BELType="FF">usb1/d_usb_2</twDest><twClkDel>1.406</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>usb1/d_usb&lt;5&gt;</twClkDest><twOff>15.000</twOff><twOffSrc>usb_bus&lt;2&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>usb_bus&lt;2&gt;</twSrc><twDest BELType='FF'>usb1/d_usb_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>P11.PAD</twSrcSite><twPathDel><twSite>P11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.310</twDelInfo><twComp>usb_bus&lt;2&gt;</twComp><twBEL>usb_bus&lt;2&gt;</twBEL><twBEL>usb_bus_2_IOBUF/IBUF</twBEL><twBEL>ProtoComp258.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">10.135</twDelInfo><twComp>N171</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>usb1/d_usb&lt;5&gt;</twComp><twBEL>usb1/Mmux_n032031</twBEL><twBEL>usb1/d_usb_2</twBEL></twPathDel><twLogDel>1.599</twLogDel><twRouteDel>10.135</twRouteDel><twTotDel>11.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>usb1/d_usb_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-3.391</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.356</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y47.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-1.963</twLogDel><twRouteDel>3.369</twRouteDel><twTotDel>1.406</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 15 ns VALID 10 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usb1/rd_tmp_7 (SLICE_X1Y44.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstOffIn anchorID="83" twDataPathType="twDataPathMinDelay"><twSlack>0.175</twSlack><twSrc BELType="PAD">usb_bus&lt;7&gt;</twSrc><twDest BELType="FF">usb1/rd_tmp_7</twDest><twClkDel>1.031</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>usb1/rd_tmp&lt;3&gt;</twClkDest><twOff>-5.000</twOff><twOffSrc>usb_bus&lt;7&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>usb_bus&lt;7&gt;</twSrc><twDest BELType='FF'>usb1/rd_tmp_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>usb_bus&lt;7&gt;</twComp><twBEL>usb_bus&lt;7&gt;</twBEL><twBEL>usb_bus_7_IOBUF/IBUF</twBEL><twBEL>ProtoComp258.IMUX.8</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.625</twDelInfo><twComp>N166</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>usb1/rd_tmp&lt;3&gt;</twComp><twBEL>N166_rt</twBEL><twBEL>usb1/rd_tmp_7</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>5.625</twRouteDel><twTotDel>6.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>usb1/rd_tmp_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.803</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-1.723</twLogDel><twRouteDel>2.754</twRouteDel><twTotDel>1.031</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usb1/rd_tmp_4 (SLICE_X1Y44.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstOffIn anchorID="85" twDataPathType="twDataPathMinDelay"><twSlack>0.258</twSlack><twSrc BELType="PAD">usb_bus&lt;4&gt;</twSrc><twDest BELType="FF">usb1/rd_tmp_4</twDest><twClkDel>1.031</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>usb1/rd_tmp&lt;3&gt;</twClkDest><twOff>-5.000</twOff><twOffSrc>usb_bus&lt;4&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>usb_bus&lt;4&gt;</twSrc><twDest BELType='FF'>usb1/rd_tmp_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>P12.PAD</twSrcSite><twPathDel><twSite>P12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>usb_bus&lt;4&gt;</twComp><twBEL>usb_bus&lt;4&gt;</twBEL><twBEL>usb_bus_4_IOBUF/IBUF</twBEL><twBEL>ProtoComp258.IMUX.5</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.708</twDelInfo><twComp>N169</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>usb1/rd_tmp&lt;3&gt;</twComp><twBEL>N169_rt</twBEL><twBEL>usb1/rd_tmp_4</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>5.708</twRouteDel><twTotDel>6.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>usb1/rd_tmp_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.803</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y44.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-1.723</twLogDel><twRouteDel>2.754</twRouteDel><twTotDel>1.031</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point usb1/d_usb_6 (SLICE_X1Y45.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstOffIn anchorID="87" twDataPathType="twDataPathMinDelay"><twSlack>0.269</twSlack><twSrc BELType="PAD">usb_bus&lt;6&gt;</twSrc><twDest BELType="FF">usb1/d_usb_6</twDest><twClkDel>1.033</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>usb1/d_usb&lt;7&gt;</twClkDest><twOff>-5.000</twOff><twOffSrc>usb_bus&lt;6&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.237" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.337</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>usb_bus&lt;6&gt;</twSrc><twDest BELType='FF'>usb1/d_usb_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>P7.PAD</twSrcSite><twPathDel><twSite>P7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>usb_bus&lt;6&gt;</twComp><twBEL>usb_bus&lt;6&gt;</twBEL><twBEL>usb_bus_6_IOBUF/IBUF</twBEL><twBEL>ProtoComp258.IMUX.7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.661</twDelInfo><twComp>N167</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>usb1/d_usb&lt;7&gt;</twComp><twBEL>usb1/Mmux_n032071</twBEL><twBEL>usb1/d_usb_6</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>5.661</twRouteDel><twTotDel>6.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_out1</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDataPath><twClkPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>usb1/d_usb_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P95.PAD</twSrcSite><twPathDel><twSite>P95.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>mydcm1/clkin1_buf</twBEL><twBEL>ProtoComp257.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.468</twDelInfo><twComp>mydcm1/clkin1</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y20.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y1.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.803</twDelInfo><twComp>mydcm1/pll_base_inst/PLL_ADV</twComp><twBEL>mydcm1/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>mydcm1/clkout0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y2.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>mydcm1/clkout1_buf</twComp><twBEL>mydcm1/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y45.CLK</twSite><twDelType>net</twDelType><twFanCnt>415</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>clk_out1</twComp></twPathDel><twLogDel>-1.723</twLogDel><twRouteDel>2.756</twRouteDel><twTotDel>1.033</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="88"><twConstRollup name="TS_CLK" fullName="TS_CLK = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="7.558" errors="0" errorRollup="0" items="0" itemsRollup="9429935"/><twConstRollup name="TS_mydcm1_clkout0" fullName="TS_mydcm1_clkout0 = PERIOD TIMEGRP &quot;mydcm1_clkout0&quot; TS_CLK / 0.25 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="19.888" actualRollup="N/A" errors="0" errorRollup="0" items="9429847" itemsRollup="0"/><twConstRollup name="TS_mydcm1_clkout2" fullName="TS_mydcm1_clkout2 = PERIOD TIMEGRP &quot;mydcm1_clkout2&quot; TS_CLK / 2.5 HIGH 50%;" type="child" depth="1" requirement="4.000" prefType="period" actual="3.023" actualRollup="N/A" errors="0" errorRollup="0" items="88" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="89">0</twUnmetConstCnt><twDataSheet anchorID="90" twNameLen="15"><twSUH2ClkList anchorID="91" twDestWidth="11" twPhaseWidth="8"><twDest>clk</twDest><twSUH2Clk ><twSrc>pins&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.492</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_l_but</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>reset_l_usb</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-6.520</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rxf_l</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.972</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.634</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>txe_l</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.407</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>usb_bus&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.146</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>usb_bus&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.528</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.785</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>usb_bus&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.665</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.469</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>usb_bus&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.648</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.414</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>usb_bus&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.359</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.258</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>usb_bus&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.455</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>usb_bus&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.269</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>usb_bus&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk_out1" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.505</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.175</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="92" twDestWidth="10" twPhaseWidth="8"><twSrc>clk</twSrc><twClk2Out  twOutPad = "TMDSn&lt;0&gt;" twMinTime = "3.060" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out3" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TMDSn&lt;1&gt;" twMinTime = "3.195" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.261" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out3" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TMDSn&lt;2&gt;" twMinTime = "2.982" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out3" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TMDSp&lt;0&gt;" twMinTime = "3.044" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.088" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out3" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TMDSp&lt;1&gt;" twMinTime = "3.179" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.219" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out3" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "TMDSp&lt;2&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "5.903" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out3" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;0&gt;" twMinTime = "3.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.000" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;1&gt;" twMinTime = "3.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.027" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;2&gt;" twMinTime = "3.742" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.347" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;3&gt;" twMinTime = "3.797" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.370" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;4&gt;" twMinTime = "3.833" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.524" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;5&gt;" twMinTime = "3.670" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.153" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;6&gt;" twMinTime = "3.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.661" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;7&gt;" twMinTime = "3.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.407" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;8&gt;" twMinTime = "3.882" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.810" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;9&gt;" twMinTime = "3.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;10&gt;" twMinTime = "3.694" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.221" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;11&gt;" twMinTime = "3.488" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.173" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;12&gt;" twMinTime = "3.620" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.343" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;13&gt;" twMinTime = "3.498" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.250" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;14&gt;" twMinTime = "3.473" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.073" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;15&gt;" twMinTime = "3.466" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.926" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;16&gt;" twMinTime = "4.245" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.396" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;17&gt;" twMinTime = "5.199" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.433" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;18&gt;" twMinTime = "3.846" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.305" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;19&gt;" twMinTime = "3.791" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.277" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;20&gt;" twMinTime = "3.810" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.287" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "pins&lt;21&gt;" twMinTime = "4.417" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.593" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_bus&lt;0&gt;" twMinTime = "3.366" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.953" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_bus&lt;1&gt;" twMinTime = "3.652" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.501" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_bus&lt;2&gt;" twMinTime = "3.380" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.669" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_bus&lt;3&gt;" twMinTime = "3.609" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.878" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_bus&lt;4&gt;" twMinTime = "3.434" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.335" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_bus&lt;5&gt;" twMinTime = "3.422" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.717" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_bus&lt;6&gt;" twMinTime = "3.474" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.717" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_bus&lt;7&gt;" twMinTime = "3.514" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_rd" twMinTime = "3.978" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.373" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "usb_wr" twMinTime = "3.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "7.080" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_out1" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="93" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>19.888</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="94" twDestWidth="11" twWorstWindow="6.353" twWorstSetup="11.528" twWorstHold="-5.175" twWorstSetupSlack="3.472" twWorstHoldSlack="0.175" ><twConstName>OFFSET = IN 15 ns VALID 10 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>pins&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.092" twHoldSlack = "0.492" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.492</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>reset_l_but</twSrc><twSUHSlackTime twSetupSlack = "4.758" twHoldSlack = "0.585" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.585</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>reset_l_usb</twSrc><twSUHSlackTime twSetupSlack = "3.530" twHoldSlack = "1.520" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.470</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-6.520</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rxf_l</twSrc><twSUHSlackTime twSetupSlack = "5.028" twHoldSlack = "0.634" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.972</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.634</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>txe_l</twSrc><twSUHSlackTime twSetupSlack = "5.113" twHoldSlack = "0.407" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.887</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.407</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>usb_bus&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.854" twHoldSlack = "0.749" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.146</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.749</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>usb_bus&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.472" twHoldSlack = "0.785" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">11.528</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.785</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>usb_bus&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.335" twHoldSlack = "0.469" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.665</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.469</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>usb_bus&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.352" twHoldSlack = "0.414" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.648</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.414</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>usb_bus&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.641" twHoldSlack = "0.258" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.359</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.258</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>usb_bus&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.039" twHoldSlack = "0.455" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.961</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.455</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>usb_bus&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "5.231" twHoldSlack = "0.269" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.769</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.269</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>usb_bus&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.495" twHoldSlack = "0.175" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">10.505</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-5.175</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="95" twDestWidth="10" twMinSlack="0.567" twMaxSlack="4.097" twRelSkew="3.530" ><twConstName>OFFSET = OUT 10 ns AFTER COMP &quot;clk&quot;;</twConstName><twOffOutTblRow twOutPad = "TMDSn&lt;0&gt;" twSlack = "6.130" twMaxDelayCrnr="f" twMinDelay = "3.060" twMinDelayCrnr="t" twRelSkew = "0.227" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TMDSn&lt;1&gt;" twSlack = "6.261" twMaxDelayCrnr="f" twMinDelay = "3.195" twMinDelayCrnr="t" twRelSkew = "0.358" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TMDSn&lt;2&gt;" twSlack = "5.945" twMaxDelayCrnr="f" twMinDelay = "2.982" twMinDelayCrnr="t" twRelSkew = "0.042" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TMDSp&lt;0&gt;" twSlack = "6.088" twMaxDelayCrnr="f" twMinDelay = "3.044" twMinDelayCrnr="t" twRelSkew = "0.185" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TMDSp&lt;1&gt;" twSlack = "6.219" twMaxDelayCrnr="f" twMinDelay = "3.179" twMinDelayCrnr="t" twRelSkew = "0.316" ></twOffOutTblRow><twOffOutTblRow twOutPad = "TMDSp&lt;2&gt;" twSlack = "5.903" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;0&gt;" twSlack = "7.000" twMaxDelayCrnr="f" twMinDelay = "3.645" twMinDelayCrnr="t" twRelSkew = "1.097" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;1&gt;" twSlack = "7.027" twMaxDelayCrnr="f" twMinDelay = "3.747" twMinDelayCrnr="t" twRelSkew = "1.124" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;2&gt;" twSlack = "7.347" twMaxDelayCrnr="f" twMinDelay = "3.742" twMinDelayCrnr="t" twRelSkew = "1.444" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;3&gt;" twSlack = "7.370" twMaxDelayCrnr="f" twMinDelay = "3.797" twMinDelayCrnr="t" twRelSkew = "1.467" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;4&gt;" twSlack = "7.524" twMaxDelayCrnr="f" twMinDelay = "3.833" twMinDelayCrnr="t" twRelSkew = "1.621" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;5&gt;" twSlack = "7.153" twMaxDelayCrnr="f" twMinDelay = "3.670" twMinDelayCrnr="t" twRelSkew = "1.250" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;6&gt;" twSlack = "7.661" twMaxDelayCrnr="f" twMinDelay = "3.818" twMinDelayCrnr="t" twRelSkew = "1.758" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;7&gt;" twSlack = "7.407" twMaxDelayCrnr="f" twMinDelay = "3.901" twMinDelayCrnr="t" twRelSkew = "1.504" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;8&gt;" twSlack = "7.810" twMaxDelayCrnr="f" twMinDelay = "3.882" twMinDelayCrnr="t" twRelSkew = "1.907" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;9&gt;" twSlack = "7.768" twMaxDelayCrnr="f" twMinDelay = "3.902" twMinDelayCrnr="t" twRelSkew = "1.865" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;10&gt;" twSlack = "7.221" twMaxDelayCrnr="f" twMinDelay = "3.694" twMinDelayCrnr="t" twRelSkew = "1.318" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;11&gt;" twSlack = "7.173" twMaxDelayCrnr="f" twMinDelay = "3.488" twMinDelayCrnr="t" twRelSkew = "1.270" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;12&gt;" twSlack = "7.343" twMaxDelayCrnr="f" twMinDelay = "3.620" twMinDelayCrnr="t" twRelSkew = "1.440" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;13&gt;" twSlack = "7.250" twMaxDelayCrnr="f" twMinDelay = "3.498" twMinDelayCrnr="t" twRelSkew = "1.347" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;14&gt;" twSlack = "7.073" twMaxDelayCrnr="f" twMinDelay = "3.473" twMinDelayCrnr="t" twRelSkew = "1.170" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;15&gt;" twSlack = "6.926" twMaxDelayCrnr="f" twMinDelay = "3.466" twMinDelayCrnr="t" twRelSkew = "1.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;16&gt;" twSlack = "8.396" twMaxDelayCrnr="f" twMinDelay = "4.245" twMinDelayCrnr="t" twRelSkew = "2.493" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;17&gt;" twSlack = "9.433" twMaxDelayCrnr="f" twMinDelay = "5.199" twMinDelayCrnr="t" twRelSkew = "3.530" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;18&gt;" twSlack = "7.305" twMaxDelayCrnr="f" twMinDelay = "3.846" twMinDelayCrnr="t" twRelSkew = "1.402" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;19&gt;" twSlack = "7.277" twMaxDelayCrnr="f" twMinDelay = "3.791" twMinDelayCrnr="t" twRelSkew = "1.374" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;20&gt;" twSlack = "7.287" twMaxDelayCrnr="f" twMinDelay = "3.810" twMinDelayCrnr="t" twRelSkew = "1.384" ></twOffOutTblRow><twOffOutTblRow twOutPad = "pins&lt;21&gt;" twSlack = "8.593" twMaxDelayCrnr="f" twMinDelay = "4.417" twMinDelayCrnr="t" twRelSkew = "2.690" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_bus&lt;0&gt;" twSlack = "6.953" twMaxDelayCrnr="f" twMinDelay = "3.366" twMinDelayCrnr="t" twRelSkew = "1.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_bus&lt;1&gt;" twSlack = "7.501" twMaxDelayCrnr="f" twMinDelay = "3.652" twMinDelayCrnr="t" twRelSkew = "1.598" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_bus&lt;2&gt;" twSlack = "7.669" twMaxDelayCrnr="f" twMinDelay = "3.380" twMinDelayCrnr="t" twRelSkew = "1.766" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_bus&lt;3&gt;" twSlack = "7.878" twMaxDelayCrnr="f" twMinDelay = "3.609" twMinDelayCrnr="t" twRelSkew = "1.975" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_bus&lt;4&gt;" twSlack = "7.335" twMaxDelayCrnr="f" twMinDelay = "3.434" twMinDelayCrnr="t" twRelSkew = "1.432" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_bus&lt;5&gt;" twSlack = "7.717" twMaxDelayCrnr="f" twMinDelay = "3.422" twMinDelayCrnr="t" twRelSkew = "1.814" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_bus&lt;6&gt;" twSlack = "7.717" twMaxDelayCrnr="f" twMinDelay = "3.474" twMinDelayCrnr="t" twRelSkew = "1.814" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_bus&lt;7&gt;" twSlack = "7.545" twMaxDelayCrnr="f" twMinDelay = "3.514" twMinDelayCrnr="t" twRelSkew = "1.642" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_rd" twSlack = "7.373" twMaxDelayCrnr="f" twMinDelay = "3.978" twMinDelayCrnr="t" twRelSkew = "1.470" ></twOffOutTblRow><twOffOutTblRow twOutPad = "usb_wr" twSlack = "7.080" twMaxDelayCrnr="f" twMinDelay = "3.818" twMinDelayCrnr="t" twRelSkew = "1.177" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="96"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>9430024</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>12356</twConnCnt></twConstCov><twStats anchorID="97"><twMinPer>19.888</twMinPer><twFootnote number="1" /><twMaxFreq>50.282</twMaxFreq><twMinInBeforeClk>11.528</twMinInBeforeClk><twMinOutAfterClk>9.433</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Apr 10 22:29:56 2019 </twTimestamp></twFoot><twClientInfo anchorID="98"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 422 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
