


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                              uC/OS-II
    3 00000000         ;                                        The Real-Time K
                       ernel
    4 00000000         ;
    5 00000000         ;                    Copyright 1992-2021 Silicon Laborat
                       ories Inc. www.silabs.com
    6 00000000         ;
    7 00000000         ;                                 SPDX-License-Identifie
                       r: APACHE-2.0
    8 00000000         ;
    9 00000000         ;               This software is subject to an open sour
                       ce license and is distributed by
   10 00000000         ;                Silicon Laboratories Inc. pursuant to t
                       he terms of the Apache License,
   11 00000000         ;                    Version 2.0 available at www.apache
                       .org/licenses/LICENSE-2.0.
   12 00000000         ;
   13 00000000         ;*******************************************************
                       *************************************************
   14 00000000         
   15 00000000         ;*******************************************************
                       *************************************************
   16 00000000         ;
   17 00000000         ;                                             ARMv7-M Po
                       rt
   18 00000000         ;
   19 00000000         ; Filename  : os_cpu_a.asm
   20 00000000         ; Version   : V2.93.01
   21 00000000         ;*******************************************************
                       *************************************************
   22 00000000         ; For       : ARMv7-M Cortex-M
   23 00000000         ; Mode      : Thumb-2 ISA
   24 00000000         ; Toolchain : ARM C Compiler
   25 00000000         ;*******************************************************
                       *************************************************
   26 00000000         ; Note(s)   : (1) This port supports the ARM Cortex-M3, 
                       Cortex-M4 and Cortex-M7 architectures.
   27 00000000         ;             (2) It has been tested with the following 
                       Hardware Floating Point Unit.
   28 00000000         ;                 (a) Single-precision: FPv4-SP-D16-M an
                       d FPv5-SP-D16-M
   29 00000000         ;                 (b) Double-precision: FPv5-D16-M
   30 00000000         ;*******************************************************
                       *************************************************
   31 00000000         
   32 00000000         ;*******************************************************
                       *************************************************
   33 00000000         ;                                          PUBLIC FUNCTI
                       ONS
   34 00000000         ;*******************************************************
                       *************************************************
   35 00000000         
   36 00000000                 EXTERN           OSRunning   ; External referenc
                                                            es
   37 00000000                 EXTERN           OSPrioCur
   38 00000000                 EXTERN           OSPrioHighRdy
   39 00000000                 EXTERN           OSTCBCur



ARM Macro Assembler    Page 2 


   40 00000000                 EXTERN           OSTCBHighRdy
   41 00000000                 EXTERN           OSIntExit
   42 00000000                 EXTERN           OSTaskSwHook
   43 00000000                 EXTERN           OS_CPU_ExceptStkBase
   44 00000000                 EXTERN           OS_KA_BASEPRI_Boundary
   45 00000000         
   46 00000000         
   47 00000000                 EXPORT           OSStartHighRdy ; Functions decl
                                                            ared in this file
   48 00000000                 EXPORT           OS_CPU_SR_Save
   49 00000000                 EXPORT           OS_CPU_SR_Restore
   50 00000000                 EXPORT           OSCtxSw
   51 00000000                 EXPORT           OSIntCtxSw
   52 00000000                 EXPORT           OS_CPU_PendSVHandler
   53 00000000         
   54 00000000                 IMPORT           SYSVIEW_TaskSwitchedIn
   55 00000000         
   56 00000000                 IF               {FPU} != "SoftVFP"
   57 00000000                 EXPORT           OS_CPU_FP_Reg_Push
   58 00000000                 EXPORT           OS_CPU_FP_Reg_Pop
   59 00000000                 ENDIF
   60 00000000         
   61 00000000         
   62 00000000         ;*******************************************************
                       *************************************************
   63 00000000         ;                                               EQUATES
   64 00000000         ;*******************************************************
                       *************************************************
   65 00000000         
   66 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; Interrupt control
                                                             state register.
   67 00000000 E000ED22 
                       NVIC_SYSPRI14
                               EQU              0xE000ED22  ; System priority r
                                                            egister (priority 1
                                                            4).
   68 00000000 000000FF 
                       NVIC_PENDSV_PRI
                               EQU              0xFF        ; PendSV priority v
                                                            alue (lowest).
   69 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; Value to trigger 
                                                            PendSV exception.
   70 00000000         
   71 00000000         
   72 00000000         ;*******************************************************
                       *************************************************
   73 00000000         ;                                     CODE GENERATION DI
                       RECTIVES
   74 00000000         ;*******************************************************
                       *************************************************
   75 00000000         
   76 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   77 00000000                 THUMB
   78 00000000                 REQUIRE8



ARM Macro Assembler    Page 3 


   79 00000000                 PRESERVE8
   80 00000000         
   81 00000000         
   82 00000000         ;*******************************************************
                       *************************************************
   83 00000000         ;                                   FLOATING POINT REGIS
                       TERS PUSH
   84 00000000         ;                             void  OS_CPU_FP_Reg_Push (
                       OS_STK  *stkPtr)
   85 00000000         ;
   86 00000000         ; Note(s) : 1) This function saves S16-S31 registers of 
                       the Floating Point Unit.
   87 00000000         ;
   88 00000000         ;           2) Pseudo-code is:
   89 00000000         ;              a) Push remaining FPU regs S16-S31 on pro
                       cess stack;
   90 00000000         ;              b) Update OSTCBCur->OSTCBStkPtr;
   91 00000000         ;*******************************************************
                       *************************************************
   92 00000000         
   93 00000000                 IF               {FPU} != "SoftVFP"
   94 00000000         
   95 00000000         OS_CPU_FP_Reg_Push
   96 00000000 F3EF 8109       MRS              R1, PSP     ; PSP is process st
                                                            ack pointer
   97 00000004 B121            CBZ              R1, OS_CPU_FP_nosave ; Skip FP 
                                                            register save the f
                                                            irst time
   98 00000006         
   99 00000006 ED20 8A10       VSTMDB           R0!, {S16-S31}
  100 0000000A 4944            LDR              R1, =OSTCBCur
  101 0000000C 680A            LDR              R2, [R1]
  102 0000000E 6010            STR              R0, [R2]
  103 00000010         OS_CPU_FP_nosave
  104 00000010 4770            BX               LR
  105 00000012         
  106 00000012                 ENDIF
  107 00000012         
  108 00000012         
  109 00000012         ;*******************************************************
                       *************************************************
  110 00000012         ;                                   FLOATING POINT REGIS
                       TERS POP
  111 00000012         ;                             void  OS_CPU_FP_Reg_Pop (O
                       S_STK  *stkPtr)
  112 00000012         ;
  113 00000012         ; Note(s) : 1) This function restores S16-S31 of the Flo
                       ating Point Unit.
  114 00000012         ;
  115 00000012         ;           2) Pseudo-code is:
  116 00000012         ;              a) Restore regs S16-S31 of new process st
                       ack;
  117 00000012         ;              b) Update OSTCBHighRdy->OSTCBStkPtr point
                       er of new proces stack;
  118 00000012         ;*******************************************************
                       *************************************************
  119 00000012         
  120 00000012                 IF               {FPU} != "SoftVFP"
  121 00000012         



ARM Macro Assembler    Page 4 


  122 00000012         OS_CPU_FP_Reg_Pop
  123 00000012 ECB0 8A10       VLDMIA           R0!, {S16-S31}
  124 00000016 4942            LDR              R1, =OSTCBHighRdy
  125 00000018 680A            LDR              R2, [R1]
  126 0000001A 6010            STR              R0, [R2]
  127 0000001C 4770            BX               LR
  128 0000001E         
  129 0000001E                 ENDIF
  130 0000001E         
  131 0000001E         
  132 0000001E         ;*******************************************************
                       *************************************************
  133 0000001E         ;                                   CRITICAL SECTION MET
                       HOD 3 FUNCTIONS
  134 0000001E         ;
  135 0000001E         ; Description : Disable/Enable Kernel aware interrupts b
                       y preserving the state of BASEPRI.  Generally speaking,
  136 0000001E         ;               the state of the BASEPRI interrupt excep
                       tion processing is stored in the local variable
  137 0000001E         ;               'cpu_sr' & Kernel Aware interrupts are t
                       hen disabled ('cpu_sr' is allocated in all functions
  138 0000001E         ;               that need to disable Kernel aware interr
                       upts). The previous BASEPRI interrupt state is restored
  139 0000001E         ;               by copying 'cpu_sr' into the BASEPRI reg
                       ister.
  140 0000001E         ;
  141 0000001E         ; Prototypes  : OS_CPU_SR  OS_CPU_SR_Save   (OS_CPU_SR  
                       new_basepri);
  142 0000001E         ;               void       OS_CPU_SR_Restore(OS_CPU_SR  
                       cpu_sr);
  143 0000001E         ;
  144 0000001E         ;
  145 0000001E         ; Note(s)     : 1) These functions are used in general l
                       ike this:
  146 0000001E         ;
  147 0000001E         ;                  void Task (void *p_arg)
  148 0000001E         ;                  {
  149 0000001E         ;                  #if OS_CRITICAL_METHOD == 3          
                       /* Allocate storage for CPU status register  */
  150 0000001E         ;                      OS_CPU_SR  cpu_sr;
  151 0000001E         ;                  #endif
  152 0000001E         ;
  153 0000001E         ;                          :
  154 0000001E         ;                          :
  155 0000001E         ;                      OS_ENTER_CRITICAL();             
                       /* cpu_sr = OS_CPU_SR_Save(new_basepri);     */
  156 0000001E         ;                          :
  157 0000001E         ;                          :
  158 0000001E         ;                      OS_EXIT_CRITICAL();              
                       /* OS_CPU_RestoreSR(cpu_sr);                 */
  159 0000001E         ;                          :
  160 0000001E         ;                          :
  161 0000001E         ;                  }
  162 0000001E         ;
  163 0000001E         ;               2) Increasing priority using a write to 
                       BASEPRI does not take effect immediately.
  164 0000001E         ;                  (a) IMPLICATION  This erratum means t
                       hat the instruction after an MSR to boost BASEPRI
  165 0000001E         ;                      might incorrectly be preempted by



ARM Macro Assembler    Page 5 


                        an insufficient high priority exception.
  166 0000001E         ;
  167 0000001E         ;                  (b) WORKAROUND  The MSR to boost BASE
                       PRI can be replaced by the following code sequence:
  168 0000001E         ;
  169 0000001E         ;                      CPSID i
  170 0000001E         ;                      MSR to BASEPRI
  171 0000001E         ;                      DSB
  172 0000001E         ;                      ISB
  173 0000001E         ;                      CPSIE i
  174 0000001E         ;*******************************************************
                       *************************************************
  175 0000001E         
  176 0000001E         OS_CPU_SR_Save
  177 0000001E B672            CPSID            I           ; Cortex-M7 errata 
                                                            notice. See Note #2
                                                            
  178 00000020 B402            PUSH             {R1}
  179 00000022 F3EF 8111       MRS              R1, BASEPRI
  180 00000026 F380 8811       MSR              BASEPRI, R0
  181 0000002A F3BF 8F4F       DSB
  182 0000002E F3BF 8F6F       ISB
  183 00000032 4608            MOV              R0, R1
  184 00000034 BC02            POP              {R1}
  185 00000036 B662            CPSIE            I
  186 00000038 4770            BX               LR
  187 0000003A         
  188 0000003A         OS_CPU_SR_Restore
  189 0000003A B672            CPSID            I           ; Cortex-M7 errata 
                                                            notice. See Note #2
                                                            
  190 0000003C F380 8811       MSR              BASEPRI, R0
  191 00000040 F3BF 8F4F       DSB
  192 00000044 F3BF 8F6F       ISB
  193 00000048 B662            CPSIE            I
  194 0000004A 4770            BX               LR
  195 0000004C         
  196 0000004C         
  197 0000004C         ;*******************************************************
                       *************************************************
  198 0000004C         ;                                         START MULTITAS
                       KING
  199 0000004C         ;                                      void OSStartHighR
                       dy(void)
  200 0000004C         ;
  201 0000004C         ; Note(s) : 1) This function triggers a PendSV exception
                        (essentially, causes a context switch) to cause
  202 0000004C         ;              the first task to start.
  203 0000004C         ;
  204 0000004C         ;           2) During task execution, PSP is used as the
                        stack pointer.
  205 0000004C         ;              When an exception occurs, the core will s
                       witch to MSP until the exception return.
  206 0000004C         ;
  207 0000004C         ;           3) OSStartHighRdy() MUST:
  208 0000004C         ;              a) Setup PendSV exception priority to low
                       est;
  209 0000004C         ;              b) Set initial PSP to 0, to tell context 
                       switcher this is first run;



ARM Macro Assembler    Page 6 


  210 0000004C         ;              c) Set the main stack to OS_CPU_ExceptStk
                       Base
  211 0000004C         ;              d) Set OSRunning to TRUE;
  212 0000004C         ;              e) Get current high priority, OSPrioCur =
                        OSPrioHighRdy;
  213 0000004C         ;              f) Get current ready thread TCB, OSTCBCur
                        = OSTCBHighRdy;
  214 0000004C         ;              g) Get new process SP from TCB, SP = OSTC
                       BHighRdy->OSTCBStkPtr;
  215 0000004C         ;              h) Restore R0-R11 and R14 from new proces
                       s stack;
  216 0000004C         ;              i) Enable interrupts (tasks will run with
                        interrupts enabled).
  217 0000004C         ;*******************************************************
                       *************************************************
  218 0000004C         
  219 0000004C         OSStartHighRdy
  220 0000004C B672            CPSID            I           ; Prevent interrupt
                                                            ion during context 
                                                            switch
  221 0000004E 4835            LDR              R0, =NVIC_SYSPRI14 ; Set the Pe
                                                            ndSV exception prio
                                                            rity
  222 00000050 F04F 01FF       LDR              R1, =NVIC_PENDSV_PRI
  223 00000054 7001            STRB             R1, [R0]
  224 00000056         
  225 00000056 2000            MOVS             R0, #0      ; Set the PSP to 0 
                                                            for initial context
                                                             switch call
  226 00000058 F380 8809       MSR              PSP, R0
  227 0000005C         
  228 0000005C 4832            LDR              R0, =OS_CPU_ExceptStkBase ; Ini
                                                            tialize the MSP to 
                                                            the OS_CPU_ExceptSt
                                                            kBase
  229 0000005E 6801            LDR              R1, [R0]
  230 00000060 F381 8808       MSR              MSP, R1
  231 00000064         
  232 00000064 F7FF FFFE       BL               OSTaskSwHook ; Call OSTaskSwHoo
                                                            k() for FPU Push & 
                                                            Pop
  233 00000068         
  234 00000068 4830            LDR              R0, =OSRunning 
                                                            ; OSRunning = TRUE
  235 0000006A 2101            MOVS             R1, #1
  236 0000006C 7001            STRB             R1, [R0]
  237 0000006E         
  238 0000006E 4830            LDR              R0, =OSPrioCur ; OSPrioCur = OS
                                                            PrioHighRdy;
  239 00000070 4930            LDR              R1, =OSPrioHighRdy
  240 00000072 780A            LDRB             R2, [R1]
  241 00000074 7002            STRB             R2, [R0]
  242 00000076         
  243 00000076 4829            LDR              R0, =OSTCBCur ; OSTCBCur  = OST
                                                            CBHighRdy;
  244 00000078 4929            LDR              R1, =OSTCBHighRdy
  245 0000007A 680A            LDR              R2, [R1]
  246 0000007C 6002            STR              R2, [R0]
  247 0000007E         



ARM Macro Assembler    Page 7 


  248 0000007E 6810            LDR              R0, [R2]    ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            Rdy->OSTCBStkPtr;
  249 00000080 F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
  250 00000084         
  251 00000084 F3EF 8014       MRS              R0, CONTROL
  252 00000088 F040 0002       ORR              R0, R0, #2
  253 0000008C F380 8814       MSR              CONTROL, R0
  254 00000090 F3BF 8F6F       ISB                          ; Sync instruction 
                                                            stream
  255 00000094         
  256 00000094 E8BD 4FF0       LDMFD            SP!, {R4-R11, LR} ; Restore r4-
                                                            11, lr from new pro
                                                            cess stack
  257 00000098 BC0F            LDMFD            SP!, {R0-R3} ; Restore r0, r3
  258 0000009A E8BD 5000       LDMFD            SP!, {R12, LR} 
                                                            ; Load R12 and LR
  259 0000009E BC06            LDMFD            SP!, {R1, R2} ; Load PC and dis
                                                            card xPSR
  260 000000A0 B662            CPSIE            I
  261 000000A2 4708            BX               R1
  262 000000A4         
  263 000000A4         
  264 000000A4         ;*******************************************************
                       *************************************************
  265 000000A4         ;                       PERFORM A CONTEXT SWITCH (From t
                       ask level) - OSCtxSw()
  266 000000A4         ;                   PERFORM A CONTEXT SWITCH (From inter
                       rupt level) - OSIntCtxSw()
  267 000000A4         ;
  268 000000A4         ; Note(s) : 1) OSCtxSw() is called when OS wants to perf
                       orm a task context switch.  This function
  269 000000A4         ;              triggers the PendSV exception which is wh
                       ere the real work is done.
  270 000000A4         ;
  271 000000A4         ;           2) OSIntCtxSw() is called by OSIntExit() whe
                       n it determines a context switch is needed as
  272 000000A4         ;              the result of an interrupt.  This functio
                       n simply triggers a PendSV exception which will
  273 000000A4         ;              be handled when there are no more interru
                       pts active and interrupts are enabled.
  274 000000A4         ;*******************************************************
                       *************************************************
  275 000000A4         
  276 000000A4         OSCtxSw
  277 000000A4         OSIntCtxSw
  278 000000A4 4824            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  279 000000A6 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  280 000000AA 6001            STR              R1, [R0]
  281 000000AC 4770            BX               LR
  282 000000AE         
  283 000000AE         
  284 000000AE         ;*******************************************************
                       *************************************************
  285 000000AE         ;                                       HANDLE PendSV EX



ARM Macro Assembler    Page 8 


                       CEPTION
  286 000000AE         ;                                   void OS_CPU_PendSVHa
                       ndler(void)
  287 000000AE         ;
  288 000000AE         ; Note(s) : 1) PendSV is used to cause a context switch.
                         This is a recommended method for performing
  289 000000AE         ;              context switches with Cortex-M.  This is 
                       because the Cortex-M auto-saves half of the
  290 000000AE         ;              processor context on any exception, and r
                       estores same on return from exception.  So only
  291 000000AE         ;              saving of R4-R11 & R14 is required and fi
                       xing up the stack pointers. Using the PendSV exception
  292 000000AE         ;              this way means that context saving and re
                       storing is identical whether it is initiated from
  293 000000AE         ;              a thread or occurs due to an interrupt or
                        exception.
  294 000000AE         ;
  295 000000AE         ;           2) Pseudo-code is:
  296 000000AE         ;              a) Get the process SP
  297 000000AE         ;              b) Save remaining regs r4-r11 & r14 on pr
                       ocess stack;
  298 000000AE         ;              c) Save the process SP in its TCB, OSTCBC
                       ur->OSTCBStkPtr = SP;
  299 000000AE         ;              d) Call OSTaskSwHook();
  300 000000AE         ;              e) Get current high priority, OSPrioCur =
                        OSPrioHighRdy;
  301 000000AE         ;              f) Get current ready thread TCB, OSTCBCur
                        = OSTCBHighRdy;
  302 000000AE         ;              g) Get new process SP from TCB, SP = OSTC
                       BHighRdy->OSTCBStkPtr;
  303 000000AE         ;              h) Restore R4-R11 and R14 from new proces
                       s stack;
  304 000000AE         ;              i) Perform exception return which will re
                       store remaining context.
  305 000000AE         ;
  306 000000AE         ;           3) On entry into PendSV handler:
  307 000000AE         ;              a) The following have been saved on the p
                       rocess stack (by processor):
  308 000000AE         ;                 xPSR, PC, LR, R12, R0-R3
  309 000000AE         ;              b) Processor mode is switched to Handler 
                       mode (from Thread mode)
  310 000000AE         ;              c) Stack is Main stack (switched from Pro
                       cess stack)
  311 000000AE         ;              d) OSTCBCur      points to the OS_TCB of 
                       the task to suspend
  312 000000AE         ;                 OSTCBHighRdy  points to the OS_TCB of 
                       the task to resume
  313 000000AE         ;
  314 000000AE         ;           4) Since PendSV is set to lowest priority in
                        the system (by OSStartHighRdy() above), we
  315 000000AE         ;              know that it will only be run when no oth
                       er exception or interrupt is active, and
  316 000000AE         ;              therefore safe to assume that context bei
                       ng switched out was using the process stack (PSP).
  317 000000AE         ;
  318 000000AE         ;           5) Increasing priority using a write to BASE
                       PRI does not take effect immediately.
  319 000000AE         ;              (a) IMPLICATION  This erratum means that 
                       the instruction after an MSR to boost BASEPRI



ARM Macro Assembler    Page 9 


  320 000000AE         ;                  might incorrectly be preempted by an 
                       insufficient high priority exception.
  321 000000AE         ;
  322 000000AE         ;              (b) WORKAROUND  The MSR to boost BASEPRI 
                       can be replaced by the following code sequence:
  323 000000AE         ;
  324 000000AE         ;                  CPSID i
  325 000000AE         ;                  MSR to BASEPRI
  326 000000AE         ;                  DSB
  327 000000AE         ;                  ISB
  328 000000AE         ;                  CPSIE i
  329 000000AE         ;*******************************************************
                       *************************************************
  330 000000AE         
  331 000000AE         OS_CPU_PendSVHandler
  332 000000AE B672            CPSID            I           ; Cortex-M7 errata 
                                                            notice. See Note #5
                                                            
  333 000000B0 F240 0200 
              F2C0 0200        MOV32            R2, OS_KA_BASEPRI_Boundary ; Se
                                                            t BASEPRI priority 
                                                            level required for 
                                                            exception preemptio
                                                            n
  334 000000B8 6811            LDR              R1, [R2]
  335 000000BA F381 8811       MSR              BASEPRI, R1
  336 000000BE F3BF 8F4F       DSB
  337 000000C2 F3BF 8F6F       ISB
  338 000000C6 B662            CPSIE            I
  339 000000C8         
  340 000000C8 F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer
  341 000000CC E920 4FF0       STMFD            R0!, {R4-R11, R14} ; Save remai
                                                            ning regs r4-11, R1
                                                            4 on process stack
  342 000000D0         
  343 000000D0 4D12            LDR              R5, =OSTCBCur ; OSTCBCur->OSTCB
                                                            StkPtr = SP;
  344 000000D2 6829            LDR              R1, [R5]
  345 000000D4 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut
  346 000000D6         
  347 000000D6         ; At this point, entire context of process has been save
                       d
  348 000000D6 4674            MOV              R4, LR      ; Save LR exc_retur
                                                            n value
  349 000000D8 F7FF FFFE       BL               OSTaskSwHook ; Call OSTaskSwHoo
                                                            k() for FPU Push & 
                                                            Pop
  350 000000DC         
  351 000000DC 4814            LDR              R0, =OSPrioCur ; OSPrioCur = OS
                                                            PrioHighRdy;
  352 000000DE 4915            LDR              R1, =OSPrioHighRdy
  353 000000E0 780A            LDRB             R2, [R1]
  354 000000E2 7002            STRB             R2, [R0]
  355 000000E4         
  356 000000E4         ;SystemView ´úÂë
  357 000000E4 490E            LDR              R1,=OSTCBHighRdy



ARM Macro Assembler    Page 10 


  358 000000E6 680A            LDR              R2,[R1]
  359 000000E8         ;STR R2,[R0]
  360 000000E8         
  361 000000E8 4610            MOV              R0,R2
  362 000000EA F7FF FFFE       BL               SYSVIEW_TaskSwitchedIn
  363 000000EE         ;´úÂë½áÊø
  364 000000EE         
  365 000000EE         
  366 000000EE         
  367 000000EE         
  368 000000EE 490C            LDR              R1, =OSTCBHighRdy ; OSTCBCur  =
                                                             OSTCBHighRdy;
  369 000000F0 680A            LDR              R2, [R1]
  370 000000F2 602A            STR              R2, [R5]
  371 000000F4         
  372 000000F4 F044 0E04       ORR              LR,  R4, #0x04 ; Ensure excepti
                                                            on return uses proc
                                                            ess stack
  373 000000F8 6810            LDR              R0,  [R2]   ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            Rdy->OSTCBStkPtr;
  374 000000FA E8B0 4FF0       LDMFD            R0!, {R4-R11, R14} ; Restore r4
                                                            -11, R14 from new p
                                                            rocess stack
  375 000000FE F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
  376 00000102         
  377 00000102 F240 0200 
              F2C0 0200        MOV32            R2, #0      ; Restore BASEPRI p
                                                            riority level to 0
  378 0000010A B672            CPSID            I
  379 0000010C F382 8811       MSR              BASEPRI, R2
  380 00000110 F3BF 8F4F       DSB
  381 00000114 F3BF 8F6F       ISB
  382 00000118 B662            CPSIE            I
  383 0000011A 4770            BX               LR          ; Exception return 
                                                            will restore remain
                                                            ing context
  384 0000011C         
  385 0000011C                 ALIGN                        ; Removes warning[A
                                                            1581W]: added <no_p
                                                            adbytes> of padding
                                                             at <address>
  386 0000011C         
  387 0000011C                 END
              00000000 
              00000000 
              E000ED22 
              00000000 
              00000000 
              00000000 
              00000000 
              E000ED04 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs=
interwork --depend=.\objects\os_cpu_a.d -o.\objects\os_cpu_a.o -IC:\ES\Keil\STM
32F4xx_DFP\2.16.0\Drivers\CMSIS\Device\ST\STM32F4xx\Include --predefine="__UVIS
ION_VERSION SETA 536" --predefine="STM32F401xE SETA 1" --list=.\listings\os_cpu
_a.lst ucos\port\os_cpu_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 76 in file ucos\port\os_cpu_a.asm
   Uses
      None
Comment: .text unused
OSCtxSw 000000A4

Symbol: OSCtxSw
   Definitions
      At line 276 in file ucos\port\os_cpu_a.asm
   Uses
      At line 50 in file ucos\port\os_cpu_a.asm
Comment: OSCtxSw used once
OSIntCtxSw 000000A4

Symbol: OSIntCtxSw
   Definitions
      At line 277 in file ucos\port\os_cpu_a.asm
   Uses
      At line 51 in file ucos\port\os_cpu_a.asm
Comment: OSIntCtxSw used once
OSStartHighRdy 0000004C

Symbol: OSStartHighRdy
   Definitions
      At line 219 in file ucos\port\os_cpu_a.asm
   Uses
      At line 47 in file ucos\port\os_cpu_a.asm
Comment: OSStartHighRdy used once
OS_CPU_FP_Reg_Pop 00000012

Symbol: OS_CPU_FP_Reg_Pop
   Definitions
      At line 122 in file ucos\port\os_cpu_a.asm
   Uses
      At line 58 in file ucos\port\os_cpu_a.asm
Comment: OS_CPU_FP_Reg_Pop used once
OS_CPU_FP_Reg_Push 00000000

Symbol: OS_CPU_FP_Reg_Push
   Definitions
      At line 95 in file ucos\port\os_cpu_a.asm
   Uses
      At line 57 in file ucos\port\os_cpu_a.asm
Comment: OS_CPU_FP_Reg_Push used once
OS_CPU_FP_nosave 00000010

Symbol: OS_CPU_FP_nosave
   Definitions
      At line 103 in file ucos\port\os_cpu_a.asm
   Uses
      At line 97 in file ucos\port\os_cpu_a.asm
Comment: OS_CPU_FP_nosave used once
OS_CPU_PendSVHandler 000000AE

Symbol: OS_CPU_PendSVHandler



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 331 in file ucos\port\os_cpu_a.asm
   Uses
      At line 52 in file ucos\port\os_cpu_a.asm
Comment: OS_CPU_PendSVHandler used once
OS_CPU_SR_Restore 0000003A

Symbol: OS_CPU_SR_Restore
   Definitions
      At line 188 in file ucos\port\os_cpu_a.asm
   Uses
      At line 49 in file ucos\port\os_cpu_a.asm
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 0000001E

Symbol: OS_CPU_SR_Save
   Definitions
      At line 176 in file ucos\port\os_cpu_a.asm
   Uses
      At line 48 in file ucos\port\os_cpu_a.asm
Comment: OS_CPU_SR_Save used once
10 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 66 in file ucos\port\os_cpu_a.asm
   Uses
      At line 278 in file ucos\port\os_cpu_a.asm
Comment: NVIC_INT_CTRL used once
NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 69 in file ucos\port\os_cpu_a.asm
   Uses
      At line 279 in file ucos\port\os_cpu_a.asm
Comment: NVIC_PENDSVSET used once
NVIC_PENDSV_PRI 000000FF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 68 in file ucos\port\os_cpu_a.asm
   Uses
      At line 222 in file ucos\port\os_cpu_a.asm
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI14 E000ED22

Symbol: NVIC_SYSPRI14
   Definitions
      At line 67 in file ucos\port\os_cpu_a.asm
   Uses
      At line 221 in file ucos\port\os_cpu_a.asm
Comment: NVIC_SYSPRI14 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 41 in file ucos\port\os_cpu_a.asm
   Uses
      None
Comment: OSIntExit unused
OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 37 in file ucos\port\os_cpu_a.asm
   Uses
      At line 238 in file ucos\port\os_cpu_a.asm
      At line 351 in file ucos\port\os_cpu_a.asm

OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 38 in file ucos\port\os_cpu_a.asm
   Uses
      At line 239 in file ucos\port\os_cpu_a.asm
      At line 352 in file ucos\port\os_cpu_a.asm

OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 36 in file ucos\port\os_cpu_a.asm
   Uses
      At line 234 in file ucos\port\os_cpu_a.asm
Comment: OSRunning used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 39 in file ucos\port\os_cpu_a.asm
   Uses
      At line 100 in file ucos\port\os_cpu_a.asm
      At line 243 in file ucos\port\os_cpu_a.asm
      At line 343 in file ucos\port\os_cpu_a.asm

OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy
   Definitions
      At line 40 in file ucos\port\os_cpu_a.asm
   Uses
      At line 124 in file ucos\port\os_cpu_a.asm
      At line 244 in file ucos\port\os_cpu_a.asm
      At line 357 in file ucos\port\os_cpu_a.asm
      At line 368 in file ucos\port\os_cpu_a.asm

OSTaskSwHook 00000000

Symbol: OSTaskSwHook
   Definitions



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

      At line 42 in file ucos\port\os_cpu_a.asm
   Uses
      At line 232 in file ucos\port\os_cpu_a.asm
      At line 349 in file ucos\port\os_cpu_a.asm

OS_CPU_ExceptStkBase 00000000

Symbol: OS_CPU_ExceptStkBase
   Definitions
      At line 43 in file ucos\port\os_cpu_a.asm
   Uses
      At line 228 in file ucos\port\os_cpu_a.asm
Comment: OS_CPU_ExceptStkBase used once
OS_KA_BASEPRI_Boundary 00000000

Symbol: OS_KA_BASEPRI_Boundary
   Definitions
      At line 44 in file ucos\port\os_cpu_a.asm
   Uses
      At line 333 in file ucos\port\os_cpu_a.asm
Comment: OS_KA_BASEPRI_Boundary used once
SYSVIEW_TaskSwitchedIn 00000000

Symbol: SYSVIEW_TaskSwitchedIn
   Definitions
      At line 54 in file ucos\port\os_cpu_a.asm
   Uses
      At line 362 in file ucos\port\os_cpu_a.asm
Comment: SYSVIEW_TaskSwitchedIn used once
10 symbols
359 symbols in table
