Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3.1 (win64) Build 1056140 Thu Oct 30 17:03:40 MDT 2014
| Date             : Tue Sep 22 18:31:37 2015
| Host             : nchikuma-VAIO running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file TopLevel_power_routed.rpt -pb TopLevel_power_summary_routed.pb
| Design           : TopLevel
| Device           : xc7a100tfgg676-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.734 |
| Dynamic (W)              | 0.634 |
| Device Static (W)        | 0.100 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 2.6   |
| Max Ambient (C)          | 83.1  |
| Junction Temperature (C) | 26.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.162 |       20 |       --- |             --- |
| Slice Logic              |     0.064 |    53466 |       --- |             --- |
|   LUT as Logic           |     0.036 |    13340 |     63400 |           21.04 |
|   LUT as Distributed RAM |     0.018 |     4176 |     19000 |           21.97 |
|   Register               |     0.006 |    24919 |    126800 |           19.65 |
|   LUT as Shift Register  |     0.002 |      480 |     19000 |            2.52 |
|   CARRY4                 |     0.001 |      791 |     15850 |            4.99 |
|   F7/F8 Muxes            |    <0.001 |     2406 |     63400 |            3.79 |
|   Others                 |     0.000 |     2174 |       --- |             --- |
| Signals                  |     0.118 |    33480 |       --- |             --- |
| Block RAM                |     0.010 |       29 |       135 |           21.48 |
| MMCM                     |     0.195 |        2 |         6 |           33.33 |
| I/O                      |     0.083 |      213 |       300 |           71.00 |
| Static Power             |     0.100 |          |           |                 |
| Total                    |     0.734 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.377 |       0.360 |      0.017 |
| Vccaux    |       1.800 |     0.127 |       0.109 |      0.018 |
| Vcco33    |       3.300 |     0.027 |       0.023 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------+-----------------------------------+-----------------+
| Clock        | Domain                            | Constraint (ns) |
+--------------+-----------------------------------+-----------------+
| ETH_RX_CLK   | ETH_RX_CLK                        |            40.0 |
| EXTCLK50M    | EXTCLK50M                         |            20.0 |
| CLKIN1       | ClockManager_0/MMCM_0/CLKIN1      |            40.0 |
| CLK_250M_270 | ClockManager_0/MMCM_0/n_10_MMCM_0 |             4.0 |
| ETH_TX_CLK   | ETH_TX_CLK                        |            40.0 |
| I_0          | ClockManager_0/MMCM_0/I_0         |            20.0 |
| CLK_250M_0   | ClockManager_0/MMCM_0/n_4_MMCM_0  |             4.0 |
| CLK_250M_180 | ClockManager_0/MMCM_0/n_8_MMCM_0  |             4.0 |
| CLK_250M_90  | ClockManager_0/MMCM_0/n_6_MMCM_0  |             4.0 |
| CLK_125M     | ClockManager_0/MMCM_0/n_11_MMCM_0 |             8.0 |
| CLK_500M     | ClockManager_0/MMCM_0/n_12_MMCM_0 |             2.0 |
| CLKFBIN      | ClockManager_0/MMCM_0/CLKFBIN     |            40.0 |
| CLK_25M      | ClockManager_0/MMCM_0/n_2_MMCM_1  |            40.0 |
| CLK_6M       | ClockManager_0/MMCM_0/n_4_MMCM_1  |           166.7 |
| CLK_66M      | ClockManager_0/MMCM_0/n_6_MMCM_1  |            15.0 |
| CLK_3M       | ClockManager_0/Clk3M              |           333.3 |
+--------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------+-----------+
| Name                                                                    | Power (W) |
+-------------------------------------------------------------------------+-----------+
| TopLevel                                                                |     0.632 |
|   ADC_0                                                                 |     0.002 |
|     ADC_Controller_0                                                    |    <0.001 |
|       SynchEdgeDetector_0                                               |    <0.001 |
|         Synchronizer_0                                                  |    <0.001 |
|     ADC_Core_HG1                                                        |    <0.001 |
|       PedestalSuppressionRam                                            |    <0.001 |
|         RamData_reg_0_31_0_5                                            |    <0.001 |
|         RamData_reg_0_31_12_15                                          |    <0.001 |
|         RamData_reg_0_31_6_11                                           |    <0.001 |
|       RBCP_Receiver_0                                                   |    <0.001 |
|     ADC_Core_HG2                                                        |    <0.001 |
|       PedestalSuppressionRam                                            |    <0.001 |
|         RamData_reg_0_31_0_5                                            |    <0.001 |
|         RamData_reg_0_31_12_15                                          |    <0.001 |
|         RamData_reg_0_31_6_11                                           |    <0.001 |
|       RBCP_Receiver_0                                                   |    <0.001 |
|     ADC_Core_LG1                                                        |    <0.001 |
|       PedestalSuppressionRam                                            |    <0.001 |
|         RamData_reg_0_31_0_5                                            |    <0.001 |
|         RamData_reg_0_31_12_15                                          |    <0.001 |
|         RamData_reg_0_31_6_11                                           |    <0.001 |
|       RBCP_Receiver_0                                                   |    <0.001 |
|     ADC_Core_LG2                                                        |    <0.001 |
|       PedestalSuppressionRam                                            |    <0.001 |
|         RamData_reg_0_31_0_5                                            |    <0.001 |
|         RamData_reg_0_31_12_15                                          |    <0.001 |
|         RamData_reg_0_31_6_11                                           |    <0.001 |
|       RBCP_Receiver_0                                                   |    <0.001 |
|     ADC_EventBuffer_HG1                                                 |    <0.001 |
|       DualPortRam_0                                                     |    <0.001 |
|       DualPortRam_1                                                     |    <0.001 |
|       Synchronizer_Rptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|       Synchronizer_Wptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|     ADC_EventBuffer_HG2                                                 |    <0.001 |
|       DualPortRam_0                                                     |    <0.001 |
|       DualPortRam_1                                                     |    <0.001 |
|       Synchronizer_Rptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|       Synchronizer_Wptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|     ADC_EventBuffer_LG1                                                 |    <0.001 |
|       DualPortRam_0                                                     |    <0.001 |
|       DualPortRam_1                                                     |    <0.001 |
|       Synchronizer_Rptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|       Synchronizer_Wptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|     ADC_EventBuffer_LG2                                                 |    <0.001 |
|       DualPortRam_0                                                     |    <0.001 |
|       DualPortRam_1                                                     |    <0.001 |
|       Synchronizer_Rptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|       Synchronizer_Wptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|   ClockManager_0                                                        |     0.197 |
|     MMCM_0                                                              |     0.197 |
|   DirectControl_0                                                       |    <0.001 |
|     DFF_1Shot_START_SC_CYCLE1                                           |    <0.001 |
|     DFF_1Shot_START_SC_CYCLE2                                           |    <0.001 |
|     PulseExtender_START_SC_CYCLE1                                       |    <0.001 |
|     PulseExtender_START_SC_CYCLE2                                       |    <0.001 |
|     RBCP_Receiver_0                                                     |    <0.001 |
|   GlobalGatherer_0                                                      |    <0.001 |
|     ADC_Gatherer_0                                                      |    <0.001 |
|     ScalerGatherer_0                                                    |    <0.001 |
|     TDC_Gatherer_0                                                      |    <0.001 |
|   GlobalReadRegister_0                                                  |    <0.001 |
|     ReadRegister_1                                                      |    <0.001 |
|       PulseExtender_0                                                   |    <0.001 |
|       RBCP_Receiver_0                                                   |    <0.001 |
|       Synchronizer_0                                                    |    <0.001 |
|     ReadRegister_2                                                      |    <0.001 |
|       PulseExtender_0                                                   |    <0.001 |
|       RBCP_Receiver_0                                                   |    <0.001 |
|       Synchronizer_0                                                    |    <0.001 |
|   GlobalSender_0                                                        |     0.002 |
|     SynchFIFO_0                                                         |     0.002 |
|       DualPortRam_0                                                     |     0.002 |
|     TCP_Sender_32bit_0                                                  |    <0.001 |
|   GlobalSlowControl_0                                                   |    <0.001 |
|     SlowControl_1                                                       |    <0.001 |
|       RBCP_Receiver_0                                                   |    <0.001 |
|       Serializer_0                                                      |    <0.001 |
|       SlowControlRegister_0                                             |    <0.001 |
|         RamData_reg_0_63_0_2                                            |    <0.001 |
|         RamData_reg_0_63_3_5                                            |    <0.001 |
|         RamData_reg_0_63_6_7                                            |    <0.001 |
|       Synchronizer_SelectSC                                             |    <0.001 |
|       Synchronizer_StartCycle                                           |    <0.001 |
|     SlowControl_2                                                       |    <0.001 |
|       RBCP_Receiver_0                                                   |    <0.001 |
|       Serializer_0                                                      |    <0.001 |
|       SlowControlRegister_0                                             |    <0.001 |
|         RamData_reg_0_63_0_2                                            |    <0.001 |
|         RamData_reg_0_63_3_5                                            |    <0.001 |
|         RamData_reg_0_63_6_7                                            |    <0.001 |
|       Synchronizer_SelectSC                                             |    <0.001 |
|       Synchronizer_StartCycle                                           |    <0.001 |
|   HVControl_O                                                           |    <0.001 |
|     RBCP_Receiver_0                                                     |    <0.001 |
|     shift_reg_O                                                         |    <0.001 |
|   LEDControl_O                                                          |    <0.001 |
|   MADC_O                                                                |    <0.001 |
|     MADC_Core_O                                                         |    <0.001 |
|     RBCP_Receiver_0                                                     |    <0.001 |
|     RBCP_Sender_O                                                       |    <0.001 |
|   MHTDC_0                                                               |     0.243 |
|     MHTDC_Core_0                                                        |     0.239 |
|       CHANNEL_BUFFER_LEADING_GENERATE[0].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[10].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[11].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[12].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[13].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[14].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[15].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[16].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[17].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[18].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[19].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[1].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[20].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[21].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[22].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[23].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[24].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[25].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[26].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[27].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[28].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[29].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[2].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[30].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[31].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[32].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[33].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[34].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[35].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[36].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[37].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[38].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[39].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[3].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[41].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[42].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[45].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[47].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[48].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[49].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[4].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[50].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[51].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[52].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[53].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[54].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[55].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[56].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[58].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[59].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[5].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[60].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[61].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[62].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[63].MHTDC_ChannelBuffer_Leading   |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[6].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[7].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[8].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_LEADING_GENERATE[9].MHTDC_ChannelBuffer_Leading    |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[0].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[10].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[11].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[12].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[13].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[14].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[15].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[16].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[17].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[19].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[1].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[20].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[21].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[22].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[23].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[24].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[25].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[26].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[27].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[28].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[29].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[2].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[30].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[31].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[32].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[33].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[34].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[35].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[36].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[37].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[38].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[40].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[41].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[42].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[43].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[44].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[45].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[47].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[48].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[49].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[4].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[50].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[51].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[53].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[54].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[55].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[56].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[57].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[58].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[59].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[5].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[60].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[61].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[62].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[63].MHTDC_ChannelBuffer_Trailing |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[6].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[7].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[8].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       CHANNEL_BUFFER_TRAILING_GENERATE[9].MHTDC_ChannelBuffer_Trailing  |    <0.001 |
|         DualPortRam_0                                                   |    <0.001 |
|           RamData_reg_0_15_0_5                                          |    <0.001 |
|           RamData_reg_0_15_12_17                                        |    <0.001 |
|           RamData_reg_0_15_18_23                                        |    <0.001 |
|           RamData_reg_0_15_24_29                                        |    <0.001 |
|           RamData_reg_0_15_30_35                                        |    <0.001 |
|           RamData_reg_0_15_36_41                                        |    <0.001 |
|           RamData_reg_0_15_42_45                                        |    <0.001 |
|           RamData_reg_0_15_6_11                                         |    <0.001 |
|       COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[10].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[11].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[12].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[13].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[16].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[20].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[24].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[45].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[47].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[51].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[54].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[55].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[57].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[62].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading                |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading                 |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[10].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[14].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[23].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[24].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[26].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[2].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[32].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[34].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[37].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[38].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[39].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[3].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[40].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[43].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[44].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[46].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[52].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[53].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[54].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[55].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[57].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[58].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[59].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[60].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[63].MHTDC_Counter_Trailing              |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[6].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[7].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing               |    <0.001 |
|         FineCounterDecoder_0                                            |    <0.001 |
|         FineCounter_0                                                   |    <0.001 |
|       CommonStopManager_0                                               |    <0.001 |
|         MHTDC_Counter_0                                                 |    <0.001 |
|           FineCounterDecoder_0                                          |    <0.001 |
|           FineCounter_0                                                 |    <0.001 |
|       MHTDC_Builder_Leading                                             |     0.009 |
|       MHTDC_Builder_Trailing                                            |     0.007 |
|       TimeWindowRegister_0                                              |    <0.001 |
|         RBCP_Receiver_0                                                 |    <0.001 |
|     MHTDC_EventBuffer_Leading                                           |     0.003 |
|       DualPortRam_0                                                     |     0.001 |
|       DualPortRam_1                                                     |    <0.001 |
|       Synchronizer_Rptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|       Synchronizer_Wptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|     MHTDC_EventBuffer_Trailing                                          |     0.002 |
|       DualPortRam_0                                                     |     0.001 |
|       DualPortRam_1                                                     |    <0.001 |
|       Synchronizer_Rptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|       Synchronizer_Wptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|   ResetManager_0                                                        |    <0.001 |
|     EdgeDetector_TcpOpecAckEdge                                         |    <0.001 |
|     EdgeDetector_TcpOpecAckNEdge                                        |    <0.001 |
|     PulseExtender_TcpOpenAck                                            |    <0.001 |
|   SPI_FLASH_Programmer_0                                                |     0.003 |
|     PulseExtender_CommandStart                                          |    <0.001 |
|     RBCP_Receiver_0                                                     |    <0.001 |
|     RBCP_Receiver_Length                                                |    <0.001 |
|     RBCP_Sender_0                                                       |    <0.001 |
|     ReadBuf                                                             |    <0.001 |
|     ReconfigurationManager_0                                            |    <0.001 |
|     SPI_CommandSender_0                                                 |    <0.001 |
|       SPI_IF_0                                                          |    <0.001 |
|     SynchEdgeDetector_CommandSenderStart                                |    <0.001 |
|       Synchronizer_0                                                    |    <0.001 |
|     SynchronizerNbit_Length                                             |    <0.001 |
|       Synchronizer1bit[0].Synchronizer_0                                |    <0.001 |
|       Synchronizer1bit[10].Synchronizer_0                               |    <0.001 |
|       Synchronizer1bit[11].Synchronizer_0                               |    <0.001 |
|       Synchronizer1bit[12].Synchronizer_0                               |    <0.001 |
|       Synchronizer1bit[1].Synchronizer_0                                |    <0.001 |
|       Synchronizer1bit[2].Synchronizer_0                                |    <0.001 |
|       Synchronizer1bit[3].Synchronizer_0                                |    <0.001 |
|       Synchronizer1bit[4].Synchronizer_0                                |    <0.001 |
|       Synchronizer1bit[5].Synchronizer_0                                |    <0.001 |
|       Synchronizer1bit[6].Synchronizer_0                                |    <0.001 |
|       Synchronizer1bit[7].Synchronizer_0                                |    <0.001 |
|       Synchronizer1bit[8].Synchronizer_0                                |    <0.001 |
|       Synchronizer1bit[9].Synchronizer_0                                |    <0.001 |
|     Synchronizer_CommandSenderBusy                                      |    <0.001 |
|     WriteBuf                                                            |    <0.001 |
|   ScalerTimer_0                                                         |    <0.001 |
|   Scaler_0                                                              |     0.007 |
|     DoubleBuffer_0                                                      |    <0.001 |
|       DualPortRam_0                                                     |    <0.001 |
|       DualPortRam_1                                                     |    <0.001 |
|       Synchronizer_Rptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|       Synchronizer_Wptr                                                 |    <0.001 |
|         Synchronizer1bit[0].Synchronizer_0                              |    <0.001 |
|         Synchronizer1bit[1].Synchronizer_0                              |    <0.001 |
|     SINGLE_SCALER_GENERATE[0].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[10].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[11].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[12].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[13].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[14].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[15].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[16].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[17].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[18].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[19].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[1].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[20].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[21].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[22].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[23].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[24].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[25].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[26].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[27].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[28].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[29].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[2].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[30].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[31].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[32].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[33].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[34].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[35].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[36].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[37].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[38].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[39].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[3].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[40].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[41].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[42].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[43].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[44].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[45].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[46].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[47].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[48].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[49].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[4].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[50].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[51].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[52].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[53].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[54].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[55].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[56].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[57].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[58].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[59].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[5].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[60].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[61].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[62].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[63].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[64].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[65].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[66].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[67].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[68].SingleScaler_0                           |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[6].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[7].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[8].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|     SINGLE_SCALER_GENERATE[9].SingleScaler_0                            |    <0.001 |
|       EdgeDetector_0                                                    |    <0.001 |
|   SelectableLogic_0                                                     |    <0.001 |
|     RBCP_Receiver_0                                                     |    <0.001 |
|   SiTCP_i_1                                                             |     0.000 |
|   StatusRegister_0                                                      |    <0.001 |
|     RBCP_Receiver_0                                                     |    <0.001 |
|   TestChargeInjection_O                                                 |    <0.001 |
|   TriggerManager_0                                                      |     0.013 |
|     BusyManager_0                                                       |    <0.001 |
|     HoldExpander_0                                                      |     0.006 |
|       Delayer_0                                                         |     0.005 |
|       EdgeDetector_HOLD                                                 |    <0.001 |
|     InterclockTrigger_AdcFastClear                                      |    <0.001 |
|       Synchronizer_ResetTriggerIn                                       |    <0.001 |
|       Synchronizer_TriggerInExtended                                    |    <0.001 |
|     InterclockTrigger_AdcTrigger                                        |    <0.001 |
|       Synchronizer_ResetTriggerIn                                       |    <0.001 |
|       Synchronizer_TriggerInExtended                                    |    <0.001 |
|     InterclockTrigger_ScalerFastClear                                   |    <0.001 |
|       Synchronizer_ResetTriggerIn                                       |    <0.001 |
|       Synchronizer_TriggerInExtended                                    |    <0.001 |
|     InterclockTrigger_ScalerTrigger                                     |    <0.001 |
|       Synchronizer_ResetTriggerIn                                       |    <0.001 |
|       Synchronizer_TriggerInExtended                                    |    <0.001 |
|     InterclockTrigger_TdcFastClear                                      |    <0.001 |
|       Synchronizer_ResetTriggerIn                                       |    <0.001 |
|       Synchronizer_TriggerInExtended                                    |    <0.001 |
|     InterclockTrigger_TransmitStart                                     |    <0.001 |
|       Synchronizer_ResetTriggerIn                                       |    <0.001 |
|       Synchronizer_TriggerInExtended                                    |    <0.001 |
|     SynchEdgeDetector_FAST_CLEAR                                        |    <0.001 |
|       Synchronizer_0                                                    |    <0.001 |
|     SynchEdgeDetector_HOLD                                              |    <0.001 |
|       Synchronizer_0                                                    |    <0.001 |
|     SynchEdgeDetector_IsDaqMode                                         |    <0.001 |
|       Synchronizer_0                                                    |    <0.001 |
|     SynchEdgeDetector_L1                                                |    <0.001 |
|       Synchronizer_0                                                    |    <0.001 |
|     SynchEdgeDetector_L2                                                |    <0.001 |
|       Synchronizer_0                                                    |    <0.001 |
|     Synchronizer_AdcTdcBusy                                             |    <0.001 |
|     Synchronizer_GathererBusy                                           |    <0.001 |
|   TriggerWidth_0                                                        |     0.059 |
|     RBCP_Receiver_0                                                     |    <0.001 |
|     WidthAdjuster_GENERATE[0].Width_Adjuster_0                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[0].Width_Adjuster_1                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[10].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[10].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[11].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[11].Width_Adjuster_1                         |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[12].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[12].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[13].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[13].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[14].Width_Adjuster_0                         |     0.002 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[14].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[15].Width_Adjuster_0                         |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[15].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[16].Width_Adjuster_0                         |     0.002 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[16].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[17].Width_Adjuster_0                         |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[17].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[18].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[18].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[19].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[19].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[1].Width_Adjuster_0                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[1].Width_Adjuster_1                          |     0.002 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[20].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[20].Width_Adjuster_1                         |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[21].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[21].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[22].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[22].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[23].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[23].Width_Adjuster_1                         |     0.003 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[24].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[24].Width_Adjuster_1                         |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[25].Width_Adjuster_0                         |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[25].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[26].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[26].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[27].Width_Adjuster_0                         |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[27].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[28].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[28].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[29].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[29].Width_Adjuster_1                         |     0.002 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[2].Width_Adjuster_0                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[2].Width_Adjuster_1                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[30].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[30].Width_Adjuster_1                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[31].Width_Adjuster_0                         |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[31].Width_Adjuster_1                         |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[3].Width_Adjuster_0                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[3].Width_Adjuster_1                          |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[4].Width_Adjuster_0                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[4].Width_Adjuster_1                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[5].Width_Adjuster_0                          |     0.002 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[5].Width_Adjuster_1                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[6].Width_Adjuster_0                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[6].Width_Adjuster_1                          |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[7].Width_Adjuster_0                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[7].Width_Adjuster_1                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[8].Width_Adjuster_0                          |     0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[8].Width_Adjuster_1                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[9].Width_Adjuster_0                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|     WidthAdjuster_GENERATE[9].Width_Adjuster_1                          |    <0.001 |
|       Delayer_0                                                         |    <0.001 |
|   UsrClkOut_O                                                           |    <0.001 |
|     RBCP_Receiver_0                                                     |    <0.001 |
|   Version_0                                                             |    <0.001 |
|     RBCP_Sender_0                                                       |    <0.001 |
|   WRAP_SiTCP_GMII_XC7A_32K_0                                            |     0.014 |
|     SiTCP                                                               |     0.014 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1                             |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2                             |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3                             |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4                             |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5                             |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6                             |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7                             |    <0.001 |
|       SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8                             |    <0.001 |
|     TIMER                                                               |    <0.001 |
+-------------------------------------------------------------------------+-----------+


