v 19990124
P 0 3800 300 3800 1
{
T 100 3850 5 8 1 1 0
pin1=15
}
T 360 3800 9 8 1 0 0
A
P 2000 3800 1700 3800 1
{
T 1800 3850 5 8 1 1 0
pin2=1
}
T 1540 3800 9 8 1 0 0
0
P 0 3400 300 3400 1
{
T 100 3450 5 8 1 1 0
pin3=14
}
T 360 3400 9 8 1 0 0
B
P 2000 3400 1700 3400 1
{
T 1800 3450 5 8 1 1 0
pin4=2
}
T 1540 3400 9 8 1 0 0
1
P 0 3000 300 3000 1
{
T 100 3050 5 8 1 1 0
pin5=13
}
T 360 3000 9 8 1 0 0
C
P 2000 3000 1700 3000 1
{
T 1800 3050 5 8 1 1 0
pin6=3
}
T 1540 3000 9 8 1 0 0
2
P 0 2600 300 2600 1
{
T 100 2650 5 8 1 1 0
pin7=12
}
T 360 2600 9 8 1 0 0
D
P 2000 2600 1700 2600 1
{
T 1800 2650 5 8 1 1 0
pin8=4
}
T 1540 2600 9 8 1 0 0
3
P 2000 2200 1700 2200 1
{
T 1800 2250 5 8 1 1 0
pin9=5
}
T 1540 2200 9 8 1 0 0
4
P 2000 1800 1700 1800 1
{
T 1800 1850 5 8 1 1 0
pin10=6
}
T 1540 1800 9 8 1 0 0
5
P 2000 1400 1700 1400 1
{
T 1800 1450 5 8 1 1 0
pin11=7
}
T 1540 1400 9 8 1 0 0
6
P 2000 1000 1700 1000 1
{
T 1800 1050 5 8 1 1 0
pin12=9
}
T 1540 1000 9 8 1 0 0
7
P 2000 600 1700 600 1
{
T 1800 650 5 8 1 1 0
pin13=10
}
T 1540 600 9 8 1 0 0
8
P 2000 200 1700 200 1
{
T 1800 250 5 8 1 1 0
pin14=11
}
T 1540 200 9 8 1 0 0
9
B 300 0 1400 4100 3
T 2100 4140 5 10 0 0 0
device=74145
T 2100 3940 5 10 0 0 0
physical=DIP16
T 300 4140 9 10 1 0 0
74145
