INFO: [VRFC 10-2263] Analyzing Verilog file "E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_2x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_2x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sim_1/new/tb_pyramid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pyramid
