<MODULE>
main
</MODULE>

<OPTC51>
--model-large
</OPTC51>

<PRINTF_FLOAT>
printf_float
</PRINTF_FLOAT>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0014,NO
BIT_BANK,data,0000,OV
R_CONST,code,0054,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0000,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,01FA,NO
</SEGMENTS>

<LOCALS>
L002004?,R_CSEG,0029,0000
L002001?,R_CSEG,001E,0000
L005002?,R_CSEG,015E,0000
_test_print_x_1_111,R_XSEG,0010,0004
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0027,0000
__str_2,R_CONST,0037,0000
_UART1_Init_baudrate_1_109,R_XSEG,0008,0004
</LOCALS>

<PUBLICS>
_main,R_CSEG,0131,0000
_test_print,R_CSEG,00E2,0000
__c51_external_startup,R_CSEG,0000,0000
_UART1_Init,R_CSEG,005C,0000
_x,R_XSEG,0000,0004
_y,R_XSEG,0004,0004
_test_print_PARM_2,R_XSEG,000C,0004
</PUBLICS>

<EXTERNALS>
__divulong,any,0000,0000
_TX_I,any,0000,0000
_TIMER4_Init,any,0000,0000
_JDY40Init,any,0000,0000
_movement_loop_PARM_2,any,0000,0000
_RX_XY,any,0000,0000
_printf,any,0000,0000
__divulong_PARM_2,any,0000,0000
_movement_init,any,0000,0000
_return_x,any,0000,0000
_return_y,any,0000,0000
_movement_loop,any,0000,0000
_crt0,any,0000,0000
_waitms,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
75 A7 00
75 97 DE
75 97 AD
75 FF 80
75 EF 06
75 A7 10
75 C1 20
75 A7 00
75 A9 00
75 A9 00
E5 A9
30 E7 rel3(L002001?;)
75 A9 03
75 A9 03
E5 A9
30 E7 rel3(L002004?;)
43 A4 11
43 A6 01
75 E1 01
75 E2 00
75 E3 41
75 98 10
75 8D E6
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
43 A5 0C
D2 AF
43 A6 1E
75 82 00
22
AA 82
AB 83
AC F0
FD
90 data16(_UART1_Init_baudrate_1_109;)  
EA
F0
A3
EB
F0
A3
EC
F0
A3
ED
F0
75 A7 20
75 93 0C
75 C8 10
75 94 00
90 data16(_UART1_Init_baudrate_1_109;)  
E0
FA
A3
E0
FB
A3
E0
FC
A3
E0
FD
90 data16(__divulong_PARM_2;)  
EA
F0
A3
EB
F0
A3
EC
F0
A3
ED
F0
90 A2 00
75 F0 4A
74 04
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
FD
90 data16(__divulong_PARM_2;)  
74 18
F0
E4
A3
F0
A3
F0
A3
F0
8A 82
8B 83
8C F0
ED
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
FD
E4
C3
9A
FA
E4
9B
FB
74 01
9C
E4
9D
8A 95
8B 96
D2 C9
43 94 40
75 A7 00
22
AA 82
AB 83
AC F0
FD
90 data16(_test_print_x_1_111;)  
EA
F0
A3
EB
F0
A3
EC
F0
A3
ED
F0
90 data16(_test_print_PARM_2;)  
E0
C0 E0
A3
E0
C0 E0
A3
E0
C0 E0
A3
E0
C0 E0
90 data16(_test_print_x_1_111;)  
E0
C0 E0
A3
E0
C0 E0
A3
E0
C0 E0
A3
E0
C0 E0
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F5
F5 81
22
90 01 F4
12 addr16(_waitms;)  
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
90 25 80
E4
F5 F0
12 addr16(_UART1_Init;)  
12 addr16(_JDY40Init;)  
12 addr16(_TIMER4_Init;)  
12 addr16(_movement_init;)  
12 addr16(_TX_I;)  
12 addr16(_RX_XY;)  
12 addr16(_return_x;)  
AA 82
AB 83
AC F0
FD
90 data16(_x;)  
EA
F0
A3
EB
F0
A3
EC
F0
A3
ED
F0
12 addr16(_return_y;)  
AA 82
AB 83
AC F0
FD
90 data16(_y;)  
EA
F0
A3
EB
F0
A3
EC
F0
A3
ED
F0
C0 02
C0 03
C0 04
C0 05
90 data16(_x;)  
E0
C0 E0
A3
E0
C0 E0
A3
E0
C0 E0
A3
E0
C0 E0
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F5
F5 81
90 data16(_x;)  
E0
FA
A3
E0
FB
A3
E0
FC
A3
E0
FD
90 data16(_y;)  
E0
FE
A3
E0
FF
A3
E0
F8
A3
E0
F9
90 data16(_movement_loop_PARM_2;)  
EE
F0
A3
EF
F0
A3
E8
F0
A3
E9
F0
8A 82
8B 83
8C F0
ED
12 addr16(_movement_loop;)  
02 addr16(L005002?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
50 57 4D 5F 70 65 72 63 65 6E 74 20 78 3A 20 25 66
2C 20 50 57 4D 5F 70 65 72 63 65 6E 74 20 79 3A
20 25 66 
0D
0A
00
0D
0A
4A 44 59 2D 34 30 20 74 65 73 74 
0D
0A
00
50 61 72 73 65 64 20 78 3A 20 25 66 2C 20 50 61 72
73 65 64 20 79 3A 20 25 66 
0D
0A
00
</CODE>

<CODE AT 0003>
</CODE>
