/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;
 
#include <dt-bindings/input/input.h>
#include "imx7dea-com.dtsi"

/ {
	model = "Embedded Artists i.MX7 Dual COM Kit";
	compatible = "fsl,imx7dea-com", "fsl,imx7d";

	/* Aliases to allow u-boot to modify the device tree */
	aliases {
		fb_rgb = &lcdif;
		t_rgb = &t_lcd;
		bl_rgb = &backlight_lcd;
		rgb = &display0;
		ts_con_rgb = &i2c1;
	};

	backlight_lcd: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000 0>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;
		enable-gpios = <&gpio2 24 GPIO_ACTIVE_HIGH>;
		status = "okay";
	};

	pxp_v4l2_out {
		compatible = "fsl,imx7d-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	modem_reset: modem-reset {		/* Murata -- BT_REG_ON */
		compatible = "gpio-reset";
		reset-gpios = <&gpio_buff 0 GPIO_ACTIVE_LOW>;
		reset-delay-us = <1000>;
		initially-in-reset; 
		#reset-cells = <0>;
	};

	sii902x_reset: sii902x-reset {
		compatible = "gpio-reset";
		reset-gpios = <&gpio2 27 GPIO_ACTIVE_LOW>;
		reset-delay-us = <10000>;
		initially-in-reset;
		#reset-cells = <0>;
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_usb_otg1_vbus: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "usb_otg1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_usb_otg2_vbus: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "usb_otg2_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		reg_can: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "reg-can";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
		};

		reg_pcie: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			regulator-name = "MPCIE_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			enable-active-high;
		};

		reg_sd2_vmmc: regulator@5 {
			compatible = "regulator-fixed";
			regulator-name = "VDD_SD2";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			enable-active-high;
			startup-delay-us = <200000>;
		};
		usdhc1_pwrseq: usdhc1_pwrseq {			/* add construct for "fmac" to control WL_REG_ON signal */
			compatible = "mmc-pwrseq-simple";
			reset-gpios = <&gpio_buff 1 GPIO_ACTIVE_LOW>; /* WL REG ON */
			post-power-on-delay-ms = <120>;
			status = "okay";
		};
	};

	sound-wm8731 {
		compatible = "simple-audio-card";
		simple-audio-card,name = "wm8731-audio";
		simple-audio-card,format = "i2s";
		simple-audio-card,frame-master = <&cpudai>;
		simple-audio-card,bitclock-master = <&cpudai>;
		simple-audio-card,widgets =
			"Line", "Left Line Out Jack",
			"Line", "Right Line Out Jack";
		simple-audio-card,routing =
			"Left Line Out Jack", "LOUT",
			"Right Line Out Jack", "ROUT";

		cpudai: simple-audio-card,cpu {
			sound-dai = <&sai1>;
			dai-tdm-slot-num = <2>;
			dai-tdm-slot-width = <32>;
		};

		simple-audio-card,codec {
			sound-dai = <&wm8731>;
			clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_DIV>;
		};
	};

	gpio-keys {
		compatible = "gpio-keys";

		user_btn {
			label = "User Button";
			gpios = <&gpio_buff 13 GPIO_ACTIVE_LOW>;
			linux,code = <103>; /* 103 = numpad 7 */
		};
	};
};

&clks {
	assigned-clocks = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <722534400>;
};

&epxp {
	status = "okay";
};

&flexcan1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_flexcan1>;
        xceiver-supply = <&reg_can>;
        status = "okay";
};


&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_can>;
	status = "okay";
};

&i2c1 {
        wm8731: wm8731@1a {
		#sound-dai-cells = <0>;
		compatible = "wlf,wm8731";
		reg = <0x1a>;
		clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_DIV>;

		assigned-clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_DIV>, 
				<&clks IMX7D_AUDIO_MCLK_ROOT_SRC>;
		assigned-clock-parents = <&clks IMX7D_AUDIO_MCLK_ROOT_DIV>, 
				<&clks IMX7D_PLL_AUDIO_POST_DIV>;
		assigned-clock-rates = <11289600>, <0>;

        };

        /* AR1021 touch controller through RGB display interface connector on Carrier Board */
        ar1021_rgb@4d {
                compatible = "microchip,ar1021-i2c";
                reg = <0x4d>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_rgb_connector>;
                interrupt-parent = <&gpio5>;
                interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
                ar1021,swap_xy;
                ar1021,invert_x;
                #ar1021,invert_y;
		status = "disabled";
        };

        /* eGalax touch controller through RGB display interface connector on Carrier Board */
        egalax_ts_rgb@4 {
                compatible = "eeti,egalax_ts";
                reg = <0x4>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_rgb_connector>;
                interrupt-parent = <&gpio5>;
                interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
                wakeup-gpios = <&gpio5 9 GPIO_ACTIVE_HIGH>;
		status = "disabled";
        };

        /* FocalTech touch controller through RGB display interface connector on Carrier Board */
        edt-ft5x06_rgb@38 {
                compatible = "edt,edt-ft5x06";
                reg = <0x38>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_rgb_connector>;
                interrupt-parent = <&gpio5>;
                interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
		status = "disabled";
        };

        /* Ilitek touch controller through RGB display interface connector on Carrier Board */
        ilitek_aim_rgb@41 {
                compatible = "ilitek,ilitek_aim";
                reg = <0x41>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_rgb_connector>;
                interrupt-parent = <&gpio5>;
                interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
		status = "disabled";
        };

        /* Atmel MXT1664 touch controller through RGB display interface connector on Carrier Board */
        mxt1664_ts_rgb@4b {
                compatible = "atmel,mxt1664_ts";
                reg = <0x4b>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_rgb_connector>;
                interrupt-parent = <&gpio5>;
                interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
		status = "disabled";
        };

        /* Sitronix touch controller through RGB display interface connector on Carrier Board */
        sitronix_rgb@55 {
                compatible = "sitronix,sitronix_i2c";
                reg = <0x55>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_rgb_connector>;
                interrupt-parent = <&gpio5>;
                interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
		status = "disabled";
        };
	rtc: pcf8523@68 {
		compatible = "nxp,pcf8523";
		reg = <0x68>;
	};
	sii902x: sii902x@39 {
		compatible = "SiI,sii902x";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rgb_connector>;
		interrupt-parent = <&gpio5>;
		interrupts = <9 IRQ_TYPE_EDGE_FALLING>;
		resets = <&sii902x_reset>;
		mode_str ="800x600M@60";
		bits-per-pixel = <24>;
		reg = <0x39>;
		status = "disabled";
	};
};

&i2c2 {

	gpio_buff: pca6416@20 {
		compatible = "ti,tca6416";
		reg = <0x20>;
		gpio-controller;
		#gpio-cells = <2>;
		gpio-line-names = "BT_REG_ON", "WL_REG_ON", "VBAT_VSEL",
			"BT_DEV_WAKE", "", "AUD_CODEC_MUX_CTRL1",
			"VDDIO_VSEL", "PCIE_PERST_L", "",
			"DIR_WL_DEV_WAKE", "PCIE_CLK_MUX_CTRL", "AUD_CODEC_MUX_CTRL2",
			"DIR_BT_AUD_WS_CLK", "USER_BTN", "USER_LED1", "USER_LED2";

		hog_VBAT_VSEL {
			gpio-hog;
			gpios = <2 0>;
			output-low; /* LOW = 3.3V, HIGH = 3.6V */
		};
		hog_AUD_CODEC_MUX_CTRL1 {
			gpio-hog;
			gpios = <5 0>;
			output-low;
		};
		hog_VDDIO_VSEL {
			gpio-hog;
			gpios = <6 0>;
			output-low; /* LOW = 1.8V, HIGH = 3.3V */
		};
		hog_DIR_WL_DEV_WAKE {
			gpio-hog;
			gpios = <9 0>;
			output-low;
		};
		hog_PCIE_CLK_MUX_CTRL {
			gpio-hog;
			gpios = <10 0>;
			output-high; /* LOW = External Reference Clock, HIGH = i.MX Generated Clock */
		};
		hog_AUD_CODEC_MUX_CTRL2 {
			gpio-hog;
			gpios = <11 0>;
			output-low;
		};
	};
};

&iomuxc {
	pinctrl-0 = <&pinctrl_hog_1>, <&pinctrl_exp_conn>;

	imx7d-sdb-kit {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO08__GPIO1_IO8		0x0B /* Murata - VSELECT for WLAN SDIO interface */
			>;
		};

		pinctrl_rgb_connector: rgb_connector_grp {
			fsl,pins = <
				MX7D_PAD_SD2_CD_B__GPIO5_IO9          0x1f0b0
				MX7D_PAD_EPDC_GDSP__GPIO2_IO27        0x1f0b0
			>;
		};

                pinctrl_flexcan1: flexcan1grp {
                        fsl,pins = <
                                MX7D_PAD_GPIO1_IO12__FLEXCAN1_RX        0x59
                                MX7D_PAD_GPIO1_IO13__FLEXCAN1_TX        0x59
                        >;
                };

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX7D_PAD_GPIO1_IO14__FLEXCAN2_RX	0x59
				MX7D_PAD_GPIO1_IO15__FLEXCAN2_TX	0x59
			>;
		};

		pinctrl_lcdif_dat: lcdifdatgrp {
			fsl,pins = <
				MX7D_PAD_LCD_DATA00__LCD_DATA0	0x79
				MX7D_PAD_LCD_DATA01__LCD_DATA1	0x79
				MX7D_PAD_LCD_DATA02__LCD_DATA2	0x79
				MX7D_PAD_LCD_DATA03__LCD_DATA3	0x79
				MX7D_PAD_LCD_DATA04__LCD_DATA4	0x79
				MX7D_PAD_LCD_DATA05__LCD_DATA5	0x79
				MX7D_PAD_LCD_DATA06__LCD_DATA6	0x79
				MX7D_PAD_LCD_DATA07__LCD_DATA7	0x79
				MX7D_PAD_LCD_DATA08__LCD_DATA8	0x79
				MX7D_PAD_LCD_DATA09__LCD_DATA9	0x79
				MX7D_PAD_LCD_DATA10__LCD_DATA10	0x79
				MX7D_PAD_LCD_DATA11__LCD_DATA11	0x79
				MX7D_PAD_LCD_DATA12__LCD_DATA12	0x79
				MX7D_PAD_LCD_DATA13__LCD_DATA13	0x79
				MX7D_PAD_LCD_DATA14__LCD_DATA14	0x79
				MX7D_PAD_LCD_DATA15__LCD_DATA15	0x79
				MX7D_PAD_LCD_DATA16__LCD_DATA16	0x79
				MX7D_PAD_LCD_DATA17__LCD_DATA17	0x79
				MX7D_PAD_LCD_DATA18__LCD_DATA18	0x79
				MX7D_PAD_LCD_DATA19__LCD_DATA19	0x79
				MX7D_PAD_LCD_DATA20__LCD_DATA20	0x79
				MX7D_PAD_LCD_DATA21__LCD_DATA21	0x79
				MX7D_PAD_LCD_DATA22__LCD_DATA22	0x79
				MX7D_PAD_LCD_DATA23__LCD_DATA23	0x79
			>;
		};

		pinctrl_lcdif_ctrl: lcdifctrlgrp {
			fsl,pins = <
				MX7D_PAD_LCD_CLK__LCD_CLK	0x79
				MX7D_PAD_LCD_ENABLE__LCD_ENABLE	0x79
				MX7D_PAD_LCD_VSYNC__LCD_VSYNC	0x79
				MX7D_PAD_LCD_HSYNC__LCD_HSYNC	0x79
				MX7D_PAD_LCD_RESET__LCD_RESET	0x79
				MX7D_PAD_EPDC_GDCLK__GPIO2_IO24 0x79
				MX7D_PAD_EPDC_GDOE__GPIO2_IO25  0x79
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX 0x79
				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX 0x79
			>;
		};

                pinctrl_uart2: uart2grp {
                        fsl,pins = <
                                MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX 0x79
                                MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX 0x79
				MX7D_PAD_SAI2_TX_DATA__UART2_DCE_RTS 0x79
				MX7D_PAD_SAI2_RX_DATA__UART2_DCE_CTS 0x79
                        >;
                };

                pinctrl_uart3: uart3grp {
                        fsl,pins = <
                                MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX 0x79
                                MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX 0x79
                        >;
                };

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x59
				MX7D_PAD_SD1_CLK__SD1_CLK	0x19
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x59
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x59
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x59
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x59
				MX7D_PAD_EPDC_SDCE0__GPIO2_IO20	0x59 /* WL_HOST_WAKE */
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5a
				MX7D_PAD_SD1_CLK__SD1_CLK	0x1a
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5a
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5a
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5a
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5a
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
			fsl,pins = <
				MX7D_PAD_SD1_CMD__SD1_CMD	0x5b
				MX7D_PAD_SD1_CLK__SD1_CLK	0x1b
				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x5b
				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x5b
				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x5b
				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x5b
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX7D_PAD_SD2_CMD__SD2_CMD       0x5a
				MX7D_PAD_SD2_CLK__SD2_CLK       0x1a
				MX7D_PAD_SD2_DATA0__SD2_DATA0   0x5a
				MX7D_PAD_SD2_DATA1__SD2_DATA1   0x5a
				MX7D_PAD_SD2_DATA2__SD2_DATA2   0x5a
				MX7D_PAD_SD2_DATA3__SD2_DATA3   0x5a
				MX7D_PAD_SD1_CD_B__GPIO5_IO0    0x5a /* CD */
			>;
		};

                pinctrl_sai1: sai1grp {
                        fsl,pins = <
                                MX7D_PAD_SAI1_MCLK__SAI1_MCLK           0x1f
				MX7D_PAD_SAI1_TX_BCLK__SAI1_TX_BCLK     0x1f
				MX7D_PAD_SAI1_TX_SYNC__SAI1_TX_SYNC     0x1f
				MX7D_PAD_SAI1_TX_DATA__SAI1_TX_DATA0    0x30
				MX7D_PAD_SAI1_RX_DATA__SAI1_RX_DATA0    0x1f
                        >;
                };

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX7D_PAD_EPDC_SDCE2__GPIO2_IO22		0x59 /* PCIe CLKREQ */
			>;
		};

		/* Expansion Board */
		pinctrl_exp_conn: expconngrp {
			fsl,pins = <
				MX7D_PAD_ENET1_CRS__GPIO7_IO14		0x1b /* GPIO_H */
				MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2	0x1b /* GPIO_J */
				/*MX7D_PAD_GPIO1_IO08__GPIO1_IO8	0x1b    GPIO_K shared with SD1_VSELECT */
				MX7D_PAD_UART3_CTS_B__GPIO4_IO7		0x1b /* GPIO_P */

				/*MX7D_PAD_EPDC_DATA00__GPIO2_IO0	0x1b    GPIO_Q shared with QSPI_A */
				/*MX7D_PAD_EPDC_DATA01__GPIO2_IO1	0x1b    GPIO_R shared with QSPI_A */
				/*MX7D_PAD_EPDC_DATA02__GPIO2_IO2	0x1b    GPIO_S shared with QSPI_A */
				/*MX7D_PAD_EPDC_DATA03__GPIO2_IO3	0x1b    GPIO_T shared with QSPI_A */
				MX7D_PAD_EPDC_DATA04__GPIO2_IO4		0x1b /* GPIO_U */
				/*MX7D_PAD_EPDC_DATA05__GPIO2_IO5	0x1b    GPIO_V shared with QSPI_A */
				/*MX7D_PAD_EPDC_DATA06__GPIO2_IO6	0x1b    GPIO_W shared with QSPI_A */
				MX7D_PAD_EPDC_DATA07__GPIO2_IO7		0x1b /* GPIO_X */
				MX7D_PAD_EPDC_DATA08__GPIO2_IO8		0x1b /* GPIO_Y */
				MX7D_PAD_EPDC_DATA09__GPIO2_IO9		0x1b /* GPIO_Z */
				MX7D_PAD_EPDC_DATA10__GPIO2_IO10	0x1b /* GPIO_AA */
				MX7D_PAD_EPDC_DATA11__GPIO2_IO11	0x1b /* GPIO_AB */
				MX7D_PAD_EPDC_DATA12__GPIO2_IO12	0x1b /* GPIO_AC */
				MX7D_PAD_EPDC_DATA13__GPIO2_IO13	0x1b /* GPIO_AD */
				MX7D_PAD_EPDC_DATA14__GPIO2_IO14	0x1b /* GPIO_AE */
				MX7D_PAD_EPDC_DATA15__GPIO2_IO15	0x1b /* GPIO_AF */
				MX7D_PAD_EPDC_SDCLK__GPIO2_IO16		0x1b /* GPIO_AG */
				MX7D_PAD_EPDC_SDLE__GPIO2_IO17		0x1b /* GPIO_AH */
				MX7D_PAD_EPDC_SDOE__GPIO2_IO18		0x1b /* GPIO_AJ */
				MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	0x1b /* GPIO_AK */
				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31	0x1b /* GPIO_AL */
				MX7D_PAD_SD1_WP__GPIO5_IO1		0x1b /* GPIO_AP */
				/* GPIO_AQ Used by SNCS_TAMPER3 */
				/* GPIO_AR Used by SNCS_TAMPER4 */
				/* GPIO_AS Used by SNCS_TAMPER5 */
				/* GPIO_AT Used by SNCS_TAMPER6 */
				/* GPIO_AU Used by SNCS_TAMPER7 */
				/* GPIO_AV Used by SNCS_TAMPER8 */
			>;
		};
	};
};

&iomuxc_lpsr {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_2>;

	imx7d-sdb {
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
                                MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5             0x14
                                MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_ANY        0x74
                                MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7             0x59
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT      0x110b0
			>;
		};

                pinctrl_pwm3: pwm3grp {
                        fsl,pins = <
				MX7D_PAD_LPSR_GPIO1_IO03__PWM3_OUT      0x110b0
                        >;
                };

	};
};

&lcdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lcdif_dat
		     &pinctrl_lcdif_ctrl>;
	pinctrl-assert-gpios = <&gpio2 25 GPIO_ACTIVE_HIGH>;
	display = <&display0>;
	status = "okay";

	display0: display@0 {
		bits-per-pixel = <24>;
		bus-width = <24>;

                display-timings {
                        native-mode = <&t_lcd>;
                        t_lcd: t_lcd_default {
                                /* values may be changed in bootscript */
                                clock-frequency = <33336667>;
                                hactive = <1280>;
                                vactive = <720>;
                                hback-porch = <89>;
                                hfront-porch = <164>;
                                vback-porch = <75>;
                                vfront-porch = <75>;
                                hsync-len = <10>;
                                vsync-len = <10>;
                                hsync-active = <0>;
                                vsync-active = <0>;
                                de-active = <1>;
                                pixelclk-active = <0>;
                        };


                };

	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio_buff 7 GPIO_ACTIVE_LOW>; /* PCIE_PERST_L */
	disable-gpio = <&gpio_buff 1 GPIO_ACTIVE_LOW>; /* WL REG ON */
	clkreq-gpio = <&gpio2 22 GPIO_ACTIVE_LOW>; /* PCIe_CLKREQ */
	status = "disabled";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm3>;
        status = "okay";
};



&sai1 {
	#sound-dai-cells = <0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
			  <&clks IMX7D_SAI1_ROOT_CLK>;
	assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
	assigned-clock-rates = <0>, <11289600>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

/* Bluetooth UART */
&uart2 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart2>;
        assigned-clocks = <&clks IMX7D_UART2_ROOT_SRC>;
        assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
	fsl,uart-has-rtscts;
	resets = <&modem_reset>;
	status = "okay";
};

&uart3 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_uart3>;
        assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
        assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
	status = "okay";
};

&usbotg1 {
	vbus-supply = <&reg_usb_otg1_vbus>;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	vbus-supply = <&reg_usb_otg2_vbus>;
	dr_mode = "host";
	status = "okay";
};

&gpio1 {
	/* Murata - This hog forces SD1_VSELECT high; SD1 VIO = 1.8V */
	sd1_vselect_gpio {
		gpio-hog;
		gpios = <8 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "SD1 VSELECT";
	};
};

&usdhc1 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	keep-power-in-suspend;
	non-removable;
	pm-ignore-notify;
	cap-power-off; 
	mmc-pwrseq = <&usdhc1_pwrseq>;
	status = "okay";
	brcmf: bcrmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
		interrupt-parent = <&gpio2>;
		interrupts = <20 IRQ_TYPE_LEVEL_LOW>; /* WL_HOST_WAKE = GPIO2_IO20 active low for M.2. */
		interrupt-names = "host-wake";
	};
};

/* For uSD socket on COM Carrier Board */
&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
	enable-sdio-wakeup;
	keep-power-in-suspend;
	tuning-step = <2>;
	vmmc-supply = <&reg_sd2_vmmc>;
	enable-sdio-wakeup;
	no-1-8-v;
	status = "okay";
};

&wdog1 {
	status = "okay";
	fsl,ext-reset-output;
};
