<stg><name>sqrt_fixed<28, 15></name>


<trans_list>

<trans id="409" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:1  %x_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="5" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:2  %tmp = call i5 @_ssdm_op_PartSelect.i5.i18.i32.i32(i18 %x_V_read, i32 13, i32 17)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="18" op_0_bw="5">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:3  %x_l_I_V = zext i5 %tmp to i18

]]></Node>
<StgValue><ssdm name="x_l_I_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="13" op_0_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:4  %trunc_ln731 = trunc i18 %x_V_read to i13

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:6  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %x_V_read, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:7  %xor_ln248 = xor i1 %tmp_4, true

]]></Node>
<StgValue><ssdm name="xor_ln248"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:8  %select_ln248 = select i1 %xor_ln248, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="select_ln248"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:9  %p_Result_30_5 = call i18 @llvm.part.set.i18.i8(i18 %x_l_I_V, i8 %select_ln248, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_30_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:10  %select_ln488 = select i1 %tmp_4, i8 4, i8 0

]]></Node>
<StgValue><ssdm name="select_ln488"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:11  %select_ln488_1 = select i1 %tmp_4, i18 %p_Result_30_5, i18 %x_l_I_V

]]></Node>
<StgValue><ssdm name="select_ln488_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:12  %select_ln488_6 = select i1 %tmp_4, i2 -2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln488_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:13  %tmp_6 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln488_6, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:14  %p_Result_28_6 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %select_ln488_1, i32 2, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_28_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="3">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:15  %zext_ln488 = zext i3 %tmp_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln488"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:16  %icmp_ln488 = icmp ult i9 %p_Result_28_6, %zext_ln488

]]></Node>
<StgValue><ssdm name="icmp_ln488"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:17  %sub_ln248 = sub i9 %p_Result_28_6, %zext_ln488

]]></Node>
<StgValue><ssdm name="sub_ln248"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:18  %p_Result_30_6 = call i18 @llvm.part.set.i18.i9(i18 %select_ln488_1, i9 %sub_ln248, i32 2, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_30_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:19  %tmp_8 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488, i32 1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:20  %select_ln488_2 = select i1 %icmp_ln488, i8 %select_ln488, i8 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln488_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:21  %select_ln488_3 = select i1 %icmp_ln488, i18 %select_ln488_1, i18 %p_Result_30_6

]]></Node>
<StgValue><ssdm name="select_ln488_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:22  %tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln488_2, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:23  %trunc_ln612 = trunc i18 %select_ln488_3 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln612"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="9">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:24  %zext_ln488_1 = zext i9 %tmp_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln488_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:25  %icmp_ln488_1 = icmp ult i10 %trunc_ln612, %zext_ln488_1

]]></Node>
<StgValue><ssdm name="icmp_ln488_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:26  %sub_ln248_1 = sub i10 %trunc_ln612, %zext_ln488_1

]]></Node>
<StgValue><ssdm name="sub_ln248_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="10" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:27  %p_Result_30_7 = call i18 @llvm.part.set.i18.i10(i18 %select_ln488_3, i10 %sub_ln248_1, i32 0, i32 9)

]]></Node>
<StgValue><ssdm name="p_Result_30_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:28  %tmp_10 = call i8 @_ssdm_op_BitSet.i8.i8.i32.i1(i8 %select_ln488_2, i32 0, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:29  %select_ln488_4 = select i1 %icmp_ln488_1, i8 %select_ln488_2, i8 %tmp_10

]]></Node>
<StgValue><ssdm name="select_ln488_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:30  %select_ln488_5 = select i1 %icmp_ln488_1, i18 %select_ln488_3, i18 %p_Result_30_7

]]></Node>
<StgValue><ssdm name="select_ln488_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:35  %tmp_12 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %x_V_read, i32 11, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:36  %icmp_ln1495 = icmp eq i2 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:38  %add_ln703 = add i18 %select_ln488_5, -1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:41  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %x_V_read, i32 11, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:42  %icmp_ln318 = icmp ne i2 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:49  %tmp_5 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln488_4, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:51  %trunc_ln708 = trunc i8 %select_ln488_4 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:70  %tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %select_ln488_4, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="2" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:72  %trunc_ln708_21 = trunc i8 %select_ln488_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:91  %tmp_13 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %select_ln488_4, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:93  %trunc_ln708_22 = trunc i8 %select_ln488_4 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:112  %tmp_15 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %select_ln488_4, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:114  %trunc_ln708_23 = trunc i8 %select_ln488_4 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:133  %tmp_17 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %select_ln488_4, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:135  %trunc_ln708_24 = trunc i8 %select_ln488_4 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:154  %tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %select_ln488_4, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:156  %trunc_ln708_25 = trunc i8 %select_ln488_4 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:175  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %select_ln488_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:178  %trunc_ln708_26 = trunc i8 %select_ln488_4 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:5  %x_l_FH_V = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln731, i1 false)

]]></Node>
<StgValue><ssdm name="x_l_FH_V"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:31  %trunc_ln708_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 0, i8 %select_ln488_4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:32  %zext_ln1494 = zext i16 %trunc_ln708_1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:33  %icmp_ln1494 = icmp ugt i18 %select_ln488_5, %zext_ln1494

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:34  %icmp_ln1498 = icmp eq i18 %select_ln488_5, %zext_ln1494

]]></Node>
<StgValue><ssdm name="icmp_ln1498"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:37  %add_ln703_19 = add i14 %x_l_FH_V, -4096

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:39  %select_ln339 = select i1 %icmp_ln1495, i18 %add_ln703, i18 %select_ln488_5

]]></Node>
<StgValue><ssdm name="select_ln339"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:40  %sub_ln703 = sub i18 %select_ln339, %zext_ln1494

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:43  %and_ln318 = and i1 %icmp_ln1498, %icmp_ln318

]]></Node>
<StgValue><ssdm name="and_ln318"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:44  %or_ln318 = or i1 %and_ln318, %icmp_ln1494

]]></Node>
<StgValue><ssdm name="or_ln318"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:45  %select_ln318 = select i1 %or_ln318, i14 -8192, i14 0

]]></Node>
<StgValue><ssdm name="select_ln318"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:46  %select_ln318_1 = select i1 %or_ln318, i14 %add_ln703_19, i14 %x_l_FH_V

]]></Node>
<StgValue><ssdm name="select_ln318_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:47  %select_ln318_2 = select i1 %or_ln318, i18 %sub_ln703, i18 %select_ln488_5

]]></Node>
<StgValue><ssdm name="select_ln318_2"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:48  %p_Result_34_1 = call i2 @_ssdm_op_PartSelect.i2.i14.i32.i32(i14 %select_ln318, i32 12, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_34_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:50  %trunc_ln708_3 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 0, i7 %tmp_5)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="2" op_3_bw="11">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:52  %trunc_ln708_4 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i2.i11(i1 %trunc_ln708, i2 %p_Result_34_1, i11 -1024)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:53  %zext_ln1494_1 = zext i16 %trunc_ln708_3 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:54  %icmp_ln1494_1 = icmp ugt i18 %select_ln318_2, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:55  %icmp_ln1498_1 = icmp eq i18 %select_ln318_2, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="icmp_ln1498_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:56  %icmp_ln1495_1 = icmp ult i14 %select_ln318_1, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="icmp_ln1495_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:57  %sub_ln703_1 = sub i14 %select_ln318_1, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:58  %add_ln703_1 = add i18 %select_ln318_2, -1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:59  %select_ln339_1 = select i1 %icmp_ln1495_1, i18 %add_ln703_1, i18 %select_ln318_2

]]></Node>
<StgValue><ssdm name="select_ln339_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:60  %sub_ln703_2 = sub i18 %select_ln339_1, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="sub_ln703_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:62  %icmp_ln318_1 = icmp ult i14 %select_ln318_1, %trunc_ln708_4

]]></Node>
<StgValue><ssdm name="icmp_ln318_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:63  %xor_ln318_7 = xor i1 %icmp_ln318_1, true

]]></Node>
<StgValue><ssdm name="xor_ln318_7"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:64  %and_ln318_1 = and i1 %icmp_ln1498_1, %xor_ln318_7

]]></Node>
<StgValue><ssdm name="and_ln318_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:65  %or_ln318_1 = or i1 %and_ln318_1, %icmp_ln1494_1

]]></Node>
<StgValue><ssdm name="or_ln318_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:67  %select_ln318_4 = select i1 %or_ln318_1, i14 %sub_ln703_1, i14 %select_ln318_1

]]></Node>
<StgValue><ssdm name="select_ln318_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:61  %tmp_16 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318, i32 12, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:66  %select_ln318_3 = select i1 %or_ln318_1, i14 %tmp_16, i14 %select_ln318

]]></Node>
<StgValue><ssdm name="select_ln318_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:68  %select_ln318_5 = select i1 %or_ln318_1, i18 %sub_ln703_2, i18 %select_ln318_2

]]></Node>
<StgValue><ssdm name="select_ln318_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:69  %p_Result_34_2 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %select_ln318_3, i32 11, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_34_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:71  %trunc_ln708_5 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 0, i6 %tmp_11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="14" op_1_bw="2" op_2_bw="3" op_3_bw="9">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:73  %trunc_ln708_6 = call i14 @_ssdm_op_BitConcatenate.i14.i2.i3.i9(i2 %trunc_ln708_21, i3 %p_Result_34_2, i9 -256)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:74  %zext_ln1494_2 = zext i16 %trunc_ln708_5 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:75  %icmp_ln1494_2 = icmp ugt i18 %select_ln318_5, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:76  %icmp_ln1498_2 = icmp eq i18 %select_ln318_5, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="icmp_ln1498_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:77  %icmp_ln1495_2 = icmp ult i14 %select_ln318_4, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="icmp_ln1495_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:78  %sub_ln703_3 = sub i14 %select_ln318_4, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="sub_ln703_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:79  %add_ln703_2 = add i18 %select_ln318_5, -1

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:80  %select_ln339_2 = select i1 %icmp_ln1495_2, i18 %add_ln703_2, i18 %select_ln318_5

]]></Node>
<StgValue><ssdm name="select_ln339_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:81  %sub_ln703_4 = sub i18 %select_ln339_2, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="sub_ln703_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:82  %tmp_18 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_3, i32 11, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:83  %icmp_ln318_2 = icmp ult i14 %select_ln318_4, %trunc_ln708_6

]]></Node>
<StgValue><ssdm name="icmp_ln318_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:84  %xor_ln318_8 = xor i1 %icmp_ln318_2, true

]]></Node>
<StgValue><ssdm name="xor_ln318_8"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:85  %and_ln318_2 = and i1 %icmp_ln1498_2, %xor_ln318_8

]]></Node>
<StgValue><ssdm name="and_ln318_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:86  %or_ln318_2 = or i1 %and_ln318_2, %icmp_ln1494_2

]]></Node>
<StgValue><ssdm name="or_ln318_2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:87  %select_ln318_6 = select i1 %or_ln318_2, i14 %tmp_18, i14 %select_ln318_3

]]></Node>
<StgValue><ssdm name="select_ln318_6"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:88  %select_ln318_7 = select i1 %or_ln318_2, i14 %sub_ln703_3, i14 %select_ln318_4

]]></Node>
<StgValue><ssdm name="select_ln318_7"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:89  %select_ln318_8 = select i1 %or_ln318_2, i18 %sub_ln703_4, i18 %select_ln318_5

]]></Node>
<StgValue><ssdm name="select_ln318_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:90  %p_Result_34_3 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %select_ln318_6, i32 10, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_34_3"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:92  %trunc_ln708_7 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 0, i5 %tmp_13)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="4" op_3_bw="7">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:94  %trunc_ln708_8 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i4.i7(i3 %trunc_ln708_22, i4 %p_Result_34_3, i7 -64)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:95  %zext_ln1494_3 = zext i16 %trunc_ln708_7 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:96  %icmp_ln1494_3 = icmp ugt i18 %select_ln318_8, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:97  %icmp_ln1498_3 = icmp eq i18 %select_ln318_8, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="icmp_ln1498_3"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:98  %icmp_ln1495_3 = icmp ult i14 %select_ln318_7, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="icmp_ln1495_3"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:100  %add_ln703_3 = add i18 %select_ln318_8, -1

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:104  %icmp_ln318_3 = icmp ult i14 %select_ln318_7, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="icmp_ln318_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:99  %sub_ln703_5 = sub i14 %select_ln318_7, %trunc_ln708_8

]]></Node>
<StgValue><ssdm name="sub_ln703_5"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:101  %select_ln339_3 = select i1 %icmp_ln1495_3, i18 %add_ln703_3, i18 %select_ln318_8

]]></Node>
<StgValue><ssdm name="select_ln339_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:102  %sub_ln703_6 = sub i18 %select_ln339_3, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="sub_ln703_6"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:103  %tmp_20 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_6, i32 10, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:105  %xor_ln318_9 = xor i1 %icmp_ln318_3, true

]]></Node>
<StgValue><ssdm name="xor_ln318_9"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:106  %and_ln318_3 = and i1 %icmp_ln1498_3, %xor_ln318_9

]]></Node>
<StgValue><ssdm name="and_ln318_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:107  %or_ln318_3 = or i1 %and_ln318_3, %icmp_ln1494_3

]]></Node>
<StgValue><ssdm name="or_ln318_3"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:108  %select_ln318_9 = select i1 %or_ln318_3, i14 %tmp_20, i14 %select_ln318_6

]]></Node>
<StgValue><ssdm name="select_ln318_9"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:109  %select_ln318_10 = select i1 %or_ln318_3, i14 %sub_ln703_5, i14 %select_ln318_7

]]></Node>
<StgValue><ssdm name="select_ln318_10"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:110  %select_ln318_11 = select i1 %or_ln318_3, i18 %sub_ln703_6, i18 %select_ln318_8

]]></Node>
<StgValue><ssdm name="select_ln318_11"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:111  %p_Result_34_4 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %select_ln318_9, i32 9, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_34_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:113  %trunc_ln708_9 = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 0, i4 %tmp_15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="5" op_3_bw="5">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:115  %trunc_ln708_s = call i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5(i4 %trunc_ln708_23, i5 %p_Result_34_4, i5 -16)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:116  %zext_ln1494_4 = zext i16 %trunc_ln708_9 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1494_4"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:117  %icmp_ln1494_4 = icmp ugt i18 %select_ln318_11, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:118  %icmp_ln1498_4 = icmp eq i18 %select_ln318_11, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="icmp_ln1498_4"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:119  %icmp_ln1495_4 = icmp ult i14 %select_ln318_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="icmp_ln1495_4"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:120  %sub_ln703_7 = sub i14 %select_ln318_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="sub_ln703_7"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:121  %add_ln703_4 = add i18 %select_ln318_11, -1

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:122  %select_ln339_4 = select i1 %icmp_ln1495_4, i18 %add_ln703_4, i18 %select_ln318_11

]]></Node>
<StgValue><ssdm name="select_ln339_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:123  %sub_ln703_8 = sub i18 %select_ln339_4, %zext_ln1494_4

]]></Node>
<StgValue><ssdm name="sub_ln703_8"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:124  %tmp_21 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_9, i32 9, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:125  %icmp_ln318_4 = icmp ult i14 %select_ln318_10, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="icmp_ln318_4"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:126  %xor_ln318_10 = xor i1 %icmp_ln318_4, true

]]></Node>
<StgValue><ssdm name="xor_ln318_10"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:127  %and_ln318_4 = and i1 %icmp_ln1498_4, %xor_ln318_10

]]></Node>
<StgValue><ssdm name="and_ln318_4"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:128  %or_ln318_4 = or i1 %and_ln318_4, %icmp_ln1494_4

]]></Node>
<StgValue><ssdm name="or_ln318_4"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:129  %select_ln318_12 = select i1 %or_ln318_4, i14 %tmp_21, i14 %select_ln318_9

]]></Node>
<StgValue><ssdm name="select_ln318_12"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:130  %select_ln318_13 = select i1 %or_ln318_4, i14 %sub_ln703_7, i14 %select_ln318_10

]]></Node>
<StgValue><ssdm name="select_ln318_13"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:131  %select_ln318_14 = select i1 %or_ln318_4, i18 %sub_ln703_8, i18 %select_ln318_11

]]></Node>
<StgValue><ssdm name="select_ln318_14"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:132  %p_Result_34_5 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln318_12, i32 8, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_34_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:134  %trunc_ln708_2 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 0, i3 %tmp_17)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="6" op_3_bw="3">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:136  %trunc_ln708_10 = call i14 @_ssdm_op_BitConcatenate.i14.i5.i6.i3(i5 %trunc_ln708_24, i6 %p_Result_34_5, i3 -4)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:137  %zext_ln1494_5 = zext i16 %trunc_ln708_2 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1494_5"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:138  %icmp_ln1494_5 = icmp ugt i18 %select_ln318_14, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:139  %icmp_ln1498_5 = icmp eq i18 %select_ln318_14, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="icmp_ln1498_5"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:140  %icmp_ln1495_5 = icmp ult i14 %select_ln318_13, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="icmp_ln1495_5"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:141  %sub_ln703_9 = sub i14 %select_ln318_13, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="sub_ln703_9"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:142  %add_ln703_5 = add i18 %select_ln318_14, -1

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:143  %select_ln339_5 = select i1 %icmp_ln1495_5, i18 %add_ln703_5, i18 %select_ln318_14

]]></Node>
<StgValue><ssdm name="select_ln339_5"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:144  %sub_ln703_10 = sub i18 %select_ln339_5, %zext_ln1494_5

]]></Node>
<StgValue><ssdm name="sub_ln703_10"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:145  %tmp_23 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_12, i32 8, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:146  %icmp_ln318_5 = icmp ult i14 %select_ln318_13, %trunc_ln708_10

]]></Node>
<StgValue><ssdm name="icmp_ln318_5"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:147  %xor_ln318_11 = xor i1 %icmp_ln318_5, true

]]></Node>
<StgValue><ssdm name="xor_ln318_11"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:148  %and_ln318_5 = and i1 %icmp_ln1498_5, %xor_ln318_11

]]></Node>
<StgValue><ssdm name="and_ln318_5"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:149  %or_ln318_5 = or i1 %and_ln318_5, %icmp_ln1494_5

]]></Node>
<StgValue><ssdm name="or_ln318_5"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:150  %select_ln318_15 = select i1 %or_ln318_5, i14 %tmp_23, i14 %select_ln318_12

]]></Node>
<StgValue><ssdm name="select_ln318_15"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:151  %select_ln318_16 = select i1 %or_ln318_5, i14 %sub_ln703_9, i14 %select_ln318_13

]]></Node>
<StgValue><ssdm name="select_ln318_16"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:152  %select_ln318_17 = select i1 %or_ln318_5, i18 %sub_ln703_10, i18 %select_ln318_14

]]></Node>
<StgValue><ssdm name="select_ln318_17"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:153  %p_Result_34_6 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %select_ln318_15, i32 7, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_34_6"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:155  %trunc_ln708_11 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 0, i2 %tmp_19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="7" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:157  %trunc_ln708_12 = call i14 @_ssdm_op_BitConcatenate.i14.i6.i7.i1(i6 %trunc_ln708_25, i7 %p_Result_34_6, i1 true)

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:158  %zext_ln1494_6 = zext i16 %trunc_ln708_11 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1494_6"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:159  %icmp_ln1494_6 = icmp ugt i18 %select_ln318_17, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:160  %icmp_ln1498_6 = icmp eq i18 %select_ln318_17, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="icmp_ln1498_6"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:161  %icmp_ln1495_6 = icmp ult i14 %select_ln318_16, %trunc_ln708_12

]]></Node>
<StgValue><ssdm name="icmp_ln1495_6"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:163  %add_ln703_6 = add i18 %select_ln318_17, -1

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:167  %icmp_ln318_6 = icmp ult i14 %select_ln318_16, %trunc_ln708_12

]]></Node>
<StgValue><ssdm name="icmp_ln318_6"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:168  %xor_ln318_12 = xor i1 %icmp_ln318_6, true

]]></Node>
<StgValue><ssdm name="xor_ln318_12"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:169  %and_ln318_6 = and i1 %icmp_ln1498_6, %xor_ln318_12

]]></Node>
<StgValue><ssdm name="and_ln318_6"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:170  %or_ln318_6 = or i1 %and_ln318_6, %icmp_ln1494_6

]]></Node>
<StgValue><ssdm name="or_ln318_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:162  %sub_ln703_11 = sub i14 %select_ln318_16, %trunc_ln708_12

]]></Node>
<StgValue><ssdm name="sub_ln703_11"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:164  %select_ln339_6 = select i1 %icmp_ln1495_6, i18 %add_ln703_6, i18 %select_ln318_17

]]></Node>
<StgValue><ssdm name="select_ln339_6"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:165  %sub_ln703_12 = sub i18 %select_ln339_6, %zext_ln1494_6

]]></Node>
<StgValue><ssdm name="sub_ln703_12"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:166  %tmp_29 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_15, i32 7, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:171  %select_ln318_18 = select i1 %or_ln318_6, i14 %tmp_29, i14 %select_ln318_15

]]></Node>
<StgValue><ssdm name="select_ln318_18"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:172  %select_ln318_19 = select i1 %or_ln318_6, i14 %sub_ln703_11, i14 %select_ln318_16

]]></Node>
<StgValue><ssdm name="select_ln318_19"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:173  %select_ln318_20 = select i1 %or_ln318_6, i18 %sub_ln703_12, i18 %select_ln318_17

]]></Node>
<StgValue><ssdm name="select_ln318_20"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:174  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln318_18, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:176  %trunc_ln708_13 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 0, i1 %tmp_32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:177  %tmp_22 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %select_ln318_18, i32 7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:179  %trunc_ln708_14 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %trunc_ln708_26, i7 %tmp_22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="13">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:180  %mul_FL_V_7 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %tmp_31, i13 -4096)

]]></Node>
<StgValue><ssdm name="mul_FL_V_7"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="16">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:181  %zext_ln1494_7 = zext i16 %trunc_ln708_13 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1494_7"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:182  %icmp_ln1494_7 = icmp ugt i18 %select_ln318_20, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:183  %icmp_ln1498_7 = icmp eq i18 %select_ln318_20, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="icmp_ln1498_7"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:184  %icmp_ln1494_14 = icmp ugt i14 %select_ln318_19, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:185  %and_ln318_7 = and i1 %icmp_ln1498_7, %icmp_ln1494_14

]]></Node>
<StgValue><ssdm name="and_ln318_7"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:186  %icmp_ln318_7 = icmp ne i18 %select_ln318_20, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="icmp_ln318_7"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:187  %icmp_ln318_8 = icmp ne i14 %select_ln318_19, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="icmp_ln318_8"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:188  %icmp_ln1496 = icmp ne i14 %mul_FL_V_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:189  %or_ln318_7 = or i1 %icmp_ln318_7, %icmp_ln1496

]]></Node>
<StgValue><ssdm name="or_ln318_7"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:190  %or_ln318_8 = or i1 %or_ln318_7, %icmp_ln318_8

]]></Node>
<StgValue><ssdm name="or_ln318_8"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:191  %sub_ln703_13 = sub i14 0, %mul_FL_V_7

]]></Node>
<StgValue><ssdm name="sub_ln703_13"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:192  %icmp_ln1495_7 = icmp ult i14 %select_ln318_19, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="icmp_ln1495_7"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:193  %icmp_ln1498_14 = icmp eq i14 %select_ln318_19, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="icmp_ln1498_14"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:194  %and_ln331 = and i1 %icmp_ln1498_14, %icmp_ln1496

]]></Node>
<StgValue><ssdm name="and_ln331"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:195  %or_ln331 = or i1 %icmp_ln1495_7, %and_ln331

]]></Node>
<StgValue><ssdm name="or_ln331"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:196  %p_neg_7 = select i1 %icmp_ln1496, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_neg_7"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:197  %sub_ln703_14 = sub i14 %p_neg_7, %trunc_ln708_14

]]></Node>
<StgValue><ssdm name="sub_ln703_14"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:198  %add_ln703_7 = add i14 %sub_ln703_14, %select_ln318_19

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:199  %add_ln703_8 = add i18 %select_ln318_20, -1

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:200  %select_ln339_7 = select i1 %or_ln331, i18 %add_ln703_8, i18 %select_ln318_20

]]></Node>
<StgValue><ssdm name="select_ln339_7"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:201  %sub_ln703_15 = sub i18 %select_ln339_7, %zext_ln1494_7

]]></Node>
<StgValue><ssdm name="sub_ln703_15"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:203  %xor_ln318 = xor i1 %or_ln318_8, true

]]></Node>
<StgValue><ssdm name="xor_ln318"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:204  %or_ln318_9 = or i1 %and_ln318_7, %xor_ln318

]]></Node>
<StgValue><ssdm name="or_ln318_9"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:205  %or_ln318_10 = or i1 %or_ln318_9, %icmp_ln1494_7

]]></Node>
<StgValue><ssdm name="or_ln318_10"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:208  %select_ln318_23 = select i1 %or_ln318_10, i14 %add_ln703_7, i14 %select_ln318_19

]]></Node>
<StgValue><ssdm name="select_ln318_23"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:209  %select_ln318_24 = select i1 %or_ln318_10, i18 %sub_ln703_15, i18 %select_ln318_20

]]></Node>
<StgValue><ssdm name="select_ln318_24"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:202  %tmp_33 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_18, i32 6, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:206  %select_ln318_21 = select i1 %or_ln318_10, i14 %tmp_33, i14 %select_ln318_18

]]></Node>
<StgValue><ssdm name="select_ln318_21"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:207  %select_ln318_22 = select i1 %or_ln318_10, i14 %sub_ln703_13, i14 0

]]></Node>
<StgValue><ssdm name="select_ln318_22"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:210  %tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %select_ln318_21, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="6" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:211  %tmp_24 = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %select_ln318_21, i32 8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:212  %trunc_ln708_15 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %select_ln488_4, i6 %tmp_24)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="11">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:213  %mul_FL_V_8 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i11(i3 %tmp_9, i11 -1024)

]]></Node>
<StgValue><ssdm name="mul_FL_V_8"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:214  %icmp_ln1494_8 = icmp ne i18 %select_ln318_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:215  %icmp_ln1498_8 = icmp eq i18 %select_ln318_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_8"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:216  %icmp_ln1494_15 = icmp ugt i14 %select_ln318_23, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:217  %and_ln318_8 = and i1 %icmp_ln1498_8, %icmp_ln1494_15

]]></Node>
<StgValue><ssdm name="and_ln318_8"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:218  %icmp_ln318_9 = icmp ne i14 %select_ln318_23, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="icmp_ln318_9"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:219  %icmp_ln1496_1 = icmp ult i14 %select_ln318_22, %mul_FL_V_8

]]></Node>
<StgValue><ssdm name="icmp_ln1496_1"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:220  %or_ln318_11 = or i1 %icmp_ln1494_8, %icmp_ln1496_1

]]></Node>
<StgValue><ssdm name="or_ln318_11"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:221  %or_ln318_12 = or i1 %or_ln318_11, %icmp_ln318_9

]]></Node>
<StgValue><ssdm name="or_ln318_12"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:222  %sub_ln703_16 = sub i14 %select_ln318_22, %mul_FL_V_8

]]></Node>
<StgValue><ssdm name="sub_ln703_16"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:223  %icmp_ln1495_8 = icmp ult i14 %select_ln318_23, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="icmp_ln1495_8"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:224  %icmp_ln1498_15 = icmp eq i14 %select_ln318_23, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="icmp_ln1498_15"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:225  %and_ln331_1 = and i1 %icmp_ln1498_15, %icmp_ln1496_1

]]></Node>
<StgValue><ssdm name="and_ln331_1"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:226  %or_ln331_1 = or i1 %icmp_ln1495_8, %and_ln331_1

]]></Node>
<StgValue><ssdm name="or_ln331_1"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:227  %p_neg_8 = select i1 %icmp_ln1496_1, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_neg_8"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:228  %sub_ln703_17 = sub i14 %p_neg_8, %trunc_ln708_15

]]></Node>
<StgValue><ssdm name="sub_ln703_17"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:229  %add_ln703_9 = add i14 %sub_ln703_17, %select_ln318_23

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:230  %add_ln703_10 = add i18 %select_ln318_24, -1

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:231  %select_ln339_8 = select i1 %or_ln331_1, i18 %add_ln703_10, i18 %select_ln318_24

]]></Node>
<StgValue><ssdm name="select_ln339_8"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:232  %tmp_34 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_21, i32 5, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:233  %xor_ln318_1 = xor i1 %or_ln318_12, true

]]></Node>
<StgValue><ssdm name="xor_ln318_1"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:234  %or_ln318_13 = or i1 %and_ln318_8, %xor_ln318_1

]]></Node>
<StgValue><ssdm name="or_ln318_13"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:235  %or_ln318_14 = or i1 %or_ln318_13, %icmp_ln1494_8

]]></Node>
<StgValue><ssdm name="or_ln318_14"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:236  %select_ln318_25 = select i1 %or_ln318_14, i14 %tmp_34, i14 %select_ln318_21

]]></Node>
<StgValue><ssdm name="select_ln318_25"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:237  %select_ln318_26 = select i1 %or_ln318_14, i14 %sub_ln703_16, i14 %select_ln318_22

]]></Node>
<StgValue><ssdm name="select_ln318_26"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:238  %select_ln318_27 = select i1 %or_ln318_14, i14 %add_ln703_9, i14 %select_ln318_23

]]></Node>
<StgValue><ssdm name="select_ln318_27"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:239  %select_ln318_28 = select i1 %or_ln318_14, i18 %select_ln339_8, i18 %select_ln318_24

]]></Node>
<StgValue><ssdm name="select_ln318_28"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:240  %tmp_s = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %select_ln318_25, i32 4, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:241  %tmp_25 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %select_ln318_25, i32 9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="9">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:243  %mul_FL_V_9 = call i14 @_ssdm_op_BitConcatenate.i14.i5.i9(i5 %tmp_s, i9 -256)

]]></Node>
<StgValue><ssdm name="mul_FL_V_9"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:249  %icmp_ln1496_2 = icmp ult i14 %select_ln318_26, %mul_FL_V_9

]]></Node>
<StgValue><ssdm name="icmp_ln1496_2"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:257  %p_neg_9 = select i1 %icmp_ln1496_2, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_neg_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="8" op_3_bw="5">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:242  %trunc_ln708_16 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i8.i5(i1 false, i8 %select_ln488_4, i5 %tmp_25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:244  %icmp_ln1494_9 = icmp ne i18 %select_ln318_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:245  %icmp_ln1498_9 = icmp eq i18 %select_ln318_28, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_9"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:246  %icmp_ln1494_16 = icmp ugt i14 %select_ln318_27, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:247  %and_ln318_9 = and i1 %icmp_ln1498_9, %icmp_ln1494_16

]]></Node>
<StgValue><ssdm name="and_ln318_9"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:248  %icmp_ln318_10 = icmp ne i14 %select_ln318_27, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="icmp_ln318_10"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:250  %or_ln318_15 = or i1 %icmp_ln1494_9, %icmp_ln1496_2

]]></Node>
<StgValue><ssdm name="or_ln318_15"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:251  %or_ln318_16 = or i1 %or_ln318_15, %icmp_ln318_10

]]></Node>
<StgValue><ssdm name="or_ln318_16"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:252  %sub_ln703_18 = sub i14 %select_ln318_26, %mul_FL_V_9

]]></Node>
<StgValue><ssdm name="sub_ln703_18"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:253  %icmp_ln1495_9 = icmp ult i14 %select_ln318_27, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="icmp_ln1495_9"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:254  %icmp_ln1498_16 = icmp eq i14 %select_ln318_27, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="icmp_ln1498_16"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:255  %and_ln331_2 = and i1 %icmp_ln1498_16, %icmp_ln1496_2

]]></Node>
<StgValue><ssdm name="and_ln331_2"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:256  %or_ln331_2 = or i1 %icmp_ln1495_9, %and_ln331_2

]]></Node>
<StgValue><ssdm name="or_ln331_2"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:258  %sub_ln703_19 = sub i14 %p_neg_9, %trunc_ln708_16

]]></Node>
<StgValue><ssdm name="sub_ln703_19"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:259  %add_ln703_11 = add i14 %sub_ln703_19, %select_ln318_27

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:260  %add_ln703_12 = add i18 %select_ln318_28, -1

]]></Node>
<StgValue><ssdm name="add_ln703_12"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:261  %select_ln339_9 = select i1 %or_ln331_2, i18 %add_ln703_12, i18 %select_ln318_28

]]></Node>
<StgValue><ssdm name="select_ln339_9"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:262  %tmp_35 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_25, i32 4, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:263  %xor_ln318_2 = xor i1 %or_ln318_16, true

]]></Node>
<StgValue><ssdm name="xor_ln318_2"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:264  %or_ln318_21 = or i1 %and_ln318_9, %xor_ln318_2

]]></Node>
<StgValue><ssdm name="or_ln318_21"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:265  %or_ln318_22 = or i1 %or_ln318_21, %icmp_ln1494_9

]]></Node>
<StgValue><ssdm name="or_ln318_22"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:266  %select_ln318_29 = select i1 %or_ln318_22, i14 %tmp_35, i14 %select_ln318_25

]]></Node>
<StgValue><ssdm name="select_ln318_29"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:267  %select_ln318_30 = select i1 %or_ln318_22, i14 %sub_ln703_18, i14 %select_ln318_26

]]></Node>
<StgValue><ssdm name="select_ln318_30"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:268  %select_ln318_31 = select i1 %or_ln318_22, i14 %add_ln703_11, i14 %select_ln318_27

]]></Node>
<StgValue><ssdm name="select_ln318_31"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:269  %select_ln318_32 = select i1 %or_ln318_22, i18 %select_ln339_9, i18 %select_ln318_28

]]></Node>
<StgValue><ssdm name="select_ln318_32"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:270  %tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i14.i32.i32(i14 %select_ln318_29, i32 3, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="4" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:271  %tmp_26 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %select_ln318_29, i32 10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="14" op_1_bw="2" op_2_bw="8" op_3_bw="4">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:272  %trunc_ln708_17 = call i14 @_ssdm_op_BitConcatenate.i14.i2.i8.i4(i2 0, i8 %select_ln488_4, i4 %tmp_26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:273  %mul_FL_V_s = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %tmp_1, i7 -64)

]]></Node>
<StgValue><ssdm name="mul_FL_V_s"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:274  %icmp_ln1494_10 = icmp ne i18 %select_ln318_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:275  %icmp_ln1498_10 = icmp eq i18 %select_ln318_32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_10"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:276  %icmp_ln1494_17 = icmp ugt i14 %select_ln318_31, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="icmp_ln1494_17"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:277  %and_ln318_10 = and i1 %icmp_ln1498_10, %icmp_ln1494_17

]]></Node>
<StgValue><ssdm name="and_ln318_10"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:278  %icmp_ln318_11 = icmp ne i14 %select_ln318_31, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="icmp_ln318_11"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:279  %icmp_ln1496_3 = icmp ult i14 %select_ln318_30, %mul_FL_V_s

]]></Node>
<StgValue><ssdm name="icmp_ln1496_3"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:280  %or_ln318_23 = or i1 %icmp_ln1494_10, %icmp_ln1496_3

]]></Node>
<StgValue><ssdm name="or_ln318_23"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:281  %or_ln318_17 = or i1 %or_ln318_23, %icmp_ln318_11

]]></Node>
<StgValue><ssdm name="or_ln318_17"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:282  %sub_ln703_20 = sub i14 %select_ln318_30, %mul_FL_V_s

]]></Node>
<StgValue><ssdm name="sub_ln703_20"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:283  %icmp_ln1495_10 = icmp ult i14 %select_ln318_31, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="icmp_ln1495_10"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:284  %icmp_ln1498_17 = icmp eq i14 %select_ln318_31, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="icmp_ln1498_17"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:285  %and_ln331_3 = and i1 %icmp_ln1498_17, %icmp_ln1496_3

]]></Node>
<StgValue><ssdm name="and_ln331_3"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:286  %or_ln331_3 = or i1 %icmp_ln1495_10, %and_ln331_3

]]></Node>
<StgValue><ssdm name="or_ln331_3"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:287  %p_neg_10 = select i1 %icmp_ln1496_3, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_neg_10"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:290  %add_ln703_14 = add i18 %select_ln318_32, -1

]]></Node>
<StgValue><ssdm name="add_ln703_14"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:291  %select_ln339_10 = select i1 %or_ln331_3, i18 %add_ln703_14, i18 %select_ln318_32

]]></Node>
<StgValue><ssdm name="select_ln339_10"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:293  %xor_ln318_3 = xor i1 %or_ln318_17, true

]]></Node>
<StgValue><ssdm name="xor_ln318_3"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:294  %or_ln318_24 = or i1 %and_ln318_10, %xor_ln318_3

]]></Node>
<StgValue><ssdm name="or_ln318_24"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:295  %or_ln318_25 = or i1 %or_ln318_24, %icmp_ln1494_10

]]></Node>
<StgValue><ssdm name="or_ln318_25"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:297  %select_ln318_34 = select i1 %or_ln318_25, i14 %sub_ln703_20, i14 %select_ln318_30

]]></Node>
<StgValue><ssdm name="select_ln318_34"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:299  %select_ln318_36 = select i1 %or_ln318_25, i18 %select_ln339_10, i18 %select_ln318_32

]]></Node>
<StgValue><ssdm name="select_ln318_36"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="306" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:288  %sub_ln703_21 = sub i14 %p_neg_10, %trunc_ln708_17

]]></Node>
<StgValue><ssdm name="sub_ln703_21"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:289  %add_ln703_13 = add i14 %sub_ln703_21, %select_ln318_31

]]></Node>
<StgValue><ssdm name="add_ln703_13"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:292  %tmp_36 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_29, i32 3, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:296  %select_ln318_33 = select i1 %or_ln318_25, i14 %tmp_36, i14 %select_ln318_29

]]></Node>
<StgValue><ssdm name="select_ln318_33"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:298  %select_ln318_35 = select i1 %or_ln318_25, i14 %add_ln703_13, i14 %select_ln318_31

]]></Node>
<StgValue><ssdm name="select_ln318_35"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="9" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:300  %tmp_2 = call i9 @_ssdm_op_PartSelect.i9.i14.i32.i32(i14 %select_ln318_33, i32 2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="3" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:301  %tmp_27 = call i3 @_ssdm_op_PartSelect.i3.i14.i32.i32(i14 %select_ln318_33, i32 11, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="14" op_1_bw="3" op_2_bw="8" op_3_bw="3">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:302  %trunc_ln708_18 = call i14 @_ssdm_op_BitConcatenate.i14.i3.i8.i3(i3 0, i8 %select_ln488_4, i3 %tmp_27)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:303  %mul_FL_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_2, i5 -16)

]]></Node>
<StgValue><ssdm name="mul_FL_V_1"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:304  %icmp_ln1494_11 = icmp ne i18 %select_ln318_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:305  %icmp_ln1498_11 = icmp eq i18 %select_ln318_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_11"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:306  %icmp_ln1494_18 = icmp ugt i14 %select_ln318_35, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="icmp_ln1494_18"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:307  %and_ln318_11 = and i1 %icmp_ln1498_11, %icmp_ln1494_18

]]></Node>
<StgValue><ssdm name="and_ln318_11"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:308  %icmp_ln318_12 = icmp ne i14 %select_ln318_35, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="icmp_ln318_12"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:309  %icmp_ln1496_4 = icmp ult i14 %select_ln318_34, %mul_FL_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_4"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:310  %or_ln318_26 = or i1 %icmp_ln1494_11, %icmp_ln1496_4

]]></Node>
<StgValue><ssdm name="or_ln318_26"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:311  %or_ln318_18 = or i1 %or_ln318_26, %icmp_ln318_12

]]></Node>
<StgValue><ssdm name="or_ln318_18"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:312  %sub_ln703_22 = sub i14 %select_ln318_34, %mul_FL_V_1

]]></Node>
<StgValue><ssdm name="sub_ln703_22"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:313  %icmp_ln1495_11 = icmp ult i14 %select_ln318_35, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="icmp_ln1495_11"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:314  %icmp_ln1498_18 = icmp eq i14 %select_ln318_35, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="icmp_ln1498_18"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:315  %and_ln331_4 = and i1 %icmp_ln1498_18, %icmp_ln1496_4

]]></Node>
<StgValue><ssdm name="and_ln331_4"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:316  %or_ln331_4 = or i1 %icmp_ln1495_11, %and_ln331_4

]]></Node>
<StgValue><ssdm name="or_ln331_4"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:317  %p_neg_11 = select i1 %icmp_ln1496_4, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_neg_11"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:318  %sub_ln703_23 = sub i14 %p_neg_11, %trunc_ln708_18

]]></Node>
<StgValue><ssdm name="sub_ln703_23"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:319  %add_ln703_15 = add i14 %sub_ln703_23, %select_ln318_35

]]></Node>
<StgValue><ssdm name="add_ln703_15"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:320  %add_ln703_16 = add i18 %select_ln318_36, -1

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:321  %select_ln339_11 = select i1 %or_ln331_4, i18 %add_ln703_16, i18 %select_ln318_36

]]></Node>
<StgValue><ssdm name="select_ln339_11"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:323  %xor_ln318_4 = xor i1 %or_ln318_18, true

]]></Node>
<StgValue><ssdm name="xor_ln318_4"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:324  %or_ln318_27 = or i1 %and_ln318_11, %xor_ln318_4

]]></Node>
<StgValue><ssdm name="or_ln318_27"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:325  %or_ln318_28 = or i1 %or_ln318_27, %icmp_ln1494_11

]]></Node>
<StgValue><ssdm name="or_ln318_28"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:327  %select_ln318_38 = select i1 %or_ln318_28, i14 %sub_ln703_22, i14 %select_ln318_34

]]></Node>
<StgValue><ssdm name="select_ln318_38"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:329  %select_ln318_40 = select i1 %or_ln318_28, i18 %select_ln339_11, i18 %select_ln318_36

]]></Node>
<StgValue><ssdm name="select_ln318_40"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln318_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:322  %tmp_37 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_33, i32 2, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:326  %select_ln318_37 = select i1 %or_ln318_28, i14 %tmp_37, i14 %select_ln318_33

]]></Node>
<StgValue><ssdm name="select_ln318_37"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:328  %select_ln318_39 = select i1 %or_ln318_28, i14 %add_ln703_15, i14 %select_ln318_35

]]></Node>
<StgValue><ssdm name="select_ln318_39"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:330  %tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %select_ln318_37, i32 1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="2" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:331  %tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i14.i32.i32(i14 %select_ln318_37, i32 12, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="8" op_3_bw="2">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:332  %trunc_ln708_19 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i8.i2(i4 0, i8 %select_ln488_4, i2 %tmp_28)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:333  %mul_FL_V_2 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_3, i3 -4)

]]></Node>
<StgValue><ssdm name="mul_FL_V_2"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:334  %icmp_ln1494_12 = icmp ne i18 %select_ln318_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:335  %icmp_ln1498_12 = icmp eq i18 %select_ln318_40, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_12"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:336  %icmp_ln1494_19 = icmp ugt i14 %select_ln318_39, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="icmp_ln1494_19"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:337  %and_ln318_12 = and i1 %icmp_ln1498_12, %icmp_ln1494_19

]]></Node>
<StgValue><ssdm name="and_ln318_12"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:338  %icmp_ln318_13 = icmp ne i14 %select_ln318_39, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="icmp_ln318_13"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:339  %icmp_ln1496_5 = icmp ult i14 %select_ln318_38, %mul_FL_V_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_5"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:340  %or_ln318_29 = or i1 %icmp_ln1494_12, %icmp_ln1496_5

]]></Node>
<StgValue><ssdm name="or_ln318_29"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:341  %or_ln318_19 = or i1 %or_ln318_29, %icmp_ln318_13

]]></Node>
<StgValue><ssdm name="or_ln318_19"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:342  %sub_ln703_24 = sub i14 %select_ln318_38, %mul_FL_V_2

]]></Node>
<StgValue><ssdm name="sub_ln703_24"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:343  %icmp_ln1495_12 = icmp ult i14 %select_ln318_39, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="icmp_ln1495_12"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:344  %icmp_ln1498_19 = icmp eq i14 %select_ln318_39, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="icmp_ln1498_19"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:345  %and_ln331_5 = and i1 %icmp_ln1498_19, %icmp_ln1496_5

]]></Node>
<StgValue><ssdm name="and_ln331_5"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:346  %or_ln331_5 = or i1 %icmp_ln1495_12, %and_ln331_5

]]></Node>
<StgValue><ssdm name="or_ln331_5"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:347  %p_neg_12 = select i1 %icmp_ln1496_5, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_neg_12"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:348  %sub_ln703_25 = sub i14 %p_neg_12, %trunc_ln708_19

]]></Node>
<StgValue><ssdm name="sub_ln703_25"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:349  %add_ln703_17 = add i14 %sub_ln703_25, %select_ln318_39

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:350  %add_ln703_18 = add i18 %select_ln318_40, -1

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:351  %select_ln339_12 = select i1 %or_ln331_5, i18 %add_ln703_18, i18 %select_ln318_40

]]></Node>
<StgValue><ssdm name="select_ln339_12"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:352  %tmp_38 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_37, i32 1, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:353  %xor_ln318_5 = xor i1 %or_ln318_19, true

]]></Node>
<StgValue><ssdm name="xor_ln318_5"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:354  %or_ln318_30 = or i1 %and_ln318_12, %xor_ln318_5

]]></Node>
<StgValue><ssdm name="or_ln318_30"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:355  %or_ln318_31 = or i1 %or_ln318_30, %icmp_ln1494_12

]]></Node>
<StgValue><ssdm name="or_ln318_31"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:356  %select_ln318_41 = select i1 %or_ln318_31, i14 %tmp_38, i14 %select_ln318_37

]]></Node>
<StgValue><ssdm name="select_ln318_41"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:357  %select_ln318_42 = select i1 %or_ln318_31, i14 %sub_ln703_24, i14 %select_ln318_38

]]></Node>
<StgValue><ssdm name="select_ln318_42"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:358  %select_ln318_43 = select i1 %or_ln318_31, i14 %add_ln703_17, i14 %select_ln318_39

]]></Node>
<StgValue><ssdm name="select_ln318_43"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:359  %select_ln318_44 = select i1 %or_ln318_31, i18 %select_ln339_12, i18 %select_ln318_40

]]></Node>
<StgValue><ssdm name="select_ln318_44"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:360  %trunc_ln103 = trunc i14 %select_ln318_41 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:361  %mul_FL_V_3 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln103, i1 true)

]]></Node>
<StgValue><ssdm name="mul_FL_V_3"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:362  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln318_41, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:364  %icmp_ln1494_13 = icmp ne i18 %select_ln318_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_13"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:365  %icmp_ln1498_13 = icmp eq i18 %select_ln318_44, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1498_13"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:369  %icmp_ln1496_6 = icmp ult i14 %select_ln318_42, %mul_FL_V_3

]]></Node>
<StgValue><ssdm name="icmp_ln1496_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="377" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="14" op_1_bw="5" op_2_bw="8" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:363  %trunc_ln708_20 = call i14 @_ssdm_op_BitConcatenate.i14.i5.i8.i1(i5 0, i8 %select_ln488_4, i1 %tmp_39)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:366  %icmp_ln1494_20 = icmp ugt i14 %select_ln318_43, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="icmp_ln1494_20"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:367  %and_ln318_13 = and i1 %icmp_ln1498_13, %icmp_ln1494_20

]]></Node>
<StgValue><ssdm name="and_ln318_13"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:368  %icmp_ln318_14 = icmp ne i14 %select_ln318_43, %trunc_ln708_20

]]></Node>
<StgValue><ssdm name="icmp_ln318_14"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:370  %or_ln318_32 = or i1 %icmp_ln1494_13, %icmp_ln1496_6

]]></Node>
<StgValue><ssdm name="or_ln318_32"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:371  %or_ln318_20 = or i1 %or_ln318_32, %icmp_ln318_14

]]></Node>
<StgValue><ssdm name="or_ln318_20"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:372  %tmp_40 = call i14 @_ssdm_op_BitSet.i14.i14.i32.i1(i14 %select_ln318_41, i32 0, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:373  %xor_ln318_6 = xor i1 %or_ln318_20, true

]]></Node>
<StgValue><ssdm name="xor_ln318_6"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:374  %or_ln318_33 = or i1 %and_ln318_13, %xor_ln318_6

]]></Node>
<StgValue><ssdm name="or_ln318_33"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:375  %or_ln318_34 = or i1 %or_ln318_33, %icmp_ln1494_13

]]></Node>
<StgValue><ssdm name="or_ln318_34"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:376  %select_ln318_45 = select i1 %or_ln318_34, i14 %tmp_40, i14 %select_ln318_41

]]></Node>
<StgValue><ssdm name="select_ln318_45"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:377  %zext_ln1192 = zext i14 %select_ln318_45 to i15

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:378  %res_FH_l_V = add i15 %zext_ln1192, 1

]]></Node>
<StgValue><ssdm name="res_FH_l_V"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:379  %res_FH_V = add i14 %select_ln318_45, 1

]]></Node>
<StgValue><ssdm name="res_FH_V"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:380  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %res_FH_l_V, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:381  %res_I_V = add i8 %select_ln488_4, 1

]]></Node>
<StgValue><ssdm name="res_I_V"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:382  %p_Val2_s = select i1 %p_Result_s, i8 %res_I_V, i8 %select_ln488_4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:383  %tmp_30 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %res_FH_V, i32 1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="21" op_0_bw="21" op_1_bw="8" op_2_bw="13">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:384  %r_V = call i21 @_ssdm_op_BitConcatenate.i21.i8.i13(i8 %p_Val2_s, i13 %tmp_30)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="21">
<![CDATA[
_ZN9ap_ufixedILi27ELi14EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi28ELi15ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv:385  ret i21 %r_V

]]></Node>
<StgValue><ssdm name="ret_ln372"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
