
---------- Begin Simulation Statistics ----------
final_tick                                14301139000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70549                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728188                       # Number of bytes of host memory used
host_op_rate                                   110192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   425.23                       # Real time elapsed on the host
host_tick_rate                               33631164                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      46857538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014301                       # Number of seconds simulated
sim_ticks                                 14301139000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  27935664                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 26263865                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      46857538                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.953409                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.953409                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2519400                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1738160                       # number of floating regfile writes
system.cpu.idleCycles                          134951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               476477                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3966521                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.033684                       # Inst execution rate
system.cpu.iew.exec_refs                     14531265                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4334769                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3239671                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              12626598                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6454                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4487989                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            69064897                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10196496                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1088786                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              58167994                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11959                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2331375                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 404546                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2348501                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            714                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       244894                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         231583                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  75326330                       # num instructions consuming a value
system.cpu.iew.wb_count                      57417856                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580365                       # average fanout of values written-back
system.cpu.iew.wb_producers                  43716744                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.007457                       # insts written-back per cycle
system.cpu.iew.wb_sent                       57765117                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 91531882                       # number of integer regfile reads
system.cpu.int_regfile_writes                47200799                       # number of integer regfile writes
system.cpu.ipc                               1.048867                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.048867                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            646253      1.09%      1.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              42311356     71.40%     72.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  186      0.00%     72.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48417      0.08%     72.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              478911      0.81%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1491      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9149      0.02%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                71878      0.12%     73.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20700      0.03%     73.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              950834      1.60%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6344      0.01%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           25676      0.04%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          11503      0.02%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10228184     17.26%     92.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3835269      6.47%     98.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           72989      0.12%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         537636      0.91%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59256782                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2426529                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4736735                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2269522                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2616170                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      845303                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014265                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  355109     42.01%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     4      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    168      0.02%     42.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    947      0.11%     42.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114615     13.56%     55.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   40      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 361325     42.75%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10774      1.27%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               708      0.08%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1613      0.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               57029303                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          143185164                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     55148334                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          88656735                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   69063503                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59256782                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1394                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        22207321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             95706                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            191                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     45383150                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28467328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.081572                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.225612                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10862352     38.16%     38.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3435712     12.07%     50.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3412258     11.99%     62.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3608207     12.67%     74.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2344468      8.24%     83.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1774791      6.23%     89.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1884311      6.62%     95.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              547592      1.92%     97.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              597637      2.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28467328                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.071750                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            854144                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           302843                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             12626598                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4487989                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                24624073                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         28602279                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          147                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        73663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          890                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       148393                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            890                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 8963500                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7372289                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            403944                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4517896                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4497935                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.558179                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  664265                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           24246                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11435                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12811                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         2093                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        22200908                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            403083                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     25506549                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.837079                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.306428                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        10042986     39.37%     39.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4980719     19.53%     58.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3689451     14.46%     73.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2387827      9.36%     82.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          695623      2.73%     85.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1342331      5.26%     90.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          415280      1.63%     92.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          270047      1.06%     93.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1682285      6.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     25506549                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857538                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163321                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564578      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027619     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857538                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1682285                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     11134275                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11134275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11134275                       # number of overall hits
system.cpu.dcache.overall_hits::total        11134275                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       126832                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         126832                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       126832                       # number of overall misses
system.cpu.dcache.overall_misses::total        126832                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6022847995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6022847995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6022847995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6022847995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     11261107                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11261107                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11261107                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11261107                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011263                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011263                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011263                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011263                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47486.817168                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47486.817168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47486.817168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47486.817168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29710                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          179                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               763                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.938401                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.458333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        54530                       # number of writebacks
system.cpu.dcache.writebacks::total             54530                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54884                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54884                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71948                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        71948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71948                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3674597995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3674597995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3674597995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3674597995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006389                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006389                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006389                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006389                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51072.969297                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51072.969297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51072.969297                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51072.969297                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71423                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7071788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7071788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        88894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3303918500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3303918500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7160682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7160682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37166.946026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37166.946026                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    994087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    994087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29218.087764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29218.087764                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2718929495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2718929495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009252                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71667.707707                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71667.707707                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2680510995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2680510995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70679.261569                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70679.261569                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.800782                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11206223                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             71935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            155.782623                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.800782                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22594149                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22594149                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3732040                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              13857408                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   7978889                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2494445                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 404546                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4150336                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1931                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               76059406                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9014                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10195043                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4334784                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3665                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16734                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3839405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       47810035                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     8963500                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5173635                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24211378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  812778                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1169                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          8957                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3617413                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 57476                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           28467328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.822186                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.423578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 15043355     52.84%     52.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   436035      1.53%     54.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1601954      5.63%     60.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1245768      4.38%     64.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   697860      2.45%     66.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   816745      2.87%     69.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1237921      4.35%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   441359      1.55%     75.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6946331     24.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             28467328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.313384                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.671546                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3613826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3613826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3613826                       # number of overall hits
system.cpu.icache.overall_hits::total         3613826                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3585                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3585                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3585                       # number of overall misses
system.cpu.icache.overall_misses::total          3585                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    207768500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    207768500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    207768500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    207768500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3617411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3617411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3617411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3617411                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000991                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57954.951185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57954.951185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57954.951185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57954.951185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          345                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2233                       # number of writebacks
system.cpu.icache.writebacks::total              2233                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          796                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          796                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          796                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          796                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2789                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2789                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2789                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2789                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    165476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    165476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    165476000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    165476000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000771                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000771                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000771                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000771                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59331.660093                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59331.660093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59331.660093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59331.660093                       # average overall mshr miss latency
system.cpu.icache.replacements                   2233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3613826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3613826                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3585                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3585                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    207768500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    207768500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3617411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3617411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57954.951185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57954.951185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          796                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          796                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2789                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2789                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    165476000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    165476000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59331.660093                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59331.660093                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.301143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3616615                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2789                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1296.742560                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.301143                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988869                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988869                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7237611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7237611                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3618989                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1917                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3032090                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3993107                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 6012                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 714                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 387569                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   11                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    608                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14301139000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 404546                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  4810060                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5878673                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12988                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9188559                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8172502                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               73583779                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11536                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2229171                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2694418                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3250339                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              85                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            95019816                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   202766980                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                118459258                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2716394                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631519                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 31388249                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     748                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11967349                       # count of insts added to the skid buffer
system.cpu.rob.reads                         92870178                       # The number of ROB reads
system.cpu.rob.writes                       141081834                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857538                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26319                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26902                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 583                       # number of overall hits
system.l2.overall_hits::.cpu.data               26319                       # number of overall hits
system.l2.overall_hits::total                   26902                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45616                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47764                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2148                       # number of overall misses
system.l2.overall_misses::.cpu.data             45616                       # number of overall misses
system.l2.overall_misses::total                 47764                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    154911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3286099000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3441010000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    154911000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3286099000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3441010000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            71935                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74666                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           71935                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74666                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.786525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.634128                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.639702                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.786525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.634128                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.639702                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72118.715084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72038.297966                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72041.914413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72118.715084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72038.297966                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72041.914413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28939                       # number of writebacks
system.l2.writebacks::total                     28939                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47764                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47764                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132965750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2819608250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2952574000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    132965750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2819608250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2952574000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.786525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.634128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.639702                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.786525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.634128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.639702                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61902.118250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61811.825894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61815.886442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61902.118250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61811.825894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61815.886442                       # average overall mshr miss latency
system.l2.replacements                          39991                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        54530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            54530                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        54530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        54530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2224                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2224                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2224                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2224                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1463                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1463                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36450                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2607564000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2607564000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.961412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961412                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71538.106996                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71538.106996                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2234553250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2234553250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.961412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961412                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61304.615912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61304.615912                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    154911000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    154911000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.786525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.786525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72118.715084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72118.715084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132965750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132965750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.786525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.786525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61902.118250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61902.118250                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678535000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678535000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34022                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.269414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.269414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74027.383810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74027.383810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9166                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.269414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.269414                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63828.823914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63828.823914                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7978.718247                       # Cycle average of tags in use
system.l2.tags.total_refs                      148305                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.077953                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      64.499058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       172.461599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7741.757590                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.945039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6974                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1234631                       # Number of tag accesses
system.l2.tags.data_accesses                  1234631                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002236051750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27153                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28939                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47764                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28939                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28939                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.590200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.127341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.437201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1787     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.45%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1796                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.101893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.095040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.496424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1714     95.43%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.17%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63      3.51%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.78%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1796                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3056896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1852096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    213.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14286990500                       # Total gap between requests
system.mem_ctrls.avgGap                     186263.78                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       137472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2919104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1850816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 9612660.921623095870                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 204116888.871578693390                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 129417384.167792513967                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2148                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45616                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28939                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62078750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1314323500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 339127241750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28900.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28812.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11718692.48                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       137472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2919424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3056896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       137472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       137472                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1852096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1852096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2148                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45616                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47764                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28939                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28939                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      9612661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    204139265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        213751926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      9612661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9612661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    129506888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       129506888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    129506888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      9612661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    204139265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       343258813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47759                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28919                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3068                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2683                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               480921000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238795000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1376402250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10069.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28819.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40080                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26244                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.75                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10354                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   473.960981                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   265.180295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.386243                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3355     32.40%     32.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1521     14.69%     47.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          753      7.27%     54.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          385      3.72%     58.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          308      2.97%     61.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          358      3.46%     64.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          270      2.61%     67.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          263      2.54%     69.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3141     30.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10354                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3056576                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1850816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              213.729550                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              129.417384                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.68                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40719420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21642885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178942680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77548320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1128479040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2323455660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3535043520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    7305831525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.856620                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9151327250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    477360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4672451750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33208140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17650545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      162056580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73408860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1128479040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1757783100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4011399360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    7183985625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.336606                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10399145250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    477360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3424633750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11314                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28939                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10208                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36450                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11314                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134675                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134675                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134675                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4908992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4908992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4908992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47764                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50666750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59705000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             36811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83469                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27945                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37913                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2789                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34022                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7753                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       215319                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                223072                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       317696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8093760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8411456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           40049                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1855808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           114728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094642                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 113691     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1037      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             114728                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14301139000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          130959500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4184498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         107909499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
