/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [37:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_0z | in_data[107]));
  assign celloutsig_1_12z = ~((celloutsig_1_6z | celloutsig_1_6z) & (in_data[100] | celloutsig_1_8z[9]));
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_2z | celloutsig_0_7z[3]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_0z) & (in_data[124] | in_data[118]));
  assign celloutsig_1_1z = in_data[151] ^ in_data[159];
  assign celloutsig_0_2z = celloutsig_0_0z ^ in_data[12];
  assign celloutsig_0_16z = { celloutsig_0_4z[3:0], celloutsig_0_5z } + { celloutsig_0_4z[2], celloutsig_0_2z, celloutsig_0_11z };
  always_ff @(negedge out_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_13z[6:3];
  assign celloutsig_0_0z = in_data[63:59] >= in_data[49:45];
  assign celloutsig_0_23z = celloutsig_0_18z[6:3] >= { celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_1_8z = - { celloutsig_1_4z[10:3], 2'h3, celloutsig_1_4z[0] };
  assign celloutsig_0_4z = - { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[165:157] !== in_data[164:156];
  assign celloutsig_1_3z = { in_data[141:136], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } !== { in_data[136:129], celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[87:54], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } >> { in_data[47:16], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[4:1], celloutsig_0_2z, celloutsig_0_5z } << { celloutsig_0_3z[20:15], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_4z[2:0], celloutsig_0_9z, celloutsig_0_2z } << { celloutsig_0_7z[7:4], celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_3z[22:15] << in_data[77:70];
  assign celloutsig_1_5z = { in_data[136:130], celloutsig_1_0z } << { in_data[144:138], celloutsig_1_0z };
  assign celloutsig_0_22z = celloutsig_0_16z[6:4] >>> _00_[3:1];
  assign celloutsig_0_5z = in_data[26:24] ~^ { celloutsig_0_3z[13:12], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_3z[22:20], celloutsig_0_5z, celloutsig_0_11z } ~^ in_data[75:65];
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | in_data[32]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z[6] & in_data[146]) | celloutsig_1_5z[2]);
  assign { celloutsig_1_4z[0], celloutsig_1_4z[3], celloutsig_1_4z[10:4] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[174:168] } ~^ { celloutsig_1_2z, celloutsig_1_1z, in_data[169:167], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign { out_data[128], out_data[132], out_data[134:133], out_data[131] } = { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z[2:1], celloutsig_1_1z } ~^ { celloutsig_1_4z[0], celloutsig_1_4z[4], celloutsig_1_4z[6:5], celloutsig_1_4z[3] };
  assign { out_data[96], out_data[99], out_data[106:100] } = { celloutsig_1_12z, celloutsig_1_4z[3], celloutsig_1_4z[10:4] } & { celloutsig_1_3z, celloutsig_1_3z, in_data[163:157] };
  assign celloutsig_1_4z[2:1] = 2'h3;
  assign { out_data[130:129], out_data[98:97], out_data[34:32], out_data[0] } = { celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
