
                         Lattice Mapping Report File

Design:  aes
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Mon Oct 27 11:18:50 2025

Design Information
------------------

Command line:   map -i lab7_ek_impl_1_syn.udb -o lab7_ek_impl_1_map.udb -mp
     lab7_ek_impl_1.mrp -hierrpt -gui -msgset C:/Users/ekendrick/Documents/GitHu
     b/e155-lab7/lab07/lab07_fpga/lab7_ek/promote.xml

Design Summary
--------------

   Number of slice registers: 384 out of  5280 (7%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           384 out of  5280 (7%)
      Number of logic LUT4s:             128
      Number of inserted feedthru LUT4s: 256
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   6 out of 39 (15%)
      Number of IO sites used for general PIO: 6
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 6 out of 36 (17%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 6 out of 39 (15%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net sck_c: 385 loads, 383 rising, 2 falling (Driver: Port sck)
   Number of Clock Enables:  0
   Number of LSRs:  0
   Top 10 highest fanout non-clock nets:
      Net spi.wasdone: 128 loads
      Net spi.cyphertextcaptured[126]: 1 loads
      Net spi.key[127]: 1 loads
      Net spi.plaintext[0]: 1 loads
      Net spi.plaintext[1]: 1 loads
      Net spi.plaintext[2]: 1 loads
      Net spi.plaintext[3]: 1 loads
      Net spi.plaintext[4]: 1 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net spi.plaintext[5]: 1 loads
      Net spi.plaintext[6]: 1 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| load                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block spi/i10_1_lut was optimized away.
Block sdo_pad.vhi_inst was optimized away.
Block clk_pad.vlo_inst was optimized away.

ASIC Components
---------------

Instance Name: spi/key_i0
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0





                                    Page 2





Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 69 MB
Checksum -- map: 58179d9d9d4ea41bd91f6d5f2d444483415f59ee





















































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
