;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 421, 1
	SUB 121, 100
	ADD 100, 10
	SPL 0, <-742
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, #400
	SPL 0, #400
	SUB #0, -5
	SUB #0, -5
	SUB #17, @108
	JMN -77, #50
	SUB -0, 0
	SUB @121, 106
	SUB @0, @2
	SUB 421, 1
	MOV -107, <-20
	MOV -1, <-26
	SLT 1, <0
	MOV @121, 106
	MOV -107, <-20
	SUB 12, @0
	SUB #0, -5
	MOV @121, 106
	SUB 12, @0
	SUB @127, -106
	ADD 210, 60
	SLT 1, <0
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, -106
	SUB @127, -106
	JMN -77, #50
	SUB 421, 1
	SUB 12, @0
	MOV -1, <-26
	MOV -1, <-26
	JMP 177, 80
	ADD 100, 10
	SLT 1, <0
	SPL -9, @-12
	SUB #0, -5
	SPL -9, @-12
	MOV -1, <-26
	SUB 421, 1
