// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/01/2024 02:33:11"

// 
// Device: Altera EP4CGX30CF23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AHB_APB_UART (
	HCLK,
	HRESETn,
	HTRANS,
	HWRITE,
	HSIZES,
	HBURST,
	HSELABPif,
	HREADYin,
	HWDATA,
	UARTCLK,
	desired_baud_rate,
	parity_bit_mode,
	stop_bit_twice,
	number_data_receive,
	number_data_trans,
	ctrl_i,
	state_isr,
	uart_mode_clk_sel,
	fifo_en,
	HREADYout,
	HRESP,
	HRDATA,
	UART_RXD,
	UART_TXD);
input 	HCLK;
input 	HRESETn;
input 	[1:0] HTRANS;
input 	HWRITE;
input 	[2:0] HSIZES;
input 	[2:0] HBURST;
input 	HSELABPif;
input 	HREADYin;
input 	[31:0] HWDATA;
input 	UARTCLK;
input 	[19:0] desired_baud_rate;
input 	parity_bit_mode;
input 	stop_bit_twice;
input 	[3:0] number_data_receive;
input 	[3:0] number_data_trans;
input 	[6:0] ctrl_i;
input 	[1:0] state_isr;
input 	uart_mode_clk_sel;
input 	[1:0] fifo_en;
output 	HREADYout;
output 	[1:0] HRESP;
output 	[31:0] HRDATA;
input 	UART_RXD;
output 	UART_TXD;

// Design Ports Information
// HTRANS[0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSIZES[0]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSIZES[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSIZES[2]	=>  Location: PIN_A1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[8]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[9]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[10]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[11]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[12]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[13]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[14]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[15]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[16]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[17]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[18]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[19]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[20]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[21]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[22]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[23]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[24]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[25]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[26]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[27]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[28]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[29]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[30]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[31]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_i[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_i[3]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HREADYout	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRESP[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRESP[1]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[0]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[1]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[2]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[3]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[4]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[5]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[6]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[9]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[10]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[11]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[12]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[13]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[15]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[16]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[17]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[18]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[19]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[20]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[21]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[22]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[23]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[24]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[25]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[26]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[27]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[28]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[29]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[30]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRDATA[31]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// parity_bit_mode	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HCLK	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HRESETn	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// number_data_trans[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// number_data_trans[1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// number_data_trans[2]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// number_data_trans[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stop_bit_twice	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HBURST[0]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HBURST[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HBURST[1]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[9]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[10]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[15]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[17]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[13]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[16]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[11]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[1]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[2]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[5]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[18]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[19]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[3]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[4]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[6]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[8]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[14]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[7]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// desired_baud_rate[12]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_i[0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWRITE	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HTRANS[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HSELABPif	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HREADYin	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_i[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_i[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_i[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ctrl_i[6]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UARTCLK	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_mode_clk_sel	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_en[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fifo_en[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// number_data_receive[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// number_data_receive[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// number_data_receive[2]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// number_data_receive[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_isr[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_isr[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[2]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[3]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[0]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[6]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[7]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HWDATA[4]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~66_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~70_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~72_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~82_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1_cout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~2_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~3 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~4_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~5 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~6_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~7 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~8_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~9 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~10_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~11 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~12_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~13 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~14_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~15 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~16_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~17 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~18_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~19 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~20_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~21 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~22_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~23 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~24_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~13_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~14 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~16_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~17 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~18_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~19 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~20_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~21 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~22_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~23 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~24_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~25 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~26_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~27 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~28_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~29 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~30_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~31 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~32_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~33 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~34_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~35 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~36_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~37 ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]~38_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~11_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~2_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~0_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~90_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~4_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal10~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr5~combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~1_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.ERROR~q ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr2~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~2_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector0~0_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~q ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~1_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~3_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~5_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~8_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~9_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~11_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~22_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~23_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~25_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~27_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~30_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~31_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~34_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~40_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~72_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~77_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~79_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~80_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][0]~q ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~15_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~99_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~103_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~107_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~109_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~111_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~114_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~115_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~124_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~127_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~128_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~129_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~130_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~132_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~135_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~136_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~137_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~149_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~151_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~153_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~156_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~157_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~159_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~161_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~163_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][4]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~166_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~167_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~168_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~3_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~7_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~8_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT~q ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6~q ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~32_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~33_combout ;
wire \AHB_APB_BRIDGE|State_machine|Selector3~0_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~0_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~1_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~2_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~3_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~5_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~6_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~0_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~2_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~4_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~6_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~8_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~10_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~12_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~14_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~16_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~18_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~20_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~22_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~24_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~26_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~28_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~30_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~32_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~34_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~36_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~38_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~46_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~54_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~58_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~64_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~65_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~66_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~67_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~68_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~69_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~70_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~71_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~72_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~73_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~74_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~75_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~76_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~77_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~78_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~79_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~82_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~85_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~86_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~88_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~92_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~93_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~94_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~95_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~96_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~102_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~104_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~105_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~108_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~113_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~118_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~119_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~121_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~126_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~128_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~129_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~135_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~137_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~140_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~141_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~142_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~143_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~144_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~145_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~148_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~149_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~150_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~151_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~152_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~153_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~154_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~155_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~156_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~157_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~166_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~167_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~175_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~178_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~183_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~185_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~186_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~188_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~189_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~190_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~191_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~192_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~193_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~194_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~195_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~196_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~197_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~198_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~199_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~200_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~201_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~202_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~203_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~204_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~205_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~206_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~207_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~209_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~212_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~214_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~216_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~220_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~221_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~222_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~223_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~224_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~225_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~226_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~227_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~228_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~229_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~230_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~231_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~232_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~233_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~234_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~235_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~236_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~237_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~238_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~239_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~241_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~242_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~245_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~247_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~249_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~251_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~252_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~254_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~256_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~257_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~258_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~259_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~260_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~261_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~262_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~263_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~264_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~265_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~266_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~267_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~268_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~269_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~270_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~271_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~272_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~273_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~274_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~275_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~276_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~277_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~278_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~279_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~280_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~281_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~282_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~283_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~284_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~285_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~286_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~287_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~6_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~1_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~3_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~5_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~8_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~9_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][10]~q ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~17_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~34_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~35_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~27_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~36_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~38_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~40_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~43_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~44_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~42_combout ;
wire \APB_UART_BLOCK|state_i~0_combout ;
wire \APB_UART_BLOCK|Equal0~0_combout ;
wire \APB_UART_BLOCK|state_i[1]~3_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|Equal0~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~0_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~18_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~57_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~68_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~70_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~72_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~75_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~76_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~78_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~80_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~82_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~85_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~86_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~87_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~100_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~117_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~131_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~148_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~152_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~154_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~156_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~159_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~160_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~162_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~164_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~166_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~168_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~169_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~170_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~171_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~173_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~183_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~185_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~187_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~188_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~190_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~191_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~215_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~217_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~219_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~222_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~223_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~q ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~2_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~3_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|WideOr0~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~4_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3]~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2]~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1]~2_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~0_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR~q ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~1_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~2_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~3_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~4_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~1_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~2_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~5_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~6_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~7_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~235_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~236_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~q ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~19_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector8~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr0~2_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0]~3_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166~combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174~combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198~combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158~combout ;
wire \HTRANS[0]~input_o ;
wire \HSIZES[0]~input_o ;
wire \HSIZES[1]~input_o ;
wire \HSIZES[2]~input_o ;
wire \HWDATA[8]~input_o ;
wire \HWDATA[9]~input_o ;
wire \HWDATA[10]~input_o ;
wire \HWDATA[11]~input_o ;
wire \HWDATA[12]~input_o ;
wire \HWDATA[13]~input_o ;
wire \HWDATA[14]~input_o ;
wire \HWDATA[15]~input_o ;
wire \HWDATA[16]~input_o ;
wire \HWDATA[17]~input_o ;
wire \HWDATA[18]~input_o ;
wire \HWDATA[19]~input_o ;
wire \HWDATA[20]~input_o ;
wire \HWDATA[21]~input_o ;
wire \HWDATA[22]~input_o ;
wire \HWDATA[23]~input_o ;
wire \HWDATA[24]~input_o ;
wire \HWDATA[25]~input_o ;
wire \HWDATA[26]~input_o ;
wire \HWDATA[27]~input_o ;
wire \HWDATA[28]~input_o ;
wire \HWDATA[29]~input_o ;
wire \HWDATA[30]~input_o ;
wire \HWDATA[31]~input_o ;
wire \ctrl_i[2]~input_o ;
wire \ctrl_i[3]~input_o ;
wire \number_data_trans[3]~input_o ;
wire \HBURST[1]~input_o ;
wire \desired_baud_rate[5]~input_o ;
wire \HTRANS[1]~input_o ;
wire \ctrl_i[4]~input_o ;
wire \ctrl_i[6]~input_o ;
wire \UARTCLK~input_o ;
wire \uart_mode_clk_sel~input_o ;
wire \number_data_receive[3]~input_o ;
wire \state_isr[0]~input_o ;
wire \state_isr[1]~input_o ;
wire \HWDATA[4]~input_o ;
wire \UART_RXD~input_o ;
wire \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4]~feeder_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2]~feeder_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3]~feeder_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~feeder_combout ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1]~feeder_combout ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7]~feeder_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~feeder_combout ;
wire \APB_UART_BLOCK|state_i[2]~feeder_combout ;
wire \APB_UART_BLOCK|state_i[3]~feeder_combout ;
wire \HREADYout~output_o ;
wire \HRESP[0]~output_o ;
wire \HRESP[1]~output_o ;
wire \HRDATA[0]~output_o ;
wire \HRDATA[1]~output_o ;
wire \HRDATA[2]~output_o ;
wire \HRDATA[3]~output_o ;
wire \HRDATA[4]~output_o ;
wire \HRDATA[5]~output_o ;
wire \HRDATA[6]~output_o ;
wire \HRDATA[7]~output_o ;
wire \HRDATA[8]~output_o ;
wire \HRDATA[9]~output_o ;
wire \HRDATA[10]~output_o ;
wire \HRDATA[11]~output_o ;
wire \HRDATA[12]~output_o ;
wire \HRDATA[13]~output_o ;
wire \HRDATA[14]~output_o ;
wire \HRDATA[15]~output_o ;
wire \HRDATA[16]~output_o ;
wire \HRDATA[17]~output_o ;
wire \HRDATA[18]~output_o ;
wire \HRDATA[19]~output_o ;
wire \HRDATA[20]~output_o ;
wire \HRDATA[21]~output_o ;
wire \HRDATA[22]~output_o ;
wire \HRDATA[23]~output_o ;
wire \HRDATA[24]~output_o ;
wire \HRDATA[25]~output_o ;
wire \HRDATA[26]~output_o ;
wire \HRDATA[27]~output_o ;
wire \HRDATA[28]~output_o ;
wire \HRDATA[29]~output_o ;
wire \HRDATA[30]~output_o ;
wire \HRDATA[31]~output_o ;
wire \UART_TXD~output_o ;
wire \HCLK~input_o ;
wire \HCLK~inputclkctrl_outclk ;
wire \HSELABPif~input_o ;
wire \HREADYin~input_o ;
wire \AHB_APB_BRIDGE|Valid~0_combout ;
wire \HWRITE~input_o ;
wire \HRESETn~input_o ;
wire \HRESETn~inputclkctrl_outclk ;
wire \AHB_APB_BRIDGE|State_machine|HwriteReg~q ;
wire \AHB_APB_BRIDGE|State_machine|Selector3~1_combout ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q ;
wire \AHB_APB_BRIDGE|State_machine|Selector4~0_combout ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~feeder_combout ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~q ;
wire \AHB_APB_BRIDGE|State_machine|Selector5~0_combout ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q ;
wire \AHB_APB_BRIDGE|State_machine|Selector2~0_combout ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~feeder_combout ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~q ;
wire \AHB_APB_BRIDGE|State_machine|next_state.ST_WENABLE~0_combout ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE~q ;
wire \AHB_APB_BRIDGE|State_machine|Selector1~0_combout ;
wire \AHB_APB_BRIDGE|State_machine|Selector1~1_combout ;
wire \AHB_APB_BRIDGE|State_machine|Selector1~2_combout ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ;
wire \AHB_APB_BRIDGE|State_machine|Selector0~0_combout ;
wire \AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ;
wire \AHB_APB_BRIDGE|State_machine|WideOr5~combout ;
wire \AHB_APB_BRIDGE|State_machine|WideOr0~combout ;
wire \AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ;
wire \stop_bit_twice~input_o ;
wire \number_data_trans[2]~input_o ;
wire \number_data_trans[0]~input_o ;
wire \number_data_trans[1]~input_o ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~feeder_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~q ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ;
wire \ctrl_i[0]~input_o ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~30_combout ;
wire \~GND~combout ;
wire \HBURST[2]~input_o ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~31 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~32_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~33 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~35 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~36_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~37 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~38_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~34_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~0_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2_combout ;
wire \HBURST[0]~input_o ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~3_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~7_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~0_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~8_combout ;
wire \AHB_APB_BRIDGE|D_FF_PADDR|Q[5]~feeder_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~39 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~40_combout ;
wire \AHB_APB_BRIDGE|D_FF_PADDR|Q[6]~feeder_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~1_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~41 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~42_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~43 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~44_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~45 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~46_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~47 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~48_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~49 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~50_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~51 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~52_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~5_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~53 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~55 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~56_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~54_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~57 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~58_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~6_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~59 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~60_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~61 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~62_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~63 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~64_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~65 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~67 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~68_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~69 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~71 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~73 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~74_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~75 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~76_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~77 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~78_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~79 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~80_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~81 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~83 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~84_combout ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~85 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~86_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~0_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~2_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~1_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~4_combout ;
wire \AHB_APB_BRIDGE|Address_decode|Equal0~9_combout ;
wire \AHB_APB_BRIDGE|Address_decode|PSEL_en~0_combout ;
wire \AHB_APB_BRIDGE|D_FF_PSELX|Q~q ;
wire \AHB_APB_BRIDGE|D_FF_PADDR|Q[10]~0_combout ;
wire \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0_combout ;
wire \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector0~0_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190~combout ;
wire \AHB_APB_BRIDGE|D_FF_PADDR|Q[3]~feeder_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~14_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS~q ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~0_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~feeder_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~31_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~32_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|Selector1~0_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~28_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~29_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~25_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~26_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~27_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA3~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~24_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~22_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~23_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~33_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA7~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~2_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|Selector3~0_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~30_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~3_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~5_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~0_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~feeder_combout ;
wire \ctrl_i[1]~input_o ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector2~0_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182~combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~16_combout ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.READ~q ;
wire \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~0_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~q ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~0_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~1_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~0_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~2_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~1_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~3_combout ;
wire \parity_bit_mode~input_o ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~5_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~4_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~7_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10]~8_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9]~9_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~10_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8]~10_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~2_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~3_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4]~2_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg~6_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~4_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3]~3_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1]~5_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~0_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5]~1_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~1_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~6 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~8 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~10 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~12 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5]~13_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~feeder_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~q ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0]~15_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~22_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~7_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~9_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~21_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0]~14_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~7 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~8_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~10_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~6_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~0_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~1_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~2_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~4_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~9 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~11 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4]~12_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~8_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11]~7_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~4_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~5 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~7 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~8_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][11]~q ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~6_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~26_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~9 ;
wire \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4]~10_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~33_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~28_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][11]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~30_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~34_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~45_combout ;
wire \fifo_en[0]~input_o ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~18_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~11_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~15_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][10]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~13_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~19_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~20_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~29_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ;
wire \number_data_receive[0]~input_o ;
wire \number_data_receive[2]~input_o ;
wire \number_data_receive[1]~input_o ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~240_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~238_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~243_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~244_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~246_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~253_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~250_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][0]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~248_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~254_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~255_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~36_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~38_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~43_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_7~q ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~41_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5~q ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~44_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_8~q ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~37_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~141_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~143_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~145_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~149_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~138_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~135_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][5]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~133_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~139_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~150_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7]~11_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~101_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~103_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~106_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~99_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~107_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~89_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~96_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~93_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][7]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~91_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~97_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~108_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~0_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6]~0_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~114_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~112_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~110_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~118_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~127_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~120_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~122_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][6]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~124_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~128_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~129_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~0_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~47_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~54_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~51_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~49_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~55_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~64_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~61_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][9]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~59_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~65_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~66_combout ;
wire \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~232_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~225_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~229_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][1]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~227_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~233_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~234_combout ;
wire \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]~feeder_combout ;
wire \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2]~4_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~194_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~201_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~198_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~196_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~202_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~211_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~204_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~208_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][2]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~206_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~212_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~213_combout ;
wire \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]~feeder_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~1_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~30_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~31_combout ;
wire \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~2_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~4_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q ;
wire \AHB_APB_BRIDGE|State_machine|HREADYout~q ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~87 ;
wire \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31]~88_combout ;
wire \AHB_APB_BRIDGE|always0~0_combout ;
wire \AHB_APB_BRIDGE|always0~1_combout ;
wire \desired_baud_rate[8]~input_o ;
wire \desired_baud_rate[14]~input_o ;
wire \desired_baud_rate[10]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0_combout ;
wire \desired_baud_rate[1]~input_o ;
wire \desired_baud_rate[0]~input_o ;
wire \desired_baud_rate[2]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout ;
wire \desired_baud_rate[4]~input_o ;
wire \desired_baud_rate[3]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~7_combout ;
wire \desired_baud_rate[7]~input_o ;
wire \desired_baud_rate[19]~input_o ;
wire \desired_baud_rate[18]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~6_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~0_combout ;
wire \desired_baud_rate[6]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0_combout ;
wire \desired_baud_rate[15]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout ;
wire \desired_baud_rate[11]~input_o ;
wire \desired_baud_rate[17]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0_combout ;
wire \desired_baud_rate[16]~input_o ;
wire \desired_baud_rate[13]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr6~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ;
wire \APB_UART_BLOCK|state_i~1_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~4_combout ;
wire \fifo_en[1]~input_o ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~5 ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~6_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~7 ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~8_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~9 ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~12_combout ;
wire \APB_UART_BLOCK|state_i~2_combout ;
wire \AHB_APB_BRIDGE|D_FF_PENABLE|Q~q ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0]~feeder_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~0_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~1_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~180_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~175_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~feeder_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][3]~q ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~177_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~181_combout ;
wire \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~192_combout ;
wire \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]~feeder_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0_combout ;
wire \desired_baud_rate[9]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr4~combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~1_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~2_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~3_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~2_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~4_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr1~combout ;
wire \ctrl_i[5]~input_o ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~1_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~5_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~6_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~7_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~3_combout ;
wire \desired_baud_rate[12]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~0_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~3_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~11_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~8_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~14_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~9_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~15_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q~10_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q[10]~feeder_combout ;
wire \AHB_APB_BRIDGE|RDATA_BLOCK|Q[12]~feeder_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0]~4_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~6 ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~7_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~8 ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~9_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~10 ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4]~11_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~136_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][0]~q ;
wire \HWDATA[0]~input_o ;
wire \AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~feeder_combout ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~5_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~139_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~11_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~feeder_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~138_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~69_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~132_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~134_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~133_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~67_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~131_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~130_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~65_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~73_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~146_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~147_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~75_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~159_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~158_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][0]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~82_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~83_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~84_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0]~feeder_combout ;
wire \HWDATA[7]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7]~feeder_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~255_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~253_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~145_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~248_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~250_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~142_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~244_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~246_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~140_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~243_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~240_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~138_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~146_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~147_combout ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7]~feeder_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~0_combout ;
wire \HWDATA[1]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1]~feeder_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~99_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~97_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~98_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~44_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~107_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~106_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~48_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~100_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~103_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~101_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~46_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~111_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~109_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~110_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~51_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~52_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~124_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~127_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~125_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~61_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~116_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~117_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~56_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~120_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~122_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~123_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~58_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~112_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~115_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~114_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][1]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~54_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~62_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~63_combout ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1]~feeder_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~91_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][3]~q ;
wire \HWDATA[3]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3]~feeder_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~90_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~89_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~37_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~84_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~87_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~35_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~80_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~83_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~81_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][3]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~33_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~41_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~42_combout ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3]~feeder_combout ;
wire \HWDATA[2]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2]~feeder_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~40_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~42_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~44_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~13_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~52_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~50_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~48_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~15_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~56_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~62_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~60_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][2]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~18_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~19_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~20_combout ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2]~feeder_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~1_combout ;
wire \HWDATA[6]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6]~feeder_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~174_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~173_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~172_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~93_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~160_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~161_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~162_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~163_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~86_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~165_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~164_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~88_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~171_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~168_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~170_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~169_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~90_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~94_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~180_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~181_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~182_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~98_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~187_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~184_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~100_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~179_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~176_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~177_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][6]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~96_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~104_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~105_combout ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6]~feeder_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~2_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~3_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout ;
wire \HWDATA[5]~input_o ;
wire \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5]~feeder_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~215_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~213_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~119_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~219_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~217_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~218_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~121_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~208_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~211_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~210_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][5]~q ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~117_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~125_combout ;
wire \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~126_combout ;
wire \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5]~feeder_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~3_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~2_combout ;
wire \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~1_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~0_combout ;
wire \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~4_combout ;
wire [7:0] \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg ;
wire [1:0] \AHB_APB_BRIDGE|HRESP ;
wire [31:0] \AHB_APB_BRIDGE|RDATA_BLOCK|Q ;
wire [31:0] \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp ;
wire [31:0] \AHB_APB_BRIDGE|D_FF_PADDR|Q ;
wire [31:0] \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata ;
wire [31:0] \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA ;
wire [3:0] \APB_UART_BLOCK|state_i ;
wire [7:0] \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid ;
wire [3:0] \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state ;
wire [6:0] \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl ;
wire [12:0] \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd ;
wire [31:0] \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA ;
wire [3:0] \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter ;
wire [12:0] \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud ;
wire [7:0] \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg ;
wire [7:0] \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o ;
wire [4:0] \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o ;
wire [4:0] \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i ;
wire [3:0] \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_shift_register ;
wire [5:0] \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len ;
wire [4:0] \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt ;
wire [4:0] \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt ;
wire [3:0] \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count ;
wire [11:0] \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out ;
wire [11:0] \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q ;
wire [11:0] \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg ;
wire [11:0] \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data ;
wire [7:0] \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg ;
wire [7:0] \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out ;


// Location: FF_X54_Y41_N23
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~82_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [28]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~168_combout ),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~72_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~70_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~66_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~66 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~66_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [20] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~65  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [20] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~65  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~67  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [20] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~65 ))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~65 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~66_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~67 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~66 .lut_mask = 16'hA50A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~70 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~70_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [22] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~69  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [22] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~69  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~71  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [22] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~69 ))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~69 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~70_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~71 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~70 .lut_mask = 16'hA50A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~72 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~72_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [23] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~71 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [23] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~71 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~73  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~71 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [23]))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[22]~71 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~72_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~73 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~72 .lut_mask = 16'h5A5F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~82 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~82_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [28] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~81  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [28] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~81  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~83  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [28] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~81 ))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~81 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~82_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~83 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~82 .lut_mask = 16'hA50A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y41_N15
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~13_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1_cout  = CARRY(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [0])

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1_cout ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1 .lut_mask = 16'h00CC;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~2 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [1] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1_cout  & VCC)) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [1] & 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1_cout ))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~3  = CARRY((!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [1] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1_cout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~1_cout ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~2_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~3 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~2 .lut_mask = 16'hC303;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N3
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~16_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~4 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~4_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [2] & ((GND) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~3 ))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [2] & 
// (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~3  $ (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~5  = CARRY((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [2]) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~3 ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~3 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~4_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~5 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~4 .lut_mask = 16'h5AAF;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y41_N21
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~18_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~6 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~6_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [3] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~5  & VCC)) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [3] & 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~5 ))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~7  = CARRY((!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [3] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~5 ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~5 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~6_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~7 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~6 .lut_mask = 16'hA505;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y41_N3
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~20_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~8 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~8_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [4] & ((GND) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~7 ))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [4] & 
// (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~7  $ (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~9  = CARRY((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [4]) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~7 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~7 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~8_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~9 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~8 .lut_mask = 16'h3CCF;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y41_N7
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~22_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~10 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~10_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [5] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~9  & VCC)) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [5] & 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~9 ))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~11  = CARRY((!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [5] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~9 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~9 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~10_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~11 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~10 .lut_mask = 16'hC303;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y41_N19
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~24_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~12 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~12_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [6] & ((GND) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~11 ))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [6] & 
// (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~11  $ (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~13  = CARRY((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [6]) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~11 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~11 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~12_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~13 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~12 .lut_mask = 16'h3CCF;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y41_N29
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~26_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~14 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~14_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [7] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~13  & VCC)) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [7] & 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~13 ))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~15  = CARRY((!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [7] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~13 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~13 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~14_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~15 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~14 .lut_mask = 16'hC303;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y41_N23
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~28_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~16 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~16_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [8] & ((GND) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~15 ))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [8] & 
// (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~15  $ (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~17  = CARRY((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [8]) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~15 ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~15 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~16_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~17 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~16 .lut_mask = 16'h5AAF;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y41_N5
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~30_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [8]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~18 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~18_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [9] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~17  & VCC)) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [9] & 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~17 ))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~19  = CARRY((!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [9] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~17 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~17 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~18_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~19 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~18 .lut_mask = 16'hC303;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N19
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~32_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [9]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~20 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~20_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [10] & ((GND) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~19 ))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [10] & 
// (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~19  $ (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~21  = CARRY((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [10]) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~19 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~19 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~20_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~21 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~20 .lut_mask = 16'h3CCF;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N21
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~34_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [10]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~22 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~22_combout  = !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~21 
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~23  = CARRY(!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~21 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~21 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~22_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~23 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~22 .lut_mask = 16'h0F0F;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N23
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~36_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [11]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~24 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~24_combout  = \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~23  $ (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [10]),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~23 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~24 .lut_mask = 16'h0FF0;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y41_N25
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]~38_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [12]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N27
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~11_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~87_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~171_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~13 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~13_combout  = \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [0] $ (VCC)
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~14  = CARRY(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [0])

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~13_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~14 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~13 .lut_mask = 16'h55AA;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~16 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~16_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [1] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~14 )) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [1] & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~14 ) # (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~17  = CARRY((!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~14 ) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [1]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[0]~14 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~16_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~17 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~16 .lut_mask = 16'h3C3F;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~18 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~18_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [2] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~17  $ (GND))) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [2] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~17  & VCC))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~19  = CARRY((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [2] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~17 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[1]~17 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~18_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~19 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~18 .lut_mask = 16'hC30C;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~20 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~20_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [3] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~19 )) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [3] & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~19 ) # (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~21  = CARRY((!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~19 ) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [3]))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[2]~19 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~20_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~21 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~20 .lut_mask = 16'h5A5F;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~22 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~22_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [4] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~21  $ (GND))) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [4] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~21  & VCC))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~23  = CARRY((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [4] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~21 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[3]~21 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~22_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~23 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~22 .lut_mask = 16'hC30C;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~24 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~24_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [5] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~23 )) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [5] & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~23 ) # (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~25  = CARRY((!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~23 ) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [5]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[4]~23 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~24_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~25 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~24 .lut_mask = 16'h3C3F;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~26 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~26_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [6] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~25  $ (GND))) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [6] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~25  & VCC))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~27  = CARRY((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [6] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~25 ))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[5]~25 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~26_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~27 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~26 .lut_mask = 16'hA50A;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~28 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~28_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [7] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~27 )) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [7] & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~27 ) # (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~29  = CARRY((!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~27 ) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [7]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[6]~27 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~28_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~29 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~28 .lut_mask = 16'h3C3F;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~30 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~30_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [8] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~29  $ (GND))) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [8] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~29  & VCC))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~31  = CARRY((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [8] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~29 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[7]~29 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~30_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~31 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~30 .lut_mask = 16'hC30C;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~32 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~32_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [9] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~31 )) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [9] & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~31 ) # (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~33  = CARRY((!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~31 ) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [9]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[8]~31 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~32_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~33 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~32 .lut_mask = 16'h3C3F;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~34 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~34_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [10] & (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~33  $ (GND))) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [10] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~33  & VCC))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~35  = CARRY((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [10] & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~33 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[9]~33 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~34_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~35 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~34 .lut_mask = 16'hC30C;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~36 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~36_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [11] & (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~35 )) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [11] & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~35 ) # (GND)))
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~37  = CARRY((!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~35 ) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [11]))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~35 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~36_combout ),
	.cout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~37 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~36 .lut_mask = 16'h5A5F;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]~38 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]~38_combout  = \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~37  $ (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [12]),
	.cin(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[11]~37 ),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]~38 .lut_mask = 16'hF00F;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~11 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~11_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~10 )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~10 ) # (GND)))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~12  = CARRY((!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~10 ) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~10 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~11_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~12 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~11 .lut_mask = 16'h5A5F;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~0_combout  = \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA3~q  $ (((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q ) # ((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1~q ) # 
// (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0~q ))))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA3~q ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~0 .lut_mask = 16'h5556;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~0_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout  & ((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [3]) # ((!\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout )))) # 
// (!\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout  & (((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [1] & \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout ))))

	.dataa(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [3]),
	.datab(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [1]),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~0 .lut_mask = 16'hACF0;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N19
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~2 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~2_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout  & ((\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout  & (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [7])) # 
// (!\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout  & ((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [4]))))) # (!\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout  & (((\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout ),
	.datab(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [7]),
	.datac(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [4]),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~2 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N1
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0_combout  = (\number_data_trans[3]~input_o  & (!\number_data_trans[2]~input_o  & (!\number_data_trans[0]~input_o  & !\number_data_trans[1]~input_o ))) # (!\number_data_trans[3]~input_o  & 
// (\number_data_trans[2]~input_o  & (\number_data_trans[0]~input_o  & \number_data_trans[1]~input_o )))

	.dataa(\number_data_trans[3]~input_o ),
	.datab(\number_data_trans[2]~input_o ),
	.datac(\number_data_trans[0]~input_o ),
	.datad(\number_data_trans[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0 .lut_mask = 16'h4002;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N13
dffeas \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~15_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~0_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0_combout  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0_combout  & ((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q )))) # 
// (!\APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0_combout  & ((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q ) # ((!\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0_combout  & \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q ))))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0_combout ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~0 .lut_mask = 16'h7350;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N7
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[9] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~90 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~90_combout  = (\HBURST[0]~input_o  & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7])) # (!\HBURST[0]~input_o  & ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3])))

	.dataa(\HBURST[0]~input_o ),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7]),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~90_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~90 .lut_mask = 16'hDD88;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94_combout  = (\HBURST[1]~input_o  & (((\HBURST[2]~input_o ) # (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2])) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]),
	.datab(\HBURST[2]~input_o ),
	.datac(\HBURST[1]~input_o ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94 .lut_mask = 16'hF0D0;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3_combout  = (!\desired_baud_rate[19]~input_o  & !\desired_baud_rate[18]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\desired_baud_rate[19]~input_o ),
	.datad(\desired_baud_rate[18]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3 .lut_mask = 16'h000F;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1_combout  = (!\desired_baud_rate[12]~input_o  & (\desired_baud_rate[14]~input_o  & (\desired_baud_rate[8]~input_o  & !\desired_baud_rate[7]~input_o )))

	.dataa(\desired_baud_rate[12]~input_o ),
	.datab(\desired_baud_rate[14]~input_o ),
	.datac(\desired_baud_rate[8]~input_o ),
	.datad(\desired_baud_rate[7]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1 .lut_mask = 16'h0040;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~0_combout  = (!\desired_baud_rate[9]~input_o  & (!\desired_baud_rate[15]~input_o  & (!\desired_baud_rate[10]~input_o  & \desired_baud_rate[17]~input_o )))

	.dataa(\desired_baud_rate[9]~input_o ),
	.datab(\desired_baud_rate[15]~input_o ),
	.datac(\desired_baud_rate[10]~input_o ),
	.datad(\desired_baud_rate[17]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~0 .lut_mask = 16'h0100;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~4 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~4_combout  = (\desired_baud_rate[6]~input_o  & (!\desired_baud_rate[14]~input_o  & (!\desired_baud_rate[8]~input_o  & !\desired_baud_rate[11]~input_o )))

	.dataa(\desired_baud_rate[6]~input_o ),
	.datab(\desired_baud_rate[14]~input_o ),
	.datac(\desired_baud_rate[8]~input_o ),
	.datad(\desired_baud_rate[11]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~4 .lut_mask = 16'h0002;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0_combout  & (!\desired_baud_rate[13]~input_o  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~4_combout  & !\desired_baud_rate[16]~input_o )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0_combout ),
	.datab(\desired_baud_rate[13]~input_o ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~4_combout ),
	.datad(\desired_baud_rate[16]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5 .lut_mask = 16'h0020;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2_combout ) # (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout )

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0 .lut_mask = 16'hEEEE;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal10~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal10~0_combout  = (\desired_baud_rate[12]~input_o  & (\desired_baud_rate[19]~input_o  & (!\desired_baud_rate[16]~input_o  & !\desired_baud_rate[11]~input_o )))

	.dataa(\desired_baud_rate[12]~input_o ),
	.datab(\desired_baud_rate[19]~input_o ),
	.datac(\desired_baud_rate[16]~input_o ),
	.datad(\desired_baud_rate[11]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal10~0 .lut_mask = 16'h0008;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~1_combout  = (\desired_baud_rate[14]~input_o  & !\desired_baud_rate[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\desired_baud_rate[14]~input_o ),
	.datad(\desired_baud_rate[10]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~1 .lut_mask = 16'h00F0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0_combout  = (!\desired_baud_rate[12]~input_o  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~1_combout  & (\desired_baud_rate[16]~input_o  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2_combout )))

	.dataa(\desired_baud_rate[12]~input_o ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~1_combout ),
	.datac(\desired_baud_rate[16]~input_o ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0 .lut_mask = 16'h4000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0_combout  = (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0_combout  & (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0_combout  & ((!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal10~0_combout ) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2_combout ))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal10~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0 .lut_mask = 16'h0105;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout  = (!\desired_baud_rate[12]~input_o  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2_combout  & \desired_baud_rate[8]~input_o )))

	.dataa(\desired_baud_rate[12]~input_o ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2_combout ),
	.datad(\desired_baud_rate[8]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3 .lut_mask = 16'h4000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr5 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr5~combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1_combout  & (((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ) # (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4_combout )) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr5 .lut_mask = 16'hF0D0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N31
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|state_i [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout  & (((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout )))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout  & 
// ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr5~combout )) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [1])))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr5~combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~0 .lut_mask = 16'hE3E0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~0_combout  & (((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [1])) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ))) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout  & (\ctrl_i[1]~input_o )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ),
	.datac(\ctrl_i[1]~input_o ),
	.datad(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~1 .lut_mask = 16'hEA62;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N1
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.ERROR (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~33_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.ERROR .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout ) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3 .lut_mask = 16'hFFEF;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N27
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  & (((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~combout ) # (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout )))) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [3] & ((!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [3]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~0 .lut_mask = 16'hAAE4;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~0_combout  & (((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [3])) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ))) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout  & (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.ERROR~q )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.ERROR~q ),
	.datad(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~1 .lut_mask = 16'hEA62;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr2~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr2~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0_combout ) # 
// (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal7~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~2_combout  = (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout  & !\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~2 .lut_mask = 16'h0030;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N13
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout  & (((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [6])))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout  & 
// (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout  & (\ctrl_i[6]~input_o )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout ),
	.datab(\ctrl_i[6]~input_o ),
	.datac(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [6]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~0 .lut_mask = 16'hF088;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~0_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout  & ((!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout ) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~2_combout ))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~2_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~1 .lut_mask = 16'hFF70;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector0~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector0~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout  & 
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [7])))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout  & ((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [7]))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0_combout ),
	.datad(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector0~0 .lut_mask = 16'hECA0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y41_N13
dffeas \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel (
	.clk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~q ),
	.d(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout  = LCELL((\uart_mode_clk_sel~input_o  & (\UARTCLK~input_o )) # (!\uart_mode_clk_sel~input_o  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~q ))))

	.dataa(\uart_mode_clk_sel~input_o ),
	.datab(gnd),
	.datac(\UARTCLK~input_o ),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick .lut_mask = 16'hF5A0;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~2_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~4_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][2]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][2]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][2]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][2]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0 .lut_mask = 16'hE3E0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~6_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~1 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~1_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][2]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][2]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][2]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][2]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~1 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~8_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~10_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~12_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][2]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][2]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][2]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][2]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~14_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~3 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~3_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][2]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][2]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][2]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][2]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~3 .lut_mask = 16'hCFA0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y44_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~16_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~18_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~20_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][2]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][2]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][2]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][2]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4 .lut_mask = 16'hFA0C;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y41_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~22_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~5 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~5_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][2]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][2]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][2]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][2]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~5 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~3_combout ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~5_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~5_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~24_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~26_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~28_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][2]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][2]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][2]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][2]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~30_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~8 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~8_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][2]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][2]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][2]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][2]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~8_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~8 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~9 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~9_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~8_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~1_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~8_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~1_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~9_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~9 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~32_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~34_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~36_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][2]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][2]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][2]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][2]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10 .lut_mask = 16'hFC0A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~38_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~11 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~11_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][2]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][2]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][2]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][2]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~11_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~11 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~46_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~54_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y40_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~58_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~64_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~65_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~66_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~22 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~22_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][3]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][3]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][3]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~22_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~22 .lut_mask = 16'hFC22;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~67_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~23 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~23_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~22_combout  & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][3]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~22_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][3]~q )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~22_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][3]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~23_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~23 .lut_mask = 16'hEA62;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~68_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~69_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~70_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][3]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][3]~q )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][3]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~71_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~25 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~25_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][3]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][3]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][3]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~24_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~25_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~25 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~72_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y44_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~73_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~74_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][3]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][3]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][3]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26 .lut_mask = 16'hFA44;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y41_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~75_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~27 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~27_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][3]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][3]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][3]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~26_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~27_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~27 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~25_combout ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~27_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~27_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~25_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~76_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~77_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~78_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][3]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][3]~q )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][3]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~79_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~30 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~30_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][3]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][3]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][3]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~29_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~30_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~30 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~31 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~31_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~30_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~23_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~30_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~23_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~28_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~31_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~31 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~82_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~85_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~86_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~34 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~34_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][3]~q ) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [1] & (((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][3]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][3]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][3]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~34_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~34 .lut_mask = 16'hADA8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~88_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y40_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~92_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~93_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y40_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~94_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][3]~q ) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][3]~q  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][3]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~95_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~40 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~40_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][3]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][3]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][3]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~39_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~40_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~40 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~96_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~102_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~104_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y44_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~105_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~108_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y44_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~113_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~118_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~119_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~121_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y40_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~126_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~128_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~129_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y44_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~135_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~137_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~140_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~141_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~142_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][0]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][0]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][0]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~143_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~72 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~72_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][0]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][0]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~71_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~72_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~72 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~144_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~145_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y44_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~148_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y45_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~149_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y44_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~150_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][0]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][0]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][0]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76 .lut_mask = 16'hFA44;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~151_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~77 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~77_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][0]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][0]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~76_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~77_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~77 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~152_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~153_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y44_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~154_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][0]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][0]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][0]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78 .lut_mask = 16'hFA44;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~155_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~79 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~79_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][0]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][0]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][0]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~78_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~79_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~79 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~80 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~80_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~77_combout )))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~79_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~77_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~79_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~80_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~80 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~156_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y40_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~157_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~15 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~15_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166~combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166~combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~15 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~166_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y44_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~167_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~175_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~178_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y40_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~183_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~185_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y42_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~186_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~99 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~99_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][6]~q ) # (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][6]~q  & ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][6]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~99_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~99 .lut_mask = 16'hAAE4;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~188_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y40_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~189_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y40_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~190_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][6]~q ) # (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][6]~q  & ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][6]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102 .lut_mask = 16'hCCE2;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~191_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~103 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~103_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][6]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][6]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][6]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~102_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~103_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~103 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~192_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~193_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~194_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][5]~q )))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][5]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][5]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][5]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~195_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~107 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~107_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][5]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][5]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][5]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~106_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~107_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~107 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~196_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~197_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~198_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][5]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][5]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][5]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108 .lut_mask = 16'hFC22;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~199_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~109 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~109_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][5]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][5]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~108_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][5]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~109_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~109 .lut_mask = 16'hF838;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~200_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y44_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~201_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~202_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][5]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][5]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][5]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110 .lut_mask = 16'hE3E0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y41_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~203_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~111 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~111_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][5]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][5]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][5]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~110_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~111_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~111 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~109_combout ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~111_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~111_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~109_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~204_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~205_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~206_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][5]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][5]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][5]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113 .lut_mask = 16'hF2C2;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~207_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~114 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~114_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][5]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][5]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][5]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~113_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~114_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~114 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~115 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~115_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~114_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~107_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~114_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~112_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~107_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~115_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~115 .lut_mask = 16'hDAD0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~209_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~212_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~214_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y43_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~216_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y40_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~220_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~221_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~222_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][5]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][5]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][5]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123 .lut_mask = 16'hFC22;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~223_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~124 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~124_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][5]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][5]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][5]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~123_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~124_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~124 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~224_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~225_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y42_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~226_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~127 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~127_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~q ) # (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~q  & ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~127_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~127 .lut_mask = 16'hF0CA;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~227_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~128 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~128_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~127_combout  & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~q ) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~127_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~q  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~127_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~128_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~128 .lut_mask = 16'hCAF0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~228_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~229_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~230_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~129 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~129_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~129_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~129 .lut_mask = 16'hFC22;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~231_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~130 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~130_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~129_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~q ) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~129_combout  & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~q  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~129_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~130_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~130 .lut_mask = 16'hACF0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~232_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y44_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~233_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y40_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~234_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~q ) # (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~q  & ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131 .lut_mask = 16'hCCE2;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y41_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~235_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~132 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~132_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~131_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~132_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~132 .lut_mask = 16'hBCB0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~130_combout ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~132_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~132_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~130_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~236_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~237_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~238_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~239_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~135 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~135_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~134_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~135_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~135 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~136 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~136_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~135_combout ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~128_combout )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~128_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~135_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~133_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~136_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~136 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~241_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y44_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~242_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~137 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~137_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~137_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~137 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~245_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~247_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~249_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~251_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y40_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~252_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y40_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~254_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~256_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y43_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~257_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y42_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~258_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][4]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][4]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][4]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148 .lut_mask = 16'hFC0A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~259_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~149 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~149_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][4]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][4]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][4]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~148_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~149_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~149 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~260_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~261_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~262_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][4]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][4]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][4]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~263_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~151 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~151_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][4]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][4]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~150_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~151_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~151 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y44_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~264_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~265_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y42_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~266_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][4]~q ) # (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][4]~q  & ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152 .lut_mask = 16'hCCE2;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y41_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~267_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~153 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~153_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][4]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][4]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~152_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~153_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~153 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~151_combout ) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~153_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~151_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~153_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~268_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~269_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~270_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][4]~q )))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][4]~q )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][4]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~271_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~156 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~156_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][4]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][4]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~155_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~156_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~156 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~157 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~157_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~156_combout ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~149_combout )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~149_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~156_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~154_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~157_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~157 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~272_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~273_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y45_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~274_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][4]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][4]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][4]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158 .lut_mask = 16'hE3E0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~275_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~159 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~159_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][4]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][4]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][4]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~158_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~159_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~159 .lut_mask = 16'hAFC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~276_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~277_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y44_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~278_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][4]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][4]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][4]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160 .lut_mask = 16'hFA44;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~279_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~161 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~161_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][4]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][4]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~160_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~161_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~161 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~280_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y42_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~281_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~282_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][4]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][4]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][4]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~283_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~163 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~163_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][4]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][4]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~162_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~163_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~163 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~161_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~163_combout )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~161_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~163_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~284_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y40_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~285_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y40_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~286_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][4]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][4]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][4]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][4]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165 .lut_mask = 16'hFC0A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~287_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~166 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~166_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][4]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][4]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][4]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][4]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~165_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~166_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~166 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~167 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~167_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~166_combout ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~159_combout )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~159_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~164_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~166_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~167_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~167 .lut_mask = 16'hF838;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~168 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~168_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~157_combout ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & 
// (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~167_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~167_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~157_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~168_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~168 .lut_mask = 16'hEE22;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N15
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~3 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~3_combout  = (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [25] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [10] & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [11])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [25]),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [10]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [11]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~3 .lut_mask = 16'h0010;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~7 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~7_combout  = (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [20] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [21] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [19] & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [18])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [20]),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [21]),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [19]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [18]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~7 .lut_mask = 16'h0001;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~8 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~8_combout  = (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [22] & (\AHB_APB_BRIDGE|Address_decode|Equal0~7_combout  & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [23] & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [24])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [22]),
	.datab(\AHB_APB_BRIDGE|Address_decode|Equal0~7_combout ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [23]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [24]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~8 .lut_mask = 16'h0004;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~17_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N23
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~42_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N9
dffeas \APB_UART_BLOCK|state_i[1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|state_i[1]~3_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|state_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|state_i[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y44_N7
dffeas \APB_UART_BLOCK|state_i[2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|state_i[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|state_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|state_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~32 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~32_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q  & ((\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ) # ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0_combout ) # 
// (!\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1_combout ))))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q ),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1_combout ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~32 .lut_mask = 16'hCC8C;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~0_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q  & (((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [11])))) # (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q  & 
// ((\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q  & ((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [11]))) # (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q  & (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10]))))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q ),
	.datab(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10]),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [11]),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~0 .lut_mask = 16'hF0E4;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1_combout  = (!\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2_combout  & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~0_combout  & (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q  & 
// !\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout )))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2_combout ),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~0_combout ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1 .lut_mask = 16'h0004;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~33 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~33_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout  & ((\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~32_combout ) # ((!\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2_combout  & 
// !\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1_combout ))))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~32_combout ),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2_combout ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~33 .lut_mask = 16'h888A;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N13
dffeas \APB_UART_BLOCK|state_i[3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|state_i[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|state_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|state_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|Selector3~0 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|Selector3~0_combout  = (\HWRITE~input_o  & ((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datac(\HWRITE~input_o ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|Selector3~0 .lut_mask = 16'hF030;
defparam \AHB_APB_BRIDGE|State_machine|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N5
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N9
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr5~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~0 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~0_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~2_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [0] $ (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [0])) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [1]))) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~2_combout  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [1]) # (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [0] $ 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [0]))))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~2_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [0]),
	.datac(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [1]),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~0 .lut_mask = 16'hDE7B;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N11
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr4~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N13
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~1 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~1_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~4_combout  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [3] $ (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~6_combout )) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [2]))) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~4_combout  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [2]) # (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [3] $ 
// (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~6_combout ))))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~4_combout ),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [2]),
	.datac(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [3]),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~1 .lut_mask = 16'h6FF6;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N15
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N17
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr1~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~2 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~2_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~8_combout  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [5] $ (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~10_combout )) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [4]))) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~8_combout  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [4]) # (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [5] $ 
// (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~10_combout ))))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~8_combout ),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [5]),
	.datac(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~10_combout ),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~2 .lut_mask = 16'h7DBE;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N19
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N21
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~3 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~3_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~12_combout  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~14_combout  $ (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [7])) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [6]))) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~12_combout  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [6]) # (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~14_combout  $ 
// (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [7]))))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~12_combout ),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~14_combout ),
	.datac(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [7]),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~3 .lut_mask = 16'h7DBE;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~2_combout ) # ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~1_combout ) # 
// ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~3_combout ) # (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~0_combout )))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~2_combout ),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~1_combout ),
	.datac(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~3_combout ),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4 .lut_mask = 16'hFFFE;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N23
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N25
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~5 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~5_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [8] & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~18_combout  $ (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [9])) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~16_combout ))) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [8] & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~16_combout ) # (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~18_combout  $ 
// (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [9]))))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [8]),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~16_combout ),
	.datac(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~18_combout ),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~5 .lut_mask = 16'h6FF6;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N3
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd [10]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~6 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~6_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~20_combout  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [11] $ (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~22_combout )) # 
// (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [10]))) # (!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~20_combout  & ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [10]) # (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [11] 
// $ (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~22_combout ))))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~20_combout ),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [11]),
	.datac(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [10]),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~22_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~6 .lut_mask = 16'h7BDE;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7_combout  = (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~5_combout ) # ((\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~6_combout ) # (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud 
// [12] $ (\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~24_combout )))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud [12]),
	.datab(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|Add0~24_combout ),
	.datac(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~5_combout ),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7 .lut_mask = 16'hFFF6;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~0 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~0_combout  = \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~q  $ (((!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4_combout  & (!\uart_mode_clk_sel~input_o  & 
// !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7_combout ))))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4_combout ),
	.datab(\uart_mode_clk_sel~input_o ),
	.datac(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~q ),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~0 .lut_mask = 16'hF0E1;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|clk_sel~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N27
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~0_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~0 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~2 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~2_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~2 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~4 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~4_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~4 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~6 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~6_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~6 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~8 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~8_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~8 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~10 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~10_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~10 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~12 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~12_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~12 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~14 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~14_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~14 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~16 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~16_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~16 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~18 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~18_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~18 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~20 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~20_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~20 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~22 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~22_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~22 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~24 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~24_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~24 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~26 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~26_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~26 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~28 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~28_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~28 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~30 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~30_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~30 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~32 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~32_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~32_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~32 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~34 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~34_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~34 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~36 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~36_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~36 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~38 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~38_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~38 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~46 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~46_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~46 .lut_mask = 16'h2200;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~54 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~54_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~54_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~54 .lut_mask = 16'h2200;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~58 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~58_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~58_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~58 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~64 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~64_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~64 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~65 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~65_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~65 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~66 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~66_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~66 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~67 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~67_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~67 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~68 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~68_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~68 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~69 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~69_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~69 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~70 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~70_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~70 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~71 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~71_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~71 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~72 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~72_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~72 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~73 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~73_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~73 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~74 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~74_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~74 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~75 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~75_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~75 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~76 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~76_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~76 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~77 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~77_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~77 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~78 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~78_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~78 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~79 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~79_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~79 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~82 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~82_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~82 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~85 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~85_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~85 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~86 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~86_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~86 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~88 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~88_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~88 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~92 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~92_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~92 .lut_mask = 16'h0808;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~93 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~93_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~93 .lut_mask = 16'h4040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~94 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~94_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~94 .lut_mask = 16'h3000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~95 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~95_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~95 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~96 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~96_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~96 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~102 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~102_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~102 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~104 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~104_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~104 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~105 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~105_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~105 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~108 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~108_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~108_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~108 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~113 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~113_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~113_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~113 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~118 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~118_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~118_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~118 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~119 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~119_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~119_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~119 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~121 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~121_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~121_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~121 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~126 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~126_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~126_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~126 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~128 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~128_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~128_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~128 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~129 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~129_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~129_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~129 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~135 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~135_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~135_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~135 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~137 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~137_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~137_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~137 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~140 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~140_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~140_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~140 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~141 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~141_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~141_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~141 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~142 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~142_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~142_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~142 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~143 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~143_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~143_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~143 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~144 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~144_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~144_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~144 .lut_mask = 16'h0088;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~145 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~145_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~145_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~145 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~148 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~148_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~148_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~148 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~149 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~149_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~149_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~149 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~150 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~150_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~150_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~150 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~151 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~151_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~151_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~151 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~152 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~152_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~152_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~152 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~153 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~153_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~153_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~153 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~154 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~154_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~154_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~154 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~155 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~155_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~155_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~155 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~156 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~156_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~156_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~156 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~157 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~157_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~157_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~157 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~18_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~166 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~166_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~166_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~166 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~167 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~167_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~167_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~167 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~175 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~175_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~175_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~175 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~178 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~178_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~178_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~178 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~183 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~183_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~183_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~183 .lut_mask = 16'h3000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~185 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~185_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~185_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~185 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~186 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~186_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~186_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~186 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~188 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~188_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~188_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~188 .lut_mask = 16'h0808;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~189 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~189_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~189_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~189 .lut_mask = 16'h0808;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~190 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~190_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~190_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~190 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~191 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~191_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~191_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~191 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~192 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~192_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~192_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~192 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~193 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~193_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~193_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~193 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~194 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~194_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~194_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~194 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~195 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~195_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~195_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~195 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~196 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~196_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~196_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~196 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~197 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~197_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~197_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~197 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~198 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~198_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~198_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~198 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~199 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~199_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~199_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~199 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~200 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~200_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~200_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~200 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~201 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~201_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~201_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~201 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~202 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~202_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~202_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~202 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~203 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~203_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~203_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~203 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~204 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~204_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~204_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~204 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~205 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~205_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~205_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~205 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~206 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~206_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~206_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~206 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~207 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~207_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~207_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~207 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~209 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~209_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~209_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~209 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~212 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~212_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~212_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~212 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~214 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~214_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~214_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~214 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~216 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~216_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~216_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~216 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~220 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~220_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~220_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~220 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~221 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~221_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~221_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~221 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~222 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~222_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~222_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~222 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~223 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~223_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~223_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~223 .lut_mask = 16'h4040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~224 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~224_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~224_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~224 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~225 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~225_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~225_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~225 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~226 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~226_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~226_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~226 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~227 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~227_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~227_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~227 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~228 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~228_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~228_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~228 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~229 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~229_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~229_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~229 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~230 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~230_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~230_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~230 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~231 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~231_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~231_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~231 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~232 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~232_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~232_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~232 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~233 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~233_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~233_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~233 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~234 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~234_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~234_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~234 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~235 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~235_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~235_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~235 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~236 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~236_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~236_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~236 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~237 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~237_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~237_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~237 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~238 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~238_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~238_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~238 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~239 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~239_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~239_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~239 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~241 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~241_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~241_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~241 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~242 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~242_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~242_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~242 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~245 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~245_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~245_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~245 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~247 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~247_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~247_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~247 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~249 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~249_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~249_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~249 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~251 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~251_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~251_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~251 .lut_mask = 16'h0808;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~252 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~252_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~252_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~252 .lut_mask = 16'h0808;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~254 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~254_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~254_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~254 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~256 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~256_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~256_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~256 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~257 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~257_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~257_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~257 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~258 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~258_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~258_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~258 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~259 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~259_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~259_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~259 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~260 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~260_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~260_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~260 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~261 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~261_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~261_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~261 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~262 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~262_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~262_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~262 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~263 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~263_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~263_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~263 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~264 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~264_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~264_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~264 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~265 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~265_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~265_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~265 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~266 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~266_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~266_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~266 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~267 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~267_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~267_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~267 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~268 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~268_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~268_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~268 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~269 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~269_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~269_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~269 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~270 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~270_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~270_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~270 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~271 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~271_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~271_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~271 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~272 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~272_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~272_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~272 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~273 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~273_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~273_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~273 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~274 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~274_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~274_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~274 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~275 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~275_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~275_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~275 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~276 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~276_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~276_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~276 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~277 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~277_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~277_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~277 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~278 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~278_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~278_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~278 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~279 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~279_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout  & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~279_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~279 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~280 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~280_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~280_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~280 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~281 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~281_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~281_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~281 .lut_mask = 16'h0088;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~282 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~282_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~282_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~282 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~283 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~283_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~283_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~283 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~284 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~284_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~284_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~284 .lut_mask = 16'h0808;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~285 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~285_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~285_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~285 .lut_mask = 16'h0808;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~286 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~286_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~286_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~286 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~287 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~287_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~287_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~287 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5_combout  = (\HBURST[1]~input_o  & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2_combout  $ (((!\HBURST[0]~input_o  & \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1_combout ))))) # (!\HBURST[1]~input_o  & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2_combout  & (\HBURST[0]~input_o  & \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1_combout )))

	.dataa(\HBURST[1]~input_o ),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2_combout ),
	.datac(\HBURST[0]~input_o ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5 .lut_mask = 16'h9288;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~6 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~6_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5_combout  & ((\HBURST[0]~input_o ) # ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]) # 
// (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4_combout )))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5_combout  & (\HBURST[0]~input_o  & ((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4_combout ) # 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]))))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5_combout ),
	.datab(\HBURST[0]~input_o ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~6 .lut_mask = 16'hAEEC;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][10]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][10]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~1 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~1_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][10]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][10]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~1 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][10]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][10]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~3 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~3_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][10]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][10]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][10]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][10]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~3 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][10]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][10]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~5 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~5_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][10]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][10]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~5 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]) # ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~3_combout )))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~5_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~5_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][10]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][10]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~8 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~8_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][10]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][10]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~8 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~9 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~9_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~8_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~1_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~1_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~8_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~9 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y46_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~17 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~17_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174~combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174~combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~17 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~34 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~34_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ) # ((\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q  & !\stop_bit_twice~input_o ))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ),
	.datac(gnd),
	.datad(\stop_bit_twice~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~34 .lut_mask = 16'hCCEE;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~35 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~35_combout  = (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.ERROR~q  & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout  & ((!\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1_combout ) # 
// (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~34_combout ))))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~34_combout ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.ERROR~q ),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~35 .lut_mask = 16'h1030;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~27 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~27_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][11]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][11]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][11]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~27_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~27 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][11]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][11]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~36 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~36_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][11]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][11]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~35_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~36_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~36 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][11]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][11]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~38 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~38_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][11]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][11]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~37_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~38_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~38 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][11]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][11]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~40 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~40_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][11]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][11]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~39_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~40_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~40 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~38_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~40_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~40_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~38_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][11]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][11]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~43 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~43_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][11]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][11]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~42_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~43_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~43 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~44 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~44_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~43_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~36_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~43_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~36_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~41_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~44_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~44 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~42 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~42_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout  & \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout )

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~42 .lut_mask = 16'hC0C0;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|state_i~0 (
// Equation(s):
// \APB_UART_BLOCK|state_i~0_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1] & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4])))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|state_i~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i~0 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|state_i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|Equal0~0 (
// Equation(s):
// \APB_UART_BLOCK|Equal0~0_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|Equal0~0 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|state_i[1]~3 (
// Equation(s):
// \APB_UART_BLOCK|state_i[1]~3_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & ((\APB_UART_BLOCK|Equal0~0_combout  & ((\APB_UART_BLOCK|state_i [1]))) # (!\APB_UART_BLOCK|Equal0~0_combout  & (\APB_UART_BLOCK|state_i~1_combout )))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & (\APB_UART_BLOCK|state_i~1_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datab(\APB_UART_BLOCK|state_i~1_combout ),
	.datac(\APB_UART_BLOCK|state_i [1]),
	.datad(\APB_UART_BLOCK|Equal0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|state_i[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i[1]~3 .lut_mask = 16'hE4CC;
defparam \APB_UART_BLOCK|state_i[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout  = (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & (\HRESETn~input_o  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout )))

	.dataa(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datab(\HRESETn~input_o ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|cd[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15 (
// Equation(s):
// \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout  = (\uart_mode_clk_sel~input_o ) # ((!\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4_combout  & !\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7_combout ))

	.dataa(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~4_combout ),
	.datab(\uart_mode_clk_sel~input_o ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|WideAnd0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15 .lut_mask = 16'hCCDD;
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|counter_baud[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout )

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~1 .lut_mask = 16'hF3F3;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|actual_cd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N31
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3]~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N25
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2]~1_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N29
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1]~2_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N23
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0]~3_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|Equal0~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|Equal0~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [1] & 
// (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [3] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [2])))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [1]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [3]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|Equal0~0 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~0_combout  = \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~q  $ (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~q ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|Equal0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~0 .lut_mask = 16'h0FF0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~18 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~18_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198~combout ) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198~combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~18 .lut_mask = 16'hF0FF;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N11
dffeas \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HWDATA[4]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[4] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][9]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][9]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~57 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~57_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][9]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][9]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~56_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~57_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~57 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][8]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][8]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~68 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~68_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][8]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][8]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~67_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~68_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~68 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][8]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][8]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~70 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~70_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][8]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][8]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][8]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][8]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~69_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~70_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~70 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][8]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][8]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~72 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~72_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][8]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][8]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~71_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~72_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~72 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [1] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~70_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~72_combout )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~70_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~72_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][8]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][8]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~75 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~75_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][8]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][8]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~74_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~75_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~75 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~76 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~76_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~75_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~68_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~68_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~75_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~73_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~76_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~76 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][8]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][8]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y49_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~78 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~78_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][8]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][8]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~77_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~78_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~78 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][8]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][8]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~80 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~80_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][8]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][8]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~79_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~80_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~80 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][8]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][8]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~82 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~82_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][8]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][8]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][8]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][8]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~81_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~82_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~82 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]) # ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~80_combout )))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~82_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~82_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~80_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][8]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][8]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~85 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~85_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][8]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][8]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~84_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~85_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~85 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~86 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~86_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~85_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~78_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~83_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~78_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~85_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~86_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~86 .lut_mask = 16'hEC64;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~87 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~87_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~76_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~86_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~76_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~86_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~87_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~87 .lut_mask = 16'hDD88;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~100 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~100_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][7]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][7]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~100_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~100 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y47_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][6]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][6]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~117 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~117_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~116_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~117_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~117 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][5]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][5]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~131 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~131_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][5]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][5]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~130_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~131_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~131 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][5]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][5]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~148 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~148_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][5]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][5]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~147_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~148_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~148 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][4]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][4]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~152 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~152_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][4]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][4]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~151_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~152_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~152 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y46_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][4]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][4]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~154 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~154_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~153_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~154_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~154 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y47_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][4]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][4]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~156 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~156_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][4]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][4]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~155_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~156_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~156 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~154_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~156_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~156_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~154_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][4]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][4]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~159 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~159_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][4]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][4]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~158_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~159_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~159 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~160 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~160_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~159_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~152_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~159_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~152_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~157_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~160_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~160 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][4]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][4]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~162 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~162_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][4]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][4]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][4]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~161_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][4]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~162_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~162 .lut_mask = 16'hF838;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][4]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][4]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~164 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~164_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][4]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][4]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~163_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~164_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~164 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y46_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][4]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][4]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~166 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~166_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][4]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][4]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~165_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~166_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~166 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~164_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~166_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~166_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~164_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~168 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~168_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][4]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][4]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~168_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~168 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~169 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~169_combout  = (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~168_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~q ) # ((!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~168_combout  & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][4]~q  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~q ),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~168_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][4]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~169_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~169 .lut_mask = 16'hB8CC;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~170 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~170_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~169_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~162_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~169_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~162_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~167_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~170_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~170 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~171 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~171_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~160_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~170_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~160_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~170_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~171_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~171 .lut_mask = 16'hDD88;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][3]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][3]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~173 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~173_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][3]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][3]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~172_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~173_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~173 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][3]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][3]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~183 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~183_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][3]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][3]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~182_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~183_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~183 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][3]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][3]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~185 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~185_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][3]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][3]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~184_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~185_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~185 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][3]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][3]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~187 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~187_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][3]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][3]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~186_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~187_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~187 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~188 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~188_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]) # ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~185_combout )))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~187_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~185_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~187_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~188_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~188 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][3]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][3]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~190 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~190_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][3]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][3]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~189_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~190_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~190 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~191 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~191_combout  = (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~188_combout  & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~190_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~188_combout  & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~183_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~188_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~190_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~183_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~191_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~191 .lut_mask = 16'hE6A2;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y48_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~q ) # (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~q  & ((!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~q ),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~q ),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214 .lut_mask = 16'hF0CA;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~215 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~215_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][1]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][1]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~214_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~215_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~215 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][1]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][1]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~217 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~217_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][1]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][1]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~216_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~217_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~217 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][1]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][1]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~219 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~219_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~q ),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~q ),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~218_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~219_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~219 .lut_mask = 16'hAFC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~217_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~219_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~219_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~217_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][1]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][1]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~222 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~222_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][1]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][1]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~221_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~222_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~222 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~223 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~223_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~222_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~215_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~215_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~222_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~220_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~223_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~223 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~2 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~2_combout  = (!\number_data_receive[3]~input_o  & (\number_data_receive[2]~input_o  & (\number_data_receive[0]~input_o  $ (\number_data_receive[1]~input_o ))))

	.dataa(\number_data_receive[3]~input_o ),
	.datab(\number_data_receive[0]~input_o ),
	.datac(\number_data_receive[2]~input_o ),
	.datad(\number_data_receive[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~2 .lut_mask = 16'h1040;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~3 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~3_combout  = (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [7] & !\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [7]),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~3 .lut_mask = 16'h00F0;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|WideOr0~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|WideOr0~0_combout  = (!\number_data_receive[3]~input_o  & (\number_data_receive[2]~input_o  & ((\number_data_receive[0]~input_o ) # (\number_data_receive[1]~input_o ))))

	.dataa(\number_data_receive[3]~input_o ),
	.datab(\number_data_receive[0]~input_o ),
	.datac(\number_data_receive[2]~input_o ),
	.datad(\number_data_receive[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|WideOr0~0 .lut_mask = 16'h5040;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~4 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~4_combout  = (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [8] & !\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|WideOr0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [8]),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~4 .lut_mask = 16'h00F0;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3]~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3]~0_combout  = \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [3] $ (((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [1] & 
// (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [2] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0]))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [1]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [2]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [3]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3]~0 .lut_mask = 16'h78F0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2]~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2]~1_combout  = \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [2] $ (((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [1] & 
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0])))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [1]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [2]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2]~1 .lut_mask = 16'h5AF0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1]~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1]~2_combout  = \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [1] $ (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [1]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1]~2 .lut_mask = 16'h0FF0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~0 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q  & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT~q ) # ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT~q )))) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q  & ((\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT~q ))) # (!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT~q 
// ))))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT~q ),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT~q ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q ),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~0 .lut_mask = 16'hECEA;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~19_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~1 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~1_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR~q ) # ((\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.READ~q ))) # 
// (!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS~q )))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS~q ),
	.datab(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR~q ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.READ~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~1 .lut_mask = 16'hFEF2;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~2 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [1] & (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [0] & \AHB_APB_BRIDGE|D_FF_PWRITE|Q~q )) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [1] & 
// (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [0] & !\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [1]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [0]),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~2 .lut_mask = 16'h0A50;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~3 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~3_combout  = ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~2_combout ) # (!\APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0_combout )) # (!\AHB_APB_BRIDGE|D_FF_PSELX|Q~q )

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PSELX|Q~q ),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~2_combout ),
	.datad(\APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~3 .lut_mask = 16'hF3FF;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~4 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~4_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~0_combout ) # ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~1_combout ) # ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q 
//  & \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~3_combout )))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q ),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~0_combout ),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~1_combout ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~4 .lut_mask = 16'hFEFC;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0_combout  = (!\number_data_receive[3]~input_o  & (\number_data_receive[2]~input_o  & \number_data_receive[1]~input_o ))

	.dataa(\number_data_receive[3]~input_o ),
	.datab(\number_data_receive[2]~input_o ),
	.datac(gnd),
	.datad(\number_data_receive[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~1 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~1_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0_combout  $ (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (!\parity_bit_mode~input_o  & !\stop_bit_twice~input_o )) 
// # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (\parity_bit_mode~input_o  & \stop_bit_twice~input_o ))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datac(\parity_bit_mode~input_o ),
	.datad(\stop_bit_twice~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~1 .lut_mask = 16'h9AA6;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2_combout  = (\number_data_receive[3]~input_o  & (!\number_data_receive[0]~input_o  & (!\number_data_receive[2]~input_o  & !\number_data_receive[1]~input_o ))) # (!\number_data_receive[3]~input_o  & 
// (\number_data_receive[0]~input_o  & (\number_data_receive[2]~input_o  & \number_data_receive[1]~input_o )))

	.dataa(\number_data_receive[3]~input_o ),
	.datab(\number_data_receive[0]~input_o ),
	.datac(\number_data_receive[2]~input_o ),
	.datad(\number_data_receive[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2 .lut_mask = 16'h4002;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~2 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~2_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q  & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3] 
// & \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1])))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~2 .lut_mask = 16'h0800;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~5 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~5_combout  = (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3] & 
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q )))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~5 .lut_mask = 16'h0100;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~6 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~6_combout  = (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & 
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3_combout )))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~6 .lut_mask = 16'h0100;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~7 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~7_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3] & \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q )

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~7 .lut_mask = 16'hC0C0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~235 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~235_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][0]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][0]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~235_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~235 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~236 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~236_combout  = (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~235_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~q ) # ((!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~235_combout  & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][0]~q  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~235_combout ),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][0]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~236_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~236 .lut_mask = 16'hD8AA;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y49_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~19 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~19_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158~combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q )

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~19 .lut_mask = 16'hAA00;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector8~0 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector8~0_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q  & (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [1] & (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [0] & 
// \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~combout )))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [1]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [0]),
	.datad(\APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector8~0 .lut_mask = 16'h0200;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr0~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr0~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ) # (((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout )) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr0~2 .lut_mask = 16'hFFBF;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0]~3 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0]~3_combout  = !\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0]~3 .lut_mask = 16'h0F0F;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166~combout  = (GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ))) # 
// (!GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166~combout ))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166~combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 .lut_mask = 16'hF0AA;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.WWAIT_166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [1] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [1]))) # (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) 
// & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [1]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [1]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [1]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [3] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [3]))) # (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) 
// & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [3]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [3]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [3]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [6] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [6]))) # (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) 
// & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [6]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [6]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [6]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [7] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [7]))) # (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) 
// & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [7]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [7]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [7]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4] (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [4] = (GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & ((\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [4]))) # (!GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & 
// (\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [4]))

	.dataa(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [4]),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [4]),
	.datad(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [4]),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4] .lut_mask = 16'hF0AA;
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174~combout  = (GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout )) # 
// (!GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174~combout )))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174~combout ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 .lut_mask = 16'hCCF0;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.RWAIT_174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [1] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & ((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [2]))) # 
// (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [1]))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [1]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [1]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1] .lut_mask = 16'hEE44;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [3] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & ((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [4]))) # 
// (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [3]))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [4]),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [3]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3] .lut_mask = 16'hF0AA;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [6] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~3_combout ))) # 
// (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [6]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [6]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [6]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [7] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~4_combout ))) # 
// (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [7]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [7]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [7]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198~combout  = (GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~4_combout ))) # 
// (!GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198~combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198~combout ),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector11~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198 .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.IDLE_198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [8]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8] .lut_mask = 16'hFA0A;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [4]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4] .lut_mask = 16'hFA0A;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158~combout  = (GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector8~0_combout ))) # 
// (!GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158~combout ))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158~combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector8~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 .lut_mask = 16'hFA0A;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.ERROR_158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N1
cycloneiv_io_ibuf \number_data_trans[3]~input (
	.i(number_data_trans[3]),
	.ibar(gnd),
	.o(\number_data_trans[3]~input_o ));
// synopsys translate_off
defparam \number_data_trans[3]~input .bus_hold = "false";
defparam \number_data_trans[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y67_N8
cycloneiv_io_ibuf \HBURST[1]~input (
	.i(HBURST[1]),
	.ibar(gnd),
	.o(\HBURST[1]~input_o ));
// synopsys translate_off
defparam \HBURST[1]~input .bus_hold = "false";
defparam \HBURST[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneiv_io_ibuf \desired_baud_rate[5]~input (
	.i(desired_baud_rate[5]),
	.ibar(gnd),
	.o(\desired_baud_rate[5]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[5]~input .bus_hold = "false";
defparam \desired_baud_rate[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y67_N1
cycloneiv_io_ibuf \HTRANS[1]~input (
	.i(HTRANS[1]),
	.ibar(gnd),
	.o(\HTRANS[1]~input_o ));
// synopsys translate_off
defparam \HTRANS[1]~input .bus_hold = "false";
defparam \HTRANS[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N15
cycloneiv_io_ibuf \ctrl_i[4]~input (
	.i(ctrl_i[4]),
	.ibar(gnd),
	.o(\ctrl_i[4]~input_o ));
// synopsys translate_off
defparam \ctrl_i[4]~input .bus_hold = "false";
defparam \ctrl_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y49_N15
cycloneiv_io_ibuf \ctrl_i[6]~input (
	.i(ctrl_i[6]),
	.ibar(gnd),
	.o(\ctrl_i[6]~input_o ));
// synopsys translate_off
defparam \ctrl_i[6]~input .bus_hold = "false";
defparam \ctrl_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y43_N1
cycloneiv_io_ibuf \UARTCLK~input (
	.i(UARTCLK),
	.ibar(gnd),
	.o(\UARTCLK~input_o ));
// synopsys translate_off
defparam \UARTCLK~input .bus_hold = "false";
defparam \UARTCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y49_N1
cycloneiv_io_ibuf \uart_mode_clk_sel~input (
	.i(uart_mode_clk_sel),
	.ibar(gnd),
	.o(\uart_mode_clk_sel~input_o ));
// synopsys translate_off
defparam \uart_mode_clk_sel~input .bus_hold = "false";
defparam \uart_mode_clk_sel~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y47_N8
cycloneiv_io_ibuf \number_data_receive[3]~input (
	.i(number_data_receive[3]),
	.ibar(gnd),
	.o(\number_data_receive[3]~input_o ));
// synopsys translate_off
defparam \number_data_receive[3]~input .bus_hold = "false";
defparam \number_data_receive[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y67_N22
cycloneiv_io_ibuf \state_isr[0]~input (
	.i(state_isr[0]),
	.ibar(gnd),
	.o(\state_isr[0]~input_o ));
// synopsys translate_off
defparam \state_isr[0]~input .bus_hold = "false";
defparam \state_isr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y67_N22
cycloneiv_io_ibuf \state_isr[1]~input (
	.i(state_isr[1]),
	.ibar(gnd),
	.o(\state_isr[1]~input_o ));
// synopsys translate_off
defparam \state_isr[1]~input .bus_hold = "false";
defparam \state_isr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y67_N1
cycloneiv_io_ibuf \HWDATA[4]~input (
	.i(HWDATA[4]),
	.ibar(gnd),
	.o(\HWDATA[4]~input_o ));
// synopsys translate_off
defparam \HWDATA[4]~input .bus_hold = "false";
defparam \HWDATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y67_N8
cycloneiv_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneiv_clkctrl \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ));
// synopsys translate_off
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl .clock_type = "global clock";
defparam \APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneiv_clkctrl \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl .clock_type = "global clock";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4]~feeder_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2]~feeder_combout  = \APB_UART_BLOCK|state_i [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|state_i [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3]~feeder_combout  = \APB_UART_BLOCK|state_i [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|state_i [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~feeder_combout  = \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|BAUD_RATE_DIVISOR_BLOCK|clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1]~feeder_combout  = \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7]~feeder_combout  = \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4]~feeder_combout  = \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|state_i[2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|state_i[2]~feeder_combout  = \state_isr[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_isr[0]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|state_i[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i[2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|state_i[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|state_i[3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|state_i[3]~feeder_combout  = \state_isr[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\state_isr[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|state_i[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i[3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|state_i[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X81_Y39_N9
cycloneiv_io_obuf \HREADYout~output (
	.i(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HREADYout~output_o ),
	.obar());
// synopsys translate_off
defparam \HREADYout~output .bus_hold = "false";
defparam \HREADYout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y67_N9
cycloneiv_io_obuf \HRESP[0]~output (
	.i(\AHB_APB_BRIDGE|HRESP [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRESP[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRESP[0]~output .bus_hold = "false";
defparam \HRESP[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N23
cycloneiv_io_obuf \HRESP[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRESP[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRESP[1]~output .bus_hold = "false";
defparam \HRESP[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y49_N9
cycloneiv_io_obuf \HRDATA[0]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[0]~output .bus_hold = "false";
defparam \HRDATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y67_N2
cycloneiv_io_obuf \HRDATA[1]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[1]~output .bus_hold = "false";
defparam \HRDATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y46_N16
cycloneiv_io_obuf \HRDATA[2]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[2]~output .bus_hold = "false";
defparam \HRDATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y25_N2
cycloneiv_io_obuf \HRDATA[3]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[3]~output .bus_hold = "false";
defparam \HRDATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y52_N9
cycloneiv_io_obuf \HRDATA[4]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[4]~output .bus_hold = "false";
defparam \HRDATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y52_N16
cycloneiv_io_obuf \HRDATA[5]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[5]~output .bus_hold = "false";
defparam \HRDATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y21_N2
cycloneiv_io_obuf \HRDATA[6]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[6]~output .bus_hold = "false";
defparam \HRDATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
cycloneiv_io_obuf \HRDATA[7]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[7]~output .bus_hold = "false";
defparam \HRDATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y41_N2
cycloneiv_io_obuf \HRDATA[8]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[8]~output .bus_hold = "false";
defparam \HRDATA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y67_N23
cycloneiv_io_obuf \HRDATA[9]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[9]~output .bus_hold = "false";
defparam \HRDATA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y17_N2
cycloneiv_io_obuf \HRDATA[10]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[10]~output .bus_hold = "false";
defparam \HRDATA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y16_N9
cycloneiv_io_obuf \HRDATA[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[11]~output .bus_hold = "false";
defparam \HRDATA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y44_N9
cycloneiv_io_obuf \HRDATA[12]~output (
	.i(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[12]~output .bus_hold = "false";
defparam \HRDATA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y67_N9
cycloneiv_io_obuf \HRDATA[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[13]~output .bus_hold = "false";
defparam \HRDATA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y67_N23
cycloneiv_io_obuf \HRDATA[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[14]~output .bus_hold = "false";
defparam \HRDATA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N23
cycloneiv_io_obuf \HRDATA[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[15]~output .bus_hold = "false";
defparam \HRDATA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y67_N23
cycloneiv_io_obuf \HRDATA[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[16]~output .bus_hold = "false";
defparam \HRDATA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneiv_io_obuf \HRDATA[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[17]~output .bus_hold = "false";
defparam \HRDATA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y59_N16
cycloneiv_io_obuf \HRDATA[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[18]~output .bus_hold = "false";
defparam \HRDATA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y7_N2
cycloneiv_io_obuf \HRDATA[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[19]~output .bus_hold = "false";
defparam \HRDATA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneiv_io_obuf \HRDATA[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[20]~output .bus_hold = "false";
defparam \HRDATA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y67_N23
cycloneiv_io_obuf \HRDATA[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[21]~output .bus_hold = "false";
defparam \HRDATA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y67_N9
cycloneiv_io_obuf \HRDATA[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[22]~output .bus_hold = "false";
defparam \HRDATA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y67_N2
cycloneiv_io_obuf \HRDATA[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[23]~output .bus_hold = "false";
defparam \HRDATA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneiv_io_obuf \HRDATA[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[24]~output .bus_hold = "false";
defparam \HRDATA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y11_N2
cycloneiv_io_obuf \HRDATA[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[25]~output .bus_hold = "false";
defparam \HRDATA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneiv_io_obuf \HRDATA[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[26]~output .bus_hold = "false";
defparam \HRDATA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneiv_io_obuf \HRDATA[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[27]~output .bus_hold = "false";
defparam \HRDATA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneiv_io_obuf \HRDATA[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[28]~output .bus_hold = "false";
defparam \HRDATA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y67_N2
cycloneiv_io_obuf \HRDATA[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[29]~output .bus_hold = "false";
defparam \HRDATA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N9
cycloneiv_io_obuf \HRDATA[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[30]~output .bus_hold = "false";
defparam \HRDATA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \HRDATA[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HRDATA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \HRDATA[31]~output .bus_hold = "false";
defparam \HRDATA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y67_N9
cycloneiv_io_obuf \UART_TXD~output (
	.i(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
cycloneiv_io_ibuf \HCLK~input (
	.i(HCLK),
	.ibar(gnd),
	.o(\HCLK~input_o ));
// synopsys translate_off
defparam \HCLK~input .bus_hold = "false";
defparam \HCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \HCLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\HCLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\HCLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \HCLK~inputclkctrl .clock_type = "global clock";
defparam \HCLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X81_Y42_N8
cycloneiv_io_ibuf \HSELABPif~input (
	.i(HSELABPif),
	.ibar(gnd),
	.o(\HSELABPif~input_o ));
// synopsys translate_off
defparam \HSELABPif~input .bus_hold = "false";
defparam \HSELABPif~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y67_N15
cycloneiv_io_ibuf \HREADYin~input (
	.i(HREADYin),
	.ibar(gnd),
	.o(\HREADYin~input_o ));
// synopsys translate_off
defparam \HREADYin~input .bus_hold = "false";
defparam \HREADYin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Valid~0 (
// Equation(s):
// \AHB_APB_BRIDGE|Valid~0_combout  = (\HTRANS[1]~input_o  & (\HSELABPif~input_o  & \HREADYin~input_o ))

	.dataa(\HTRANS[1]~input_o ),
	.datab(gnd),
	.datac(\HSELABPif~input_o ),
	.datad(\HREADYin~input_o ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Valid~0 .lut_mask = 16'hA000;
defparam \AHB_APB_BRIDGE|Valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y42_N1
cycloneiv_io_ibuf \HWRITE~input (
	.i(HWRITE),
	.ibar(gnd),
	.o(\HWRITE~input_o ));
// synopsys translate_off
defparam \HWRITE~input .bus_hold = "false";
defparam \HWRITE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
cycloneiv_io_ibuf \HRESETn~input (
	.i(HRESETn),
	.ibar(gnd),
	.o(\HRESETn~input_o ));
// synopsys translate_off
defparam \HRESETn~input .bus_hold = "false";
defparam \HRESETn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \HRESETn~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\HRESETn~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\HRESETn~inputclkctrl_outclk ));
// synopsys translate_off
defparam \HRESETn~inputclkctrl .clock_type = "global clock";
defparam \HRESETn~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X56_Y42_N11
dffeas \AHB_APB_BRIDGE|State_machine|HwriteReg (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HWRITE~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|HwriteReg .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|HwriteReg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|Selector3~1 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|Selector3~1_combout  = (\AHB_APB_BRIDGE|Valid~0_combout  & ((\AHB_APB_BRIDGE|State_machine|Selector3~0_combout ) # ((\AHB_APB_BRIDGE|State_machine|HwriteReg~q  & \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE~q ))))

	.dataa(\AHB_APB_BRIDGE|State_machine|Selector3~0_combout ),
	.datab(\AHB_APB_BRIDGE|Valid~0_combout ),
	.datac(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|Selector3~1 .lut_mask = 16'hC888;
defparam \AHB_APB_BRIDGE|State_machine|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|State_machine|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|Selector4~0 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|Selector4~0_combout  = (\AHB_APB_BRIDGE|Valid~0_combout  & ((\AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q ) # ((\AHB_APB_BRIDGE|State_machine|HwriteReg~q  & \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q 
// ))))

	.dataa(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.datab(\AHB_APB_BRIDGE|Valid~0_combout ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|Selector4~0 .lut_mask = 16'hC8C0;
defparam \AHB_APB_BRIDGE|State_machine|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~feeder (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~feeder_combout  = \AHB_APB_BRIDGE|State_machine|Selector4~0_combout 

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|State_machine|Selector4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~feeder .lut_mask = 16'hCCCC;
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N5
dffeas \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|Selector5~0 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|Selector5~0_combout  = (\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~q ) # ((\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~q  & \AHB_APB_BRIDGE|Valid~0_combout ))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITEP~q ),
	.datad(\AHB_APB_BRIDGE|Valid~0_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|Selector5~0 .lut_mask = 16'hFCF0;
defparam \AHB_APB_BRIDGE|State_machine|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N31
dffeas \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|State_machine|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|Selector2~0 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|Selector2~0_combout  = (!\AHB_APB_BRIDGE|Valid~0_combout  & ((\AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q ) # ((\AHB_APB_BRIDGE|State_machine|HwriteReg~q  & \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q 
// ))))

	.dataa(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.datab(\AHB_APB_BRIDGE|Valid~0_combout ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|Selector2~0 .lut_mask = 16'h3230;
defparam \AHB_APB_BRIDGE|State_machine|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~feeder (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~feeder_combout  = \AHB_APB_BRIDGE|State_machine|Selector2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|State_machine|Selector2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~feeder .lut_mask = 16'hF0F0;
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|next_state.ST_WENABLE~0 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|next_state.ST_WENABLE~0_combout  = (\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~q  & (((!\HREADYin~input_o ) # (!\HSELABPif~input_o )) # (!\HTRANS[1]~input_o )))

	.dataa(\HTRANS[1]~input_o ),
	.datab(\HSELABPif~input_o ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_WRITE~q ),
	.datad(\HREADYin~input_o ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|next_state.ST_WENABLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|next_state.ST_WENABLE~0 .lut_mask = 16'h70F0;
defparam \AHB_APB_BRIDGE|State_machine|next_state.ST_WENABLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N13
dffeas \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|State_machine|next_state.ST_WENABLE~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|Selector1~0 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|Selector1~0_combout  = (!\AHB_APB_BRIDGE|State_machine|HwriteReg~q  & \AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE~q )

	.dataa(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|Selector1~0 .lut_mask = 16'h5500;
defparam \AHB_APB_BRIDGE|State_machine|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|Selector1~1 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|Selector1~1_combout  = (\AHB_APB_BRIDGE|State_machine|Selector1~0_combout ) # ((!\HWRITE~input_o  & ((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ))))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datab(\AHB_APB_BRIDGE|State_machine|Selector1~0_combout ),
	.datac(\HWRITE~input_o ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|Selector1~1 .lut_mask = 16'hCFCD;
defparam \AHB_APB_BRIDGE|State_machine|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|Selector1~2 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|Selector1~2_combout  = (\AHB_APB_BRIDGE|State_machine|HwriteReg~q  & (\AHB_APB_BRIDGE|Valid~0_combout  & (\AHB_APB_BRIDGE|State_machine|Selector1~1_combout ))) # (!\AHB_APB_BRIDGE|State_machine|HwriteReg~q  & 
// ((\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q ) # ((\AHB_APB_BRIDGE|Valid~0_combout  & \AHB_APB_BRIDGE|State_machine|Selector1~1_combout ))))

	.dataa(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.datab(\AHB_APB_BRIDGE|Valid~0_combout ),
	.datac(\AHB_APB_BRIDGE|State_machine|Selector1~1_combout ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|Selector1~2 .lut_mask = 16'hD5C0;
defparam \AHB_APB_BRIDGE|State_machine|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N15
dffeas \AHB_APB_BRIDGE|State_machine|present_state.ST_READ (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|State_machine|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_READ .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_READ .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|Selector0~0 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|Selector0~0_combout  = (\AHB_APB_BRIDGE|Valid~0_combout ) # ((!\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE~q  & (!\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q  & 
// \AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLE~q ),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datad(\AHB_APB_BRIDGE|Valid~0_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|Selector0~0 .lut_mask = 16'hFF10;
defparam \AHB_APB_BRIDGE|State_machine|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|State_machine|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|WideOr5 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|WideOr5~combout  = (\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q  & (!\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q  & !\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|WideOr5 .lut_mask = 16'h000C;
defparam \AHB_APB_BRIDGE|State_machine|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneiv_lcell_comb \AHB_APB_BRIDGE|State_machine|WideOr0 (
// Equation(s):
// \AHB_APB_BRIDGE|State_machine|WideOr0~combout  = (!\AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q  & (\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q  & !\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q ))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q ),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_WENABLEP~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|WideOr0 .lut_mask = 16'h0044;
defparam \AHB_APB_BRIDGE|State_machine|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N5
dffeas \AHB_APB_BRIDGE|D_FF_PWRITE|Q (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|State_machine|WideOr5~combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWRITE|Q .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PWRITE|Q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y47_N1
cycloneiv_io_ibuf \stop_bit_twice~input (
	.i(stop_bit_twice),
	.ibar(gnd),
	.o(\stop_bit_twice~input_o ));
// synopsys translate_off
defparam \stop_bit_twice~input .bus_hold = "false";
defparam \stop_bit_twice~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y50_N8
cycloneiv_io_ibuf \number_data_trans[2]~input (
	.i(number_data_trans[2]),
	.ibar(gnd),
	.o(\number_data_trans[2]~input_o ));
// synopsys translate_off
defparam \number_data_trans[2]~input .bus_hold = "false";
defparam \number_data_trans[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y55_N1
cycloneiv_io_ibuf \number_data_trans[0]~input (
	.i(number_data_trans[0]),
	.ibar(gnd),
	.o(\number_data_trans[0]~input_o ));
// synopsys translate_off
defparam \number_data_trans[0]~input .bus_hold = "false";
defparam \number_data_trans[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y53_N1
cycloneiv_io_ibuf \number_data_trans[1]~input (
	.i(number_data_trans[1]),
	.ibar(gnd),
	.o(\number_data_trans[1]~input_o ));
// synopsys translate_off
defparam \number_data_trans[1]~input .bus_hold = "false";
defparam \number_data_trans[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0_combout  = (\number_data_trans[3]~input_o  & (!\number_data_trans[2]~input_o  & (!\number_data_trans[0]~input_o  & !\number_data_trans[1]~input_o )))

	.dataa(\number_data_trans[3]~input_o ),
	.datab(\number_data_trans[2]~input_o ),
	.datac(\number_data_trans[0]~input_o ),
	.datad(\number_data_trans[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0 .lut_mask = 16'h0002;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0_combout  = (\number_data_trans[3]~input_o  & (!\number_data_trans[2]~input_o  & (!\number_data_trans[0]~input_o  & !\number_data_trans[1]~input_o ))) # (!\number_data_trans[3]~input_o  & 
// (\number_data_trans[2]~input_o  & ((\number_data_trans[1]~input_o ))))

	.dataa(\number_data_trans[3]~input_o ),
	.datab(\number_data_trans[2]~input_o ),
	.datac(\number_data_trans[0]~input_o ),
	.datad(\number_data_trans[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0 .lut_mask = 16'h4402;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~feeder (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~feeder .lut_mask = 16'hFFFF;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y33_N17
dffeas \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneiv_clkctrl \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ));
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl .clock_type = "global clock";
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X81_Y44_N1
cycloneiv_io_ibuf \ctrl_i[0]~input (
	.i(ctrl_i[0]),
	.ibar(gnd),
	.o(\ctrl_i[0]~input_o ));
// synopsys translate_off
defparam \ctrl_i[0]~input .bus_hold = "false";
defparam \ctrl_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~30 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~30_combout  = \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2] $ (VCC)
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~31  = CARRY(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2])

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~30_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~31 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~30 .lut_mask = 16'h33CC;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y52_N1
cycloneiv_io_ibuf \HBURST[2]~input (
	.i(HBURST[2]),
	.ibar(gnd),
	.o(\HBURST[2]~input_o ));
// synopsys translate_off
defparam \HBURST[2]~input .bus_hold = "false";
defparam \HBURST[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~32 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~32_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~31 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~31 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~33  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~31 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~31 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~32_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~33 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~32 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~34 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~34_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~33  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~33  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~35  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~33 ))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[3]~33 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~34_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~35 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~34 .lut_mask = 16'hA50A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~36 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~36_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~35 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~35 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~37  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~35 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~35 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~36_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~37 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~36 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~38 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~38_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~37  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~37  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~39  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~37 ))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[5]~37 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~38_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~39 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~38 .lut_mask = 16'hA50A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91_combout  = (\HBURST[2]~input_o  & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2] & ((\HBURST[1]~input_o ) # (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6])))) # (!\HBURST[2]~input_o  
// & (\HBURST[1]~input_o  & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6])))

	.dataa(\HBURST[1]~input_o ),
	.datab(\HBURST[2]~input_o ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91 .lut_mask = 16'hE820;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91_combout  & ((\HBURST[0]~input_o  & ((\HBURST[2]~input_o ) # (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]))) # 
// (!\HBURST[0]~input_o  & (\HBURST[2]~input_o  $ (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4])))))

	.dataa(\HBURST[0]~input_o ),
	.datab(\HBURST[2]~input_o ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91_combout ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92 .lut_mask = 16'hE090;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95_combout  = (\HBURST[0]~input_o ) # ((!\HBURST[2]~input_o  & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91_combout  & \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4])))

	.dataa(\HBURST[0]~input_o ),
	.datab(\HBURST[2]~input_o ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~91_combout ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95 .lut_mask = 16'hBAAA;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6] & 
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3]),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0 .lut_mask = 16'h8000;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5] & ((\HBURST[0]~input_o ) # (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0_combout )))

	.dataa(\HBURST[0]~input_o ),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5]),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93 .lut_mask = 16'hCC88;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97_combout  = (\HBURST[2]~input_o  & ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94_combout  $ (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95_combout )) # 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93_combout ))) # (!\HBURST[2]~input_o  & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94_combout  & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95_combout )))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94_combout ),
	.datab(\HBURST[2]~input_o ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95_combout ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97 .lut_mask = 16'h94DC;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94_combout  & (((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95_combout  & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93_combout )) # (!\HBURST[2]~input_o ))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94_combout  & (((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95_combout ))))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~94_combout ),
	.datab(\HBURST[2]~input_o ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~95_combout ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~93_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96 .lut_mask = 16'h727A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92_combout  & (((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~90_combout  & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96_combout )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97_combout ))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92_combout  & 
// (((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97_combout  & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96_combout ))))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~90_combout ),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~92_combout ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~97_combout ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~96_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98 .lut_mask = 16'h0C8F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N3
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[2] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~0_combout  = (!\AHB_APB_BRIDGE|D_FF_PADDR|Q [3] & (\AHB_APB_BRIDGE|D_FF_PADDR|Q [2] $ (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q )))

	.dataa(\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]),
	.datab(\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~0 .lut_mask = 16'h1144;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2_combout  = (\HBURST[2]~input_o  & \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\HBURST[2]~input_o ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [0]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2 .lut_mask = 16'hF000;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y39_N1
cycloneiv_io_ibuf \HBURST[0]~input (
	.i(HBURST[0]),
	.ibar(gnd),
	.o(\HBURST[0]~input_o ));
// synopsys translate_off
defparam \HBURST[0]~input .bus_hold = "false";
defparam \HBURST[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [0] & (((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7] & \HBURST[0]~input_o )) # (!\HBURST[2]~input_o )))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7]),
	.datab(\HBURST[0]~input_o ),
	.datac(\HBURST[2]~input_o ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [0]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1 .lut_mask = 16'h8F00;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~3 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~3_combout  = (\HBURST[0]~input_o  & ((\HBURST[1]~input_o  & ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1_combout ))) # (!\HBURST[1]~input_o  & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2_combout )))) # 
// (!\HBURST[0]~input_o  & (((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2_combout  & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1_combout ))))

	.dataa(\HBURST[1]~input_o ),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~2_combout ),
	.datac(\HBURST[0]~input_o ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~1_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~3 .lut_mask = 16'hE04C;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4_combout  = (\HBURST[2]~input_o  & ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5]))) # (!\HBURST[2]~input_o  & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]))

	.dataa(gnd),
	.datab(\HBURST[2]~input_o ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4 .lut_mask = 16'hFC30;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~7 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~7_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5_combout  & ((\HBURST[0]~input_o ) # ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4_combout ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp 
// [6]))))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~5_combout ),
	.datab(\HBURST[0]~input_o ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~4_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~7 .lut_mask = 16'hAA8A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~0 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~0_combout  = (\HBURST[0]~input_o  & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2])) # (!\HBURST[0]~input_o  & ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0_combout )))

	.dataa(gnd),
	.datab(\HBURST[0]~input_o ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|always0~0_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~0 .lut_mask = 16'hF3C0;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~8 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~8_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~3_combout  & ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~6_combout  $ (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~7_combout )) # 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~0_combout ))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~3_combout  & (((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~7_combout ))))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~6_combout ),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~3_combout ),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~7_combout ),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~0_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~8 .lut_mask = 16'h78FC;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N27
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|Mux31~8_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[0] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N31
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[0] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PADDR|Q[5]~feeder (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PADDR|Q[5]~feeder_combout  = \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PADDR|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N21
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|D_FF_PADDR|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[5] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~40 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~40_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~39 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~39 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~41  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~39 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7]))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[6]~39 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~40_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~41 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~40 .lut_mask = 16'h5A5F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N5
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[7] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PADDR|Q[6]~feeder (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PADDR|Q[6]~feeder_combout  = \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PADDR|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|D_FF_PADDR|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[6] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout  = (!\AHB_APB_BRIDGE|D_FF_PADDR|Q [5] & (!\AHB_APB_BRIDGE|D_FF_PADDR|Q [7] & !\AHB_APB_BRIDGE|D_FF_PADDR|Q [6]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PADDR|Q [5]),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [7]),
	.datad(\AHB_APB_BRIDGE|D_FF_PADDR|Q [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0 .lut_mask = 16'h0003;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout  = (!\AHB_APB_BRIDGE|D_FF_PADDR|Q [4] & (!\AHB_APB_BRIDGE|D_FF_PADDR|Q [0] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ))

	.dataa(\AHB_APB_BRIDGE|D_FF_PADDR|Q [4]),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [0]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0 .lut_mask = 16'h0500;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~0_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~0_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~1 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N31
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_i[0]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~42 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~42_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [8] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~41  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [8] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~41  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~43  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [8] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~41 ))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[7]~41 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~42_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~43 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~42 .lut_mask = 16'hC30C;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~44 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~44_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [9] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~43 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [9] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~43 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~45  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~43 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [9]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[8]~43 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~44_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~45 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~44 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~46 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~46_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [10] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~45  & VCC)) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [10] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~45 ))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~47  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [10] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~45 ))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[9]~45 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~46_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~47 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~46 .lut_mask = 16'hC303;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~48 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~48_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [11] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~47 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [11] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~47 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~49  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~47 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [11]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~47 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~48_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~49 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~48 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~50 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~50_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [12] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~49  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [12] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~49  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~51  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [12] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~49 ))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[11]~49 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~50_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~51 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~50 .lut_mask = 16'hA50A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~52 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~52_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [13] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~51 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [13] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~51 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~53  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~51 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [13]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[12]~51 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~52_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~53 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~52 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N25
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~52_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~5 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~5_combout  = (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [8] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [12] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [9] & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [13])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [8]),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [12]),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [9]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [13]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~5 .lut_mask = 16'h0001;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~54 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~54_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [14] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~53  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [14] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~53  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~55  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [14] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~53 ))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[13]~53 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~54_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~55 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~54 .lut_mask = 16'hA50A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~56 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~56_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [15] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~55 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [15] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~55 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~57  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~55 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [15]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~55 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~56_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~57 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~56 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~56_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14]~54_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~58 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~58_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [16] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~57  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [16] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~57  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~59  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [16] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~57 ))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[15]~57 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~58_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~59 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~58 .lut_mask = 16'hA50A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~58_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~6 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~6_combout  = (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [17] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [15] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [14] & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [16])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [17]),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [15]),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [14]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [16]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~6 .lut_mask = 16'h0001;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~60 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~60_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [17] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~59 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [17] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~59 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~61  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~59 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [17]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[16]~59 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~60_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~61 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~60 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N1
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~60_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~62 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~62_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [18] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~61  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [18] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~61  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~63  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [18] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~61 ))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[17]~61 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~62_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~63 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~62 .lut_mask = 16'hC30C;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~62_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~64 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~64_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [19] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~63 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [19] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~63 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~65  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~63 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [19]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[18]~63 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~64_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~65 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~64 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N5
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19]~64_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~68 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~68_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [21] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~67 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [21] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~67 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~69  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~67 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [21]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[20]~67 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~68_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~69 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~68 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N9
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21]~68_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~74 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~74_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [24] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~73  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [24] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~73  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~75  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [24] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~73 ))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[23]~73 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~74_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~75 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~74 .lut_mask = 16'hC30C;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N15
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~74_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~76 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~76_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [25] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~75 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [25] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~75 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~77  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~75 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [25]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[24]~75 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~76_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~77 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~76 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N17
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~78 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~78_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [26] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~77  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [26] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~77  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~79  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [26] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~77 ))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[25]~77 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~78_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~79 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~78 .lut_mask = 16'hC30C;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N19
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [26]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~80 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~80_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [27] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~79 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [27] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~79 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~81  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~79 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [27]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[26]~79 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~80_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~81 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~80 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N21
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [27]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~84 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~84_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [29] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~83 )) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [29] & 
// ((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~83 ) # (GND)))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~85  = CARRY((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~83 ) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [29]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[28]~83 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~84_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~85 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~84 .lut_mask = 16'h3C3F;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~84_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [29]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~86 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~86_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [30] & (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~85  $ (GND))) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [30] & 
// (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~85  & VCC))
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~87  = CARRY((\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [30] & !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~85 ))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[29]~85 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~86_combout ),
	.cout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~87 ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~86 .lut_mask = 16'hA50A;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N27
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~86_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [30]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~0 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~0_combout  = (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [28] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [29] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [0] & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [30])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [28]),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [29]),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [0]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [30]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~0 .lut_mask = 16'h0001;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~2 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~2_combout  = (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3] & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [6]),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [5]),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [7]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~2 .lut_mask = 16'h0001;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~1 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~1_combout  = (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [31] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [27] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2] & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [26])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [31]),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [27]),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [2]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [26]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~1 .lut_mask = 16'h0002;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~4 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~4_combout  = (\AHB_APB_BRIDGE|Address_decode|Equal0~3_combout  & (\AHB_APB_BRIDGE|Address_decode|Equal0~0_combout  & (\AHB_APB_BRIDGE|Address_decode|Equal0~2_combout  & \AHB_APB_BRIDGE|Address_decode|Equal0~1_combout 
// )))

	.dataa(\AHB_APB_BRIDGE|Address_decode|Equal0~3_combout ),
	.datab(\AHB_APB_BRIDGE|Address_decode|Equal0~0_combout ),
	.datac(\AHB_APB_BRIDGE|Address_decode|Equal0~2_combout ),
	.datad(\AHB_APB_BRIDGE|Address_decode|Equal0~1_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~4 .lut_mask = 16'h8000;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|Equal0~9 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|Equal0~9_combout  = (\AHB_APB_BRIDGE|Address_decode|Equal0~8_combout  & (\AHB_APB_BRIDGE|Address_decode|Equal0~5_combout  & (\AHB_APB_BRIDGE|Address_decode|Equal0~6_combout  & \AHB_APB_BRIDGE|Address_decode|Equal0~4_combout 
// )))

	.dataa(\AHB_APB_BRIDGE|Address_decode|Equal0~8_combout ),
	.datab(\AHB_APB_BRIDGE|Address_decode|Equal0~5_combout ),
	.datac(\AHB_APB_BRIDGE|Address_decode|Equal0~6_combout ),
	.datad(\AHB_APB_BRIDGE|Address_decode|Equal0~4_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~9 .lut_mask = 16'h8000;
defparam \AHB_APB_BRIDGE|Address_decode|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneiv_lcell_comb \AHB_APB_BRIDGE|Address_decode|PSEL_en~0 (
// Equation(s):
// \AHB_APB_BRIDGE|Address_decode|PSEL_en~0_combout  = (!\AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q  & (!\AHB_APB_BRIDGE|Address_decode|Equal0~9_combout  & \AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_WWAIT~q ),
	.datab(\AHB_APB_BRIDGE|Address_decode|Equal0~9_combout ),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|Address_decode|PSEL_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|Address_decode|PSEL_en~0 .lut_mask = 16'h1100;
defparam \AHB_APB_BRIDGE|Address_decode|PSEL_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N5
dffeas \AHB_APB_BRIDGE|D_FF_PSELX|Q (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|Address_decode|PSEL_en~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PSELX|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PSELX|Q .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PSELX|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PADDR|Q[10]~0 (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PADDR|Q[10]~0_combout  = !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PADDR|Q[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[10]~0 .lut_mask = 16'h0F0F;
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|D_FF_PADDR|Q[10]~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[10] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[11] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [8]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[8] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0 (
// Equation(s):
// \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0_combout  = (!\AHB_APB_BRIDGE|D_FF_PADDR|Q [9] & (\AHB_APB_BRIDGE|D_FF_PADDR|Q [10] & (!\AHB_APB_BRIDGE|D_FF_PADDR|Q [11] & !\AHB_APB_BRIDGE|D_FF_PADDR|Q [8])))

	.dataa(\AHB_APB_BRIDGE|D_FF_PADDR|Q [9]),
	.datab(\AHB_APB_BRIDGE|D_FF_PADDR|Q [10]),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [11]),
	.datad(\AHB_APB_BRIDGE|D_FF_PADDR|Q [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0 .lut_mask = 16'h0004;
defparam \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer (
// Equation(s):
// \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~combout  = (\AHB_APB_BRIDGE|D_FF_PSELX|Q~q  & \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|D_FF_PSELX|Q~q ),
	.datad(\APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector0~0 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector0~0_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [0] & (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & 
// \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~combout )))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [0]),
	.datac(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datad(\APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector0~0 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190~combout  = (GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector0~0_combout ))) # 
// (!GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190~combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190~combout ),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PADDR|Q[3]~feeder (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PADDR|Q[3]~feeder_combout  = \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [3]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PADDR|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|D_FF_PADDR|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[3] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N13
dffeas \AHB_APB_BRIDGE|D_FF_PADDR|Q[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PADDR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[4] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PADDR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1_combout  = (\AHB_APB_BRIDGE|D_FF_PADDR|Q [0]) # ((\AHB_APB_BRIDGE|D_FF_PADDR|Q [4]) # ((\AHB_APB_BRIDGE|D_FF_PADDR|Q [3] & \AHB_APB_BRIDGE|D_FF_PADDR|Q [2])))

	.dataa(\AHB_APB_BRIDGE|D_FF_PADDR|Q [0]),
	.datab(\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]),
	.datad(\AHB_APB_BRIDGE|D_FF_PADDR|Q [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1 .lut_mask = 16'hFFEA;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1_combout ) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~0 .lut_mask = 16'hA0AA;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~14 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~14_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190~combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q )

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.TRANS_190~combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~14 .lut_mask = 16'hCC00;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~14_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout  = (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS~q ) # ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT~q  & 
// !\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q ))))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT~q ),
	.datab(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0 .lut_mask = 16'hCC08;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~0_combout  = !\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~0 .lut_mask = 16'h00FF;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~feeder (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~feeder_combout  = \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~0_combout 

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~feeder .lut_mask = 16'hCCCC;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~31 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~31_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q ) # ((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~q ) # ((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q  & !\stop_bit_twice~input_o 
// )))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~q ),
	.datad(\stop_bit_twice~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~31 .lut_mask = 16'hFCFE;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~32 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~32_combout  = ((!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~31_combout  & ((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ) # (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout )))) # 
// (!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q )

	.dataa(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~31_combout ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~32 .lut_mask = 16'h7775;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N19
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~32_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|Selector1~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|Selector1~0_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout  & !\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector1~0 .lut_mask = 16'h00F0;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N5
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~28 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~28_combout  = (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q  & (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q  & 
// \AHB_APB_BRIDGE|D_FF_PWRITE|Q~q )))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q ),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~28 .lut_mask = 16'h1000;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~29 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~29_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~28_combout  & !\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~28_combout ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~29 .lut_mask = 16'h00F0;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N9
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~29_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~25 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~25_combout  = (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~25 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N23
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~25_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~26 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~26_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1~q  & \AHB_APB_BRIDGE|D_FF_PWRITE|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1~q ),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~26 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N25
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~26_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~27 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~27_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q  & \AHB_APB_BRIDGE|D_FF_PWRITE|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q ),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~27 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N31
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA3 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~27_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA3 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~24 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~24_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA3~q  & \AHB_APB_BRIDGE|D_FF_PWRITE|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA3~q ),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~24 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N29
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~24_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~22 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~22_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0_combout  & (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q  & \AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr0~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q ),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~22 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N21
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~22_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~23 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~23_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0_combout  & (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q ))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|flag_trans_seventh_tx_state~0_combout ),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~23 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N19
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~23_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~33 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~33_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0_combout  & (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q  & \AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q ),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~33 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N15
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA7 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~33_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA7 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~0_combout ) # ((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA7~q ) # ((!\APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0_combout  & 
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q )))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~0_combout ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|Decoder0~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA7~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1 .lut_mask = 16'hFBFA;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~2 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~2_combout  = (\parity_bit_mode~input_o  & \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1_combout )

	.dataa(\parity_bit_mode~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~2 .lut_mask = 16'hAA00;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N29
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|Selector3~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|Selector3~0_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q ) # ((!\parity_bit_mode~input_o  & \APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1_combout ))

	.dataa(\parity_bit_mode~input_o ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector2~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector3~0 .lut_mask = 16'hDDCC;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N31
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FSM_BLOCK|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~30 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~30_combout  = (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & (\stop_bit_twice~input_o  & \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q ))

	.dataa(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datab(gnd),
	.datac(\stop_bit_twice~input_o ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~30 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N9
dffeas \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state~30_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~3 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~3_combout  = (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & ((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q ) # ((!\stop_bit_twice~input_o  & \APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q ))))

	.dataa(\stop_bit_twice~input_o ),
	.datab(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~3 .lut_mask = 16'hC4C0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1_combout  = (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q  & !\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1 .lut_mask = 16'h000F;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~5 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~5_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1] $ (VCC))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & 
// (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1] & VCC))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~6  = CARRY((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~5_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~6 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~5 .lut_mask = 16'h6688;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~0 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~0_combout  = (!\UART_RXD~input_o  & !\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q )

	.dataa(\UART_RXD~input_o ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~0 .lut_mask = 16'h0505;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~feeder (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~0_combout 

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~feeder .lut_mask = 16'hCCCC;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y67_N15
cycloneiv_io_ibuf \ctrl_i[1]~input (
	.i(ctrl_i[1]),
	.ibar(gnd),
	.o(\ctrl_i[1]~input_o ));
// synopsys translate_off
defparam \ctrl_i[1]~input .bus_hold = "false";
defparam \ctrl_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y43_N19
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ctrl_i[1]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector2~0 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector2~0_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q  & (!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [1] & 
// \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~combout )))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE~q ),
	.datab(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|ctrl [1]),
	.datad(\APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector2~0 .lut_mask = 16'h2000;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182~combout  = (GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector2~0_combout ))) # 
// (!GLOBAL(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ) & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182~combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182~combout ),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector2~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182 .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~16 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~16_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182~combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|next_state.READ_182~combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_run_flag~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~16 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N21
dffeas \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.READ (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state~16_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.READ .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0 (
// Equation(s):
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout  = (!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.READ~q ) # ((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT~q  & 
// !\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q ))))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT~q ),
	.datab(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|present_state.READ~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0 .lut_mask = 16'h3302;
defparam \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N11
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~0 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~0_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~q ) # ((!\UART_RXD~input_o  & !\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ))

	.dataa(\UART_RXD~input_o ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~q ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~0 .lut_mask = 16'hF0F5;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N17
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q ),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~0 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~0_combout  = (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q  & \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|sampling~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~0 .lut_mask = 16'h0F00;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N9
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~0_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~1 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~1_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & 
// !\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~1 .lut_mask = 16'h000C;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N17
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~1_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~0 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~0_combout  = (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout  & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q  & 
// (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] $ (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~0 .lut_mask = 16'h0440;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N31
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~2 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~2_combout  = (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout  & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q  & 
// (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout  $ (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~2 .lut_mask = 16'h1200;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N1
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~2_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~1 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~1_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3] $ (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & 
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~1 .lut_mask = 16'h7F80;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~3 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~3_combout  = (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout  & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q  & 
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~1_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~3 .lut_mask = 16'h3000;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N19
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count~3_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y50_N1
cycloneiv_io_ibuf \parity_bit_mode~input (
	.i(parity_bit_mode),
	.ibar(gnd),
	.o(\parity_bit_mode~input_o ));
// synopsys translate_off
defparam \parity_bit_mode~input .bus_hold = "false";
defparam \parity_bit_mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0_combout  $ (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] $ (\stop_bit_twice~input_o  $ (\parity_bit_mode~input_o )))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~0_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datac(\stop_bit_twice~input_o ),
	.datad(\parity_bit_mode~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3 .lut_mask = 16'h6996;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~5 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~5_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2_combout  
// $ (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3_combout ))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~5 .lut_mask = 16'h0804;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~4 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~4_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2_combout  & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] 
// & \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3_combout ))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2_combout  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3] & 
// (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & !\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3_combout )))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~2_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~4 .lut_mask = 16'h0810;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~1_combout  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & 
// (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~5_combout ))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~1_combout  & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & 
// ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~4_combout ))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~1_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~5_combout ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6 .lut_mask = 16'h6420;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~7 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~7_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q  & \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~7 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N1
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~7_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9_combout  = (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q 
//  & \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3])))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9 .lut_mask = 16'h1000;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10]~8 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10]~8_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9_combout  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q 
// )) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9_combout  & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [10]))))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & 
// (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [10]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [10]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10]~8 .lut_mask = 16'h72F0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N17
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10]~8_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9]~9 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9]~9_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [9])))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count 
// [0] & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9_combout  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q )) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9_combout  & 
// ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [9])))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [9]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9]~9 .lut_mask = 16'hB1F0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N3
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9]~9_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~10 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~10_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q  & !\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count 
// [3]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~10 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8]~10 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8]~10_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout  & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~10_combout  & 
// (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q )) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~10_combout  & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [8]))))) # 
// (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout  & (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [8]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [8]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8]~10 .lut_mask = 16'h72F0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N21
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8]~10_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~2 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~2_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [7]) # ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [10]) # ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [9]) # 
// (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [8])))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [7]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [10]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [9]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [8]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~2 .lut_mask = 16'hFFFE;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~3 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~3_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [11]) # (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~2_combout )

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~3 .lut_mask = 16'hFFAA;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4]~2 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4]~2_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~2_combout  & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg 
// [4])) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & ((!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ))))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~2_combout  & 
// (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [4]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~2_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [4]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4]~2 .lut_mask = 16'hD0F2;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N3
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4]~2_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0])

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0 .lut_mask = 16'h8888;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg~6 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg~6_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~7_combout  & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout  & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] 
// & !\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q )))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~7_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Add0~0_combout ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg~6 .lut_mask = 16'h0080;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N21
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q  & !\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3 .lut_mask = 16'h00F0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~4 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~4_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & 
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3_combout )))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~4 .lut_mask = 16'h0200;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3]~3 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3]~3_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~4_combout  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q )) # 
// (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~4_combout  & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [3])))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [3]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3]~3 .lut_mask = 16'h33F0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N9
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3]~3_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1]~5 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1]~5_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~6_combout  & ((!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ))) # 
// (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~6_combout  & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [1]))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~6_combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [1]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1]~5 .lut_mask = 16'h50FA;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N19
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1]~5_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~0 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~0_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [2]) # ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [0]) # ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [3]) # 
// (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [1])))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [2]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [0]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [3]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~0 .lut_mask = 16'hFFFE;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count 
// [3] & \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2])))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1 .lut_mask = 16'h0200;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5]~1 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5]~1_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [5])))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count 
// [1] & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1_combout  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q )) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1_combout  & 
// ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [5])))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [5]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5]~1 .lut_mask = 16'hB1F0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N3
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5]~1_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~1 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~1_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [6]) # ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [4]) # ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~0_combout ) # 
// (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [5])))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [6]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [4]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~1 .lut_mask = 16'hFFFE;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5] & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~3_combout ) # 
// (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~1_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~3_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4 .lut_mask = 16'h4440;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N21
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~5_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~7 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~7_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~6 )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~6 ) # (GND)))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~8  = CARRY((!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~6 ) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[1]~6 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~7_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~8 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~7 .lut_mask = 16'h5A5F;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~9 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~9_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~8  $ (GND))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3] & 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~8  & VCC))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~10  = CARRY((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3] & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~8 ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~8 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~9_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~10 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~9 .lut_mask = 16'hA50A;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5]~13 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5]~13_combout  = \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~12  $ (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5]),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[4]~12 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5]~13 .lut_mask = 16'hF00F;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y48_N29
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5]~13_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~feeder (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~feeder_combout  = \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~35_combout 

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~feeder .lut_mask = 16'hAAAA;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N29
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0]~15 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0]~15_combout  = \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout  $ (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0])

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0]~15 .lut_mask = 16'h5A5A;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N31
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0]~15_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~22 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~22_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1]) # (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0])

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~22 .lut_mask = 16'hFFCC;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N23
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2]~7_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N25
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3]~9_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~21 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~21_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4]) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5]) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2]) # 
// (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3])))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2]),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~21 .lut_mask = 16'hFFFE;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout  & (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~q  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~22_combout ) # 
// (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~21_combout ))))

	.dataa(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~22_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~21_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23 .lut_mask = 16'h2220;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0]~14 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0]~14_combout  = \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] $ (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23_combout  & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5_combout ) # 
// (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5])))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0]~14 .lut_mask = 16'h1EF0;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N25
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0]~14_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~6 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~6_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] $ (VCC))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [0] & VCC))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~7  = CARRY((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~6_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~7 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~6 .lut_mask = 16'h6688;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~8 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~8_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~7 )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~7 
// ) # (GND)))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~9  = CARRY((!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~7 ) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~7 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~8_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~9 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~8 .lut_mask = 16'h3C3F;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~10 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~10_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~9  $ (GND))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~9  & VCC))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~11  = CARRY((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~9 ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~9 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~10_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~11 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~10 .lut_mask = 16'hA50A;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y45_N11
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~10_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N7
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1]~6_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~0 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~0_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len 
// [1]))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2]) # ((!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~0 .lut_mask = 16'h4D44;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~1 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~1_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1] $ (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [1])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1] $ (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [1]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~1 .lut_mask = 16'h8421;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~2 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~2_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~1_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~2 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~4 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~4_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~0_combout ) # (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~2_combout )) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~0_combout ) # 
// (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~2_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~0_combout ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~4 .lut_mask = 16'hBBB2;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~4_combout ) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~4_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5 .lut_mask = 16'hAF0A;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3_combout  = (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23_combout  & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5]) # (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5_combout )))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [5]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3 .lut_mask = 16'hAA88;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N9
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2]~8_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4]~12 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4]~12_combout  = \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~11  $ (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[3]~11 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4]~12 .lut_mask = 16'h0FF0;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y45_N13
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4]~12_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|data_is_ready~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt[4] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl .clock_type = "global clock";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~8 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~8_combout  = (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3] & 
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q )))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~8_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~8 .lut_mask = 16'h4000;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11]~7 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11]~7_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~8_combout  & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg 
// [11]))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q )))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~8_combout  & 
// (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [11]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~8_combout ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [11]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11]~7 .lut_mask = 16'hF074;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N13
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11]~7_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [11]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11] .lut_mask = 16'hFA0A;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~4 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~4_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1] $ (VCC))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & 
// (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1] & VCC))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~5  = CARRY((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~4_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~5 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~4 .lut_mask = 16'h6688;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N9
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~4_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~6 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~6_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~5 )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~5 
// ) # (GND)))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~7  = CARRY((!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~5 ) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[1]~5 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~6_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~7 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~6 .lut_mask = 16'h5A5F;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~8 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~8_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~7  $ (GND))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~7  & VCC))
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~9  = CARRY((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~7 ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~7 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~8_combout ),
	.cout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~9 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~8 .lut_mask = 16'hA50A;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y48_N13
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~8_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout  = (\fifo_en[0]~input_o  & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout )

	.dataa(\fifo_en[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0 .lut_mask = 16'hAA00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1] & 
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9 .lut_mask = 16'h2000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10 .lut_mask = 16'h2200;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N11
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2]~6_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1] & 
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7 .lut_mask = 16'h1000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11 .lut_mask = 16'h2200;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][11]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][11]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][11]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~26 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~26_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][11]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][11]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][11]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~25_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~26_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~26 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout  = (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout  & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & 
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1])))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4]~10 (
// Equation(s):
// \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4]~10_combout  = \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] $ (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~9 )

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[3]~9 ),
	.combout(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4]~10 .lut_mask = 16'h3C3C;
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y48_N15
dffeas \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4]~10_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|always0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & 
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21 .lut_mask = 16'h4000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23 .lut_mask = 16'h3000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][11]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][11]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][11]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~33 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~33_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][11]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][11]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~32_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~33_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~33 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout  & 
// !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1])))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3 .lut_mask = 16'h0040;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & 
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1 .lut_mask = 16'h4000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~28 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~28_combout  = (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~27_combout  & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][11]~q ) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~27_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][11]~q  & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~27_combout ),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][11]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][11]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~28_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~28 .lut_mask = 16'hE4AA;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout  & 
// !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1])))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15 .lut_mask = 16'h0040;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2] & 
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|fifo_len [0]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [1]),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13 .lut_mask = 16'h0100;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][11]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][11]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~30 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~30_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][11]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][11]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][11]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][11]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~29_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~30_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~30 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~28_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~30_combout )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~28_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~30_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~34 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~34_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~33_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~26_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~26_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~33_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~31_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~34_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~34 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~45 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~45_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~34_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~44_combout ))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~44_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~34_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~45_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~45 .lut_mask = 16'hEE22;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y67_N22
cycloneiv_io_ibuf \fifo_en[0]~input (
	.i(fifo_en[0]),
	.ibar(gnd),
	.o(\fifo_en[0]~input_o ));
// synopsys translate_off
defparam \fifo_en[0]~input .bus_hold = "false";
defparam \fifo_en[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout  = (\HRESETn~input_o  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23_combout ) # (!\fifo_en[0]~input_o )))

	.dataa(gnd),
	.datab(\fifo_en[0]~input_o ),
	.datac(\HRESETn~input_o ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~23_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24 .lut_mask = 16'hF030;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[11] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~45_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout  & !\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0 .lut_mask = 16'h00F0;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N11
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [11]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [10]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [10]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40 .lut_mask = 16'h2200;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39 .lut_mask = 16'h2020;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][10]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][10]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][10]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~18 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~18_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][10]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][10]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][10]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~17_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~18 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25 .lut_mask = 16'h0500;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27 .lut_mask = 16'h1100;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][10]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][10]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~11 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~11_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][10]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][10]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][10]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~11 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36 .lut_mask = 16'h0030;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35 .lut_mask = 16'h1010;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][10]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][10]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~15 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~15_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][10]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][10]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][10]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~14_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~15 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~21_combout ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31 .lut_mask = 16'h2020;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][10]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][10]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~13 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~13_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][10]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][10]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][10]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~12_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~13 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~13_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~15_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~15_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~19 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~19_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~18_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~11_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~18_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~11_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~16_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~19 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~20 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~20_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~9_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~19_combout )))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~9_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~19_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~20 .lut_mask = 16'hBB88;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~20_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N15
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [10]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~29 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~29_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q  & (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10] & (\stop_bit_twice~input_o  & 
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout )))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q ),
	.datab(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10]),
	.datac(\stop_bit_twice~input_o ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~29 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N11
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~29_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N8
cycloneiv_io_ibuf \number_data_receive[0]~input (
	.i(number_data_receive[0]),
	.ibar(gnd),
	.o(\number_data_receive[0]~input_o ));
// synopsys translate_off
defparam \number_data_receive[0]~input .bus_hold = "false";
defparam \number_data_receive[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y46_N8
cycloneiv_io_ibuf \number_data_receive[2]~input (
	.i(number_data_receive[2]),
	.ibar(gnd),
	.o(\number_data_receive[2]~input_o ));
// synopsys translate_off
defparam \number_data_receive[2]~input .bus_hold = "false";
defparam \number_data_receive[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y56_N8
cycloneiv_io_ibuf \number_data_receive[1]~input (
	.i(number_data_receive[1]),
	.ibar(gnd),
	.o(\number_data_receive[1]~input_o ));
// synopsys translate_off
defparam \number_data_receive[1]~input .bus_hold = "false";
defparam \number_data_receive[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout  = (\number_data_receive[3]~input_o  & (!\number_data_receive[0]~input_o  & (!\number_data_receive[2]~input_o  & !\number_data_receive[1]~input_o ))) # (!\number_data_receive[3]~input_o  & 
// (((\number_data_receive[2]~input_o  & \number_data_receive[1]~input_o ))))

	.dataa(\number_data_receive[3]~input_o ),
	.datab(\number_data_receive[0]~input_o ),
	.datac(\number_data_receive[2]~input_o ),
	.datad(\number_data_receive[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0 .lut_mask = 16'h5002;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0_combout  = (\number_data_receive[3]~input_o  & (!\number_data_receive[0]~input_o  & (!\number_data_receive[2]~input_o  & !\number_data_receive[1]~input_o ))) # (!\number_data_receive[3]~input_o 
//  & (\number_data_receive[0]~input_o  & (\number_data_receive[2]~input_o  & \number_data_receive[1]~input_o )))

	.dataa(\number_data_receive[3]~input_o ),
	.datab(\number_data_receive[0]~input_o ),
	.datac(\number_data_receive[2]~input_o ),
	.datad(\number_data_receive[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0 .lut_mask = 16'h4002;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [0]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][0]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][0]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~240 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~240_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~239_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][0]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~240_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~240 .lut_mask = 16'hF858;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~9_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][0]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][0]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~238 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~238_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][0]~q ),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][0]~q ),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~237_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~238_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~238 .lut_mask = 16'hCFA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]) # (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~238_combout )))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~240_combout  & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~240_combout ),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~238_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241 .lut_mask = 16'hAEA4;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][0]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][0]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~243 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~243_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][0]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][0]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~242_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~243_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~243 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~244 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~244_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~243_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~236_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~236_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~241_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~243_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~244_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~244 .lut_mask = 16'hF838;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~19_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28 .lut_mask = 16'h1100;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][0]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][0]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][0]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~246 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~246_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][0]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][0]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][0]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~245_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~246_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~246 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][0]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][0]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][0]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~253 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~253_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][0]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][0]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~252_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~253_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~253 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33 .lut_mask = 16'h1100;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34 .lut_mask = 16'h1100;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][0]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][0]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~250 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~250_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][0]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][0]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][0]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][0]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~249_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~250_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~250 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][0]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][0]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][0]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~248 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~248_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][0]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][0]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~247_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~248_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~248 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]) # ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~248_combout )))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~250_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~250_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~248_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~254 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~254_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~253_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~246_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~246_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~253_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~251_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~254_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~254 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~255 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~255_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~244_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~254_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~244_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~254_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~255_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~255 .lut_mask = 16'hDD88;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~255_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N19
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~36 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~36_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout  & (((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [0] & \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q )) # 
// (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~q )))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.IDLE~q ),
	.datab(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [0]),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~36 .lut_mask = 16'hD500;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N5
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~36_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~38 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~38_combout  = (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q  & (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q  & (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q  & 
// !\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [0])))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q ),
	.datad(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~38 .lut_mask = 16'h0010;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout  = (!\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout  & (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q  & (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~38_combout  & 
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout )))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~38_combout ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39 .lut_mask = 16'h1000;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~43 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~43_combout  = (!\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout  & (\APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0_combout  & \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0_combout ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~43_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~43 .lut_mask = 16'h3000;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N15
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_7 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~43_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_7 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40_combout  = (\number_data_receive[3]~input_o  & (!\number_data_receive[0]~input_o  & (!\number_data_receive[2]~input_o  & !\number_data_receive[1]~input_o )))

	.dataa(\number_data_receive[3]~input_o ),
	.datab(\number_data_receive[0]~input_o ),
	.datac(\number_data_receive[2]~input_o ),
	.datad(\number_data_receive[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40 .lut_mask = 16'h0002;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~41 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~41_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout  & (!\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout  & (!\APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0_combout  & 
// !\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40_combout )))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0_combout ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~41 .lut_mask = 16'h0002;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N31
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~41_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~44 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~44_combout  = (!\APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0_combout  & (!\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout  & (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40_combout  & 
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout )))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|flag_received_seventh_tx_state~0_combout ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr0~0_combout ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~40_combout ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~39_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~44_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~44 .lut_mask = 16'h1000;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N25
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_8 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~44_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_8 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6~q ) # ((\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_7~q ) # ((\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5~q ) # 
// (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_8~q )))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_6~q ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_7~q ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_5~q ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.DATA_IS_8~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0 .lut_mask = 16'hFFFE;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~37 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~37_combout  = (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3_combout  & (\parity_bit_mode~input_o  & (\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout  & 
// \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout )))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3_combout ),
	.datab(\parity_bit_mode~input_o ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~37 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N27
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~37_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [5]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30 .lut_mask = 16'h2200;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][5]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][5]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][5]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~141 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~141_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][5]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][5]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][5]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~140_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~141_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~141 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][5]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][5]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][5]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~143 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~143_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][5]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][5]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][5]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~142_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~143_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~143 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][5]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][5]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][5]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][5]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~145 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~145_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][5]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][5]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][5]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~144_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~145_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~145 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~143_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~145_combout )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~143_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~145_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~149 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~149_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~148_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~141_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~148_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~141_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~146_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~149_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~149 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][5]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][5]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][5]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~138 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~138_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][5]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][5]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][5]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~137_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~138_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~138 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][5]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][5]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][5]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~135 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~135_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][5]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][5]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][5]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~134_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~135_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~135 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout  = (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~3_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5 .lut_mask = 16'h0088;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][5]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][5]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][5]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~133 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~133_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][5]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][5]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][5]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~132_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~133_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~133 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~133_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~135_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~135_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~133_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~139 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~139_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~138_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~131_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~131_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~138_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~136_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~139_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~139 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~150 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~150_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~139_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~149_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~149_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~139_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~150_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~150 .lut_mask = 16'hEE44;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~150_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N11
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7]~11 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7]~11_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1_combout  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q 
// )) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1_combout  & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [7]))))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & 
// (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [7]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [7]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7]~11 .lut_mask = 16'h72F0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N7
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7]~11_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [7]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7] .lut_mask = 16'hFA0A;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout  = (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout  & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26 .lut_mask = 16'h0022;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~101 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~101_combout  = (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~100_combout  & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][7]~q ) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~100_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~q  & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~100_combout ),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][7]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][7]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~101_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~101 .lut_mask = 16'hE4AA;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][7]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][7]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][7]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][7]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~103 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~103_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][7]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][7]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~102_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~103_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~103 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~101_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~103_combout )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~101_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~103_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38 .lut_mask = 16'h2200;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][7]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][7]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][7]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~106 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~106_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][7]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][7]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][7]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~105_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~106_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~106 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][7]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][7]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][7]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~99 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~99_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][7]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][7]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][7]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~98_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~99_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~99 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~107 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~107_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~106_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~99_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~104_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~106_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~99_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~107_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~107 .lut_mask = 16'hE6C4;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][7]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][7]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][7]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~89 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~89_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][7]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][7]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][7]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~88_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~89_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~89 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][7]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][7]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][7]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~96 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~96_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][7]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][7]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][7]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~95_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~96_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~96 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][7]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][7]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][7]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~93 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~93_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][7]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][7]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][7]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][7]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~92_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~93_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~93 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][7]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][7]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][7]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~91 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~91_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][7]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][7]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][7]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~90_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~91_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~91 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~91_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~93_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~93_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~91_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~97 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~97_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~96_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~89_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~89_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~96_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~94_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~97_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~97 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~108 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~108_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~97_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~107_combout ))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~107_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~97_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~108_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~108 .lut_mask = 16'hEE44;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~108_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N7
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~0 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~0_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1] & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3] & 
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q )))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [2]),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [1]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [3]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|start_bit_detected~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~0 .lut_mask = 16'h0200;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6]~0 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6]~0_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~0_combout  & (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q 
// )) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~0_combout  & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [6]))))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & 
// (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [6]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [6]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6]~0 .lut_mask = 16'h74F0;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N15
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6]~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [6]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6] .lut_mask = 16'hFA0A;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][6]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][6]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~114 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~114_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][6]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~113_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~114_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~114 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y45_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y45_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][6]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][6]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~112 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~112_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][6]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][6]~q ),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][6]~q ),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~111_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~112_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~112 .lut_mask = 16'hCFA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]) # ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~112_combout )))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~114_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~114_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~112_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][6]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][6]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~110 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~110_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][6]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][6]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~109_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~110_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~110 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~118 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~118_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~117_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~110_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~117_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~115_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~110_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~118_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~118 .lut_mask = 16'hBCB0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][6]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][6]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][6]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~127 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~127_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][6]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][6]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~126_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~127_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~127 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][6]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][6]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][6]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~120 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~120_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][6]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][6]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~119_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~120_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~120 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][6]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][6]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][6]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~122 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~122_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][6]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][6]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][6]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~121_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~122_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~122 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][6]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][6]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~124 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~124_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][6]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][6]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][6]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~123_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~124_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~124 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~122_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~124_combout )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~122_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~124_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~128 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~128_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~127_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~120_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~127_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~120_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~125_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~128_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~128 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~129 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~129_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~118_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~128_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~118_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~128_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~129_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~129 .lut_mask = 16'hDD88;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~129_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~0_combout  = \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [8] $ (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [5] $ (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [7] $ 
// (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [6])))

	.dataa(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [8]),
	.datab(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [5]),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [7]),
	.datad(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~0 .lut_mask = 16'h6996;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [9]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9] .lut_mask = 16'hFA0A;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][9]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][9]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~47 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~47_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][9]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][9]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~46_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~47_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~47 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][9]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][9]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][9]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~54 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~54_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][9]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][9]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][9]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~53_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~54_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~54 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][9]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][9]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~51 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~51_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][9]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][9]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][9]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][9]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~50_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~51_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~51 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][9]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][9]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][9]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~49 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~49_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][9]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][9]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~48_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~49_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~49 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~49_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~51_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~51_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~49_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~55 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~55_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~54_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~47_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~47_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~54_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~52_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~55_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~55 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][9]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][9]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~64 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~64_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][9]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][9]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~63_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~64_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~64 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][9]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][9]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~61 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~61_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][9]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][9]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][9]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~60_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~61_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~61 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][9]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][9]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][9]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~59 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~59_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][9]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][9]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][9]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~58_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~59_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~59 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~59_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~61_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~61_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~59_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~65 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~65_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~64_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~57_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~57_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~64_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~62_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~65_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~65 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~66 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~66_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~55_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~65_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~55_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~65_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~66_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~66 .lut_mask = 16'hDD88;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y48_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~66_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [9]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]~feeder (
// Equation(s):
// \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]~feeder_combout  = \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [4]

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]~feeder .lut_mask = 16'hAAAA;
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [1]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N3
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][1]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][1]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~232 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~232_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][1]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][1]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~231_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~232_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~232 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][1]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][1]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][1]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~225 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~225_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][1]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][1]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][1]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~224_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~225_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~225 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][1]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][1]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][1]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~229 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~229_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][1]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][1]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][1]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~228_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~229_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~229 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][1]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][1]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][1]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~227 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~227_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][1]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][1]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][1]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~226_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~227_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~227 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~227_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~229_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~229_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~227_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~233 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~233_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~232_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~225_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~232_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~225_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~230_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~233_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~233 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~234 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~234_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~223_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~233_combout )))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~223_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~233_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~234_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~234 .lut_mask = 16'hBB88;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~234_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]~feeder_combout  = \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [1]

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]~feeder .lut_mask = 16'hCCCC;
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N31
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2]~4 (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2]~4_combout  = (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~5_combout  & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & ((!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q 
// ))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0] & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [2])))) # (!\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~5_combout  & 
// (((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [2]))))

	.dataa(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|Decoder1~5_combout ),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|bit_count [0]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [2]),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|prev_rx~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2]~4 .lut_mask = 16'h70F8;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N7
dffeas \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2]~4_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [2]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][2]~q )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][2]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][2]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193 .lut_mask = 16'hEE50;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~194 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~194_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][2]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][2]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][2]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~193_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~194_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~194 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N13
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N23
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][2]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][2]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][2]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~201 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~201_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][2]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][2]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][2]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~200_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~201_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~201 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][2]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][2]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][2]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~198 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~198_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][2]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][2]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][2]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~197_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~198_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~198 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y48_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~7_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y48_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N7
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][2]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[22][2]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[18][2]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~196 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~196_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][2]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[26][2]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[30][2]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~195_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~196_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~196 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~196_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~198_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~198_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~196_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~202 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~202_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~201_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~194_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~194_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~201_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~199_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~202_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~202 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N19
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][2]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[13][2]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[12][2]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~211 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~211_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][2]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[15][2]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[14][2]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~210_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~211_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~211 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][2]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[5][2]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[4][2]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~204 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~204_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][2]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[6][2]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[7][2]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~203_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~204_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~204 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y46_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][2]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[2][2]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[0][2]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~208 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~208_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][2]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[1][2]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[3][2]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~207_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~208_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~208 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N29
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N27
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][2]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[10][2]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[8][2]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205 .lut_mask = 16'hCCB8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~206 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~206_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~q )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][2]~q ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[11][2]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[9][2]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~205_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~206_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~206 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~206_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~208_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~208_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~206_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~212 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~212_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~211_combout )) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~204_combout ))))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~211_combout ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~204_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~209_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~212_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~212 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~213 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~213_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~202_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~212_combout )))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~202_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~212_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~213_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~213 .lut_mask = 16'hDD88;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~213_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]~feeder_combout  = \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [2]

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]~feeder .lut_mask = 16'hCCCC;
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~1 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~1_combout  = \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [3] $ (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [4] $ (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [1] $ 
// (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [2])))

	.dataa(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [3]),
	.datab(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [4]),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [1]),
	.datad(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~1 .lut_mask = 16'h6996;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0_combout  = \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [9] $ (((\parity_bit_mode~input_o  & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~0_combout  $ 
// (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~1_combout )))))

	.dataa(\parity_bit_mode~input_o ),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [9]),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0 .lut_mask = 16'hD278;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~30 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~30_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q  & (((!\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout  & !\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0_combout )))) # 
// (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q  & (!\parity_bit_mode~input_o  & (\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout )))

	.dataa(\parity_bit_mode~input_o ),
	.datab(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q ),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|always1~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~30 .lut_mask = 16'h101C;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~31 (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~31_combout  = (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1_combout  & (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout  & \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~30_combout ))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1_combout ),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector10~0_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~30_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~31 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0 (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~combout ),
	.d(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state~31_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0 .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~0_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q  & !\stop_bit_twice~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q ),
	.datad(\stop_bit_twice~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~0 .lut_mask = 16'h00F0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~1_combout  = (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10] & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~0_combout ) # ((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [11] & 
// \APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q )))) # (!\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10] & (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [11] & (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q )))

	.dataa(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10]),
	.datab(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [11]),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~1 .lut_mask = 16'hEAC0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout  & (((!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~1_combout )) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1_combout ))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout  & (!\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~1_combout ))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ),
	.datab(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~2 .lut_mask = 16'h3B0A;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~4 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~4_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~2_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~3_combout  & 
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1_combout ))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~3_combout ),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~4 .lut_mask = 16'hAA80;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N21
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~4_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N25
dffeas \AHB_APB_BRIDGE|State_machine|HREADYout (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PREADY~q ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|HREADYout .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|State_machine|HREADYout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneiv_lcell_comb \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31]~88 (
// Equation(s):
// \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31]~88_combout  = \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~87  $ (\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [31]),
	.cin(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[30]~87 ),
	.combout(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31]~88 .lut_mask = 16'h0FF0;
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y41_N29
dffeas \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31]~88_combout ),
	.asdata(\~GND~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[10]~98_combout ),
	.ena(\AHB_APB_BRIDGE|State_machine|HREADYout~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [31]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneiv_lcell_comb \AHB_APB_BRIDGE|always0~0 (
// Equation(s):
// \AHB_APB_BRIDGE|always0~0_combout  = (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [28] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [29] & (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [31] & 
// !\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [30])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [28]),
	.datab(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [29]),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [31]),
	.datad(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [30]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|always0~0 .lut_mask = 16'h0001;
defparam \AHB_APB_BRIDGE|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneiv_lcell_comb \AHB_APB_BRIDGE|always0~1 (
// Equation(s):
// \AHB_APB_BRIDGE|always0~1_combout  = (\AHB_APB_BRIDGE|always0~0_combout  & ((!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [27]) # (!\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [26])))

	.dataa(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [26]),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|ENCODER_METHOD_ADDRESS|HADDR_temp [27]),
	.datad(\AHB_APB_BRIDGE|always0~0_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|always0~1 .lut_mask = 16'h5F00;
defparam \AHB_APB_BRIDGE|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \AHB_APB_BRIDGE|HRESP[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|always0~1_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|HRESP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|HRESP[0] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|HRESP[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y19_N1
cycloneiv_io_ibuf \desired_baud_rate[8]~input (
	.i(desired_baud_rate[8]),
	.ibar(gnd),
	.o(\desired_baud_rate[8]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[8]~input .bus_hold = "false";
defparam \desired_baud_rate[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y19_N8
cycloneiv_io_ibuf \desired_baud_rate[14]~input (
	.i(desired_baud_rate[14]),
	.ibar(gnd),
	.o(\desired_baud_rate[14]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[14]~input .bus_hold = "false";
defparam \desired_baud_rate[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y67_N8
cycloneiv_io_ibuf \desired_baud_rate[10]~input (
	.i(desired_baud_rate[10]),
	.ibar(gnd),
	.o(\desired_baud_rate[10]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[10]~input .bus_hold = "false";
defparam \desired_baud_rate[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0_combout  = (\desired_baud_rate[12]~input_o  & (!\desired_baud_rate[8]~input_o  & (\desired_baud_rate[14]~input_o  & !\desired_baud_rate[10]~input_o )))

	.dataa(\desired_baud_rate[12]~input_o ),
	.datab(\desired_baud_rate[8]~input_o ),
	.datac(\desired_baud_rate[14]~input_o ),
	.datad(\desired_baud_rate[10]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0 .lut_mask = 16'h0020;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
cycloneiv_io_ibuf \desired_baud_rate[1]~input (
	.i(desired_baud_rate[1]),
	.ibar(gnd),
	.o(\desired_baud_rate[1]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[1]~input .bus_hold = "false";
defparam \desired_baud_rate[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneiv_io_ibuf \desired_baud_rate[0]~input (
	.i(desired_baud_rate[0]),
	.ibar(gnd),
	.o(\desired_baud_rate[0]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[0]~input .bus_hold = "false";
defparam \desired_baud_rate[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N1
cycloneiv_io_ibuf \desired_baud_rate[2]~input (
	.i(desired_baud_rate[2]),
	.ibar(gnd),
	.o(\desired_baud_rate[2]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[2]~input .bus_hold = "false";
defparam \desired_baud_rate[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout  = (!\desired_baud_rate[5]~input_o  & (!\desired_baud_rate[1]~input_o  & (!\desired_baud_rate[0]~input_o  & !\desired_baud_rate[2]~input_o )))

	.dataa(\desired_baud_rate[5]~input_o ),
	.datab(\desired_baud_rate[1]~input_o ),
	.datac(\desired_baud_rate[0]~input_o ),
	.datad(\desired_baud_rate[2]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2 .lut_mask = 16'h0001;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y20_N8
cycloneiv_io_ibuf \desired_baud_rate[4]~input (
	.i(desired_baud_rate[4]),
	.ibar(gnd),
	.o(\desired_baud_rate[4]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[4]~input .bus_hold = "false";
defparam \desired_baud_rate[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y25_N8
cycloneiv_io_ibuf \desired_baud_rate[3]~input (
	.i(desired_baud_rate[3]),
	.ibar(gnd),
	.o(\desired_baud_rate[3]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[3]~input .bus_hold = "false";
defparam \desired_baud_rate[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~7 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~7_combout  = (\desired_baud_rate[4]~input_o  & \desired_baud_rate[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\desired_baud_rate[4]~input_o ),
	.datad(\desired_baud_rate[3]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~7 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y25_N15
cycloneiv_io_ibuf \desired_baud_rate[7]~input (
	.i(desired_baud_rate[7]),
	.ibar(gnd),
	.o(\desired_baud_rate[7]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[7]~input .bus_hold = "false";
defparam \desired_baud_rate[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y17_N8
cycloneiv_io_ibuf \desired_baud_rate[19]~input (
	.i(desired_baud_rate[19]),
	.ibar(gnd),
	.o(\desired_baud_rate[19]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[19]~input .bus_hold = "false";
defparam \desired_baud_rate[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneiv_io_ibuf \desired_baud_rate[18]~input (
	.i(desired_baud_rate[18]),
	.ibar(gnd),
	.o(\desired_baud_rate[18]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[18]~input .bus_hold = "false";
defparam \desired_baud_rate[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~6 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~6_combout  = (!\desired_baud_rate[12]~input_o  & (!\desired_baud_rate[7]~input_o  & (!\desired_baud_rate[19]~input_o  & !\desired_baud_rate[18]~input_o )))

	.dataa(\desired_baud_rate[12]~input_o ),
	.datab(\desired_baud_rate[7]~input_o ),
	.datac(\desired_baud_rate[19]~input_o ),
	.datad(\desired_baud_rate[18]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~6 .lut_mask = 16'h0001;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~7_combout  & 
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~6_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~7_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~0_combout  = (!\desired_baud_rate[4]~input_o  & !\desired_baud_rate[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\desired_baud_rate[4]~input_o ),
	.datad(\desired_baud_rate[3]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~0 .lut_mask = 16'h000F;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y16_N1
cycloneiv_io_ibuf \desired_baud_rate[6]~input (
	.i(desired_baud_rate[6]),
	.ibar(gnd),
	.o(\desired_baud_rate[6]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[6]~input .bus_hold = "false";
defparam \desired_baud_rate[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~0_combout  & (!\desired_baud_rate[6]~input_o  & 
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~0_combout ),
	.datac(\desired_baud_rate[6]~input_o ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0 .lut_mask = 16'h0800;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y23_N8
cycloneiv_io_ibuf \desired_baud_rate[15]~input (
	.i(desired_baud_rate[15]),
	.ibar(gnd),
	.o(\desired_baud_rate[15]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[15]~input .bus_hold = "false";
defparam \desired_baud_rate[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0_combout  & (\desired_baud_rate[7]~input_o  & !\desired_baud_rate[15]~input_o )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0_combout ),
	.datac(\desired_baud_rate[7]~input_o ),
	.datad(\desired_baud_rate[15]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2 .lut_mask = 16'h0080;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout  = (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout  & ((!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2_combout ) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0_combout )))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0 .lut_mask = 16'h030F;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y34_N15
cycloneiv_io_ibuf \desired_baud_rate[11]~input (
	.i(desired_baud_rate[11]),
	.ibar(gnd),
	.o(\desired_baud_rate[11]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[11]~input .bus_hold = "false";
defparam \desired_baud_rate[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y20_N1
cycloneiv_io_ibuf \desired_baud_rate[17]~input (
	.i(desired_baud_rate[17]),
	.ibar(gnd),
	.o(\desired_baud_rate[17]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[17]~input .bus_hold = "false";
defparam \desired_baud_rate[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0_combout  = (\desired_baud_rate[9]~input_o  & (!\desired_baud_rate[15]~input_o  & (!\desired_baud_rate[10]~input_o  & !\desired_baud_rate[17]~input_o )))

	.dataa(\desired_baud_rate[9]~input_o ),
	.datab(\desired_baud_rate[15]~input_o ),
	.datac(\desired_baud_rate[10]~input_o ),
	.datad(\desired_baud_rate[17]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0 .lut_mask = 16'h0002;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y34_N22
cycloneiv_io_ibuf \desired_baud_rate[16]~input (
	.i(desired_baud_rate[16]),
	.ibar(gnd),
	.o(\desired_baud_rate[16]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[16]~input .bus_hold = "false";
defparam \desired_baud_rate[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y26_N1
cycloneiv_io_ibuf \desired_baud_rate[13]~input (
	.i(desired_baud_rate[13]),
	.ibar(gnd),
	.o(\desired_baud_rate[13]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[13]~input .bus_hold = "false";
defparam \desired_baud_rate[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0_combout  & (!\desired_baud_rate[16]~input_o  & !\desired_baud_rate[13]~input_o ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~0_combout ),
	.datac(\desired_baud_rate[16]~input_o ),
	.datad(\desired_baud_rate[13]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~1 .lut_mask = 16'h000C;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1_combout  & (\desired_baud_rate[11]~input_o  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~1_combout  & 
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1_combout ),
	.datab(\desired_baud_rate[11]~input_o ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~1_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~0_combout  = (!\desired_baud_rate[10]~input_o  & \desired_baud_rate[15]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\desired_baud_rate[10]~input_o ),
	.datad(\desired_baud_rate[15]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~0 .lut_mask = 16'h0F00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~0_combout  = (!\desired_baud_rate[9]~input_o  & (!\desired_baud_rate[11]~input_o  & (!\desired_baud_rate[16]~input_o  & \desired_baud_rate[13]~input_o )))

	.dataa(\desired_baud_rate[9]~input_o ),
	.datab(\desired_baud_rate[11]~input_o ),
	.datac(\desired_baud_rate[16]~input_o ),
	.datad(\desired_baud_rate[13]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~0 .lut_mask = 16'h0100;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~0_combout  & !\desired_baud_rate[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~0_combout ),
	.datad(\desired_baud_rate[17]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1 .lut_mask = 16'h00F0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~0_combout  & 
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~1_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~0_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr6~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr6~0_combout  = (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout  & (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2_combout  & 
// !\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr6~0 .lut_mask = 16'h0004;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  = (\AHB_APB_BRIDGE|D_FF_PADDR|Q [4]) # ((\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]) # ((\AHB_APB_BRIDGE|D_FF_PADDR|Q [0]) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout )))

	.dataa(\AHB_APB_BRIDGE|D_FF_PADDR|Q [4]),
	.datab(\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [0]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12 .lut_mask = 16'hFEFF;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|state_i~1 (
// Equation(s):
// \APB_UART_BLOCK|state_i~1_combout  = (\APB_UART_BLOCK|state_i~0_combout  & \APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2])

	.dataa(\APB_UART_BLOCK|state_i~0_combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|wrcnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|state_i~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i~1 .lut_mask = 16'hA0A0;
defparam \APB_UART_BLOCK|state_i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~4 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~4_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] $ (VCC))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & 
// (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & VCC))
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~5  = CARRY((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~4_combout ),
	.cout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~5 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~4 .lut_mask = 16'h6688;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y67_N15
cycloneiv_io_ibuf \fifo_en[1]~input (
	.i(fifo_en[1]),
	.ibar(gnd),
	.o(\fifo_en[1]~input_o ));
// synopsys translate_off
defparam \fifo_en[1]~input .bus_hold = "false";
defparam \fifo_en[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10_combout  = (\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q  & \fifo_en[1]~input_o ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ),
	.datad(\fifo_en[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~4_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~6 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~6_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~5 )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~5 ) # (GND)))
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~7  = CARRY((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~5 ) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[1]~5 ),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~6_combout ),
	.cout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~7 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~6 .lut_mask = 16'h3C3F;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y43_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~6_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~8 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~8_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~7  $ (GND))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~7  & VCC))
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~9  = CARRY((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~7 ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[2]~7 ),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~8_combout ),
	.cout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~9 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~8 .lut_mask = 16'hC30C;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y43_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~8_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~12 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~12_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] $ (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~9 )

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[3]~9 ),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~12 .lut_mask = 16'h5A5A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y43_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~12_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|state_i~2 (
// Equation(s):
// \APB_UART_BLOCK|state_i~2_combout  = (\APB_UART_BLOCK|Equal0~0_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]) # ((\APB_UART_BLOCK|state_i~1_combout  & \APB_UART_BLOCK|state_i [0])))) # (!\APB_UART_BLOCK|Equal0~0_combout  & 
// (\APB_UART_BLOCK|state_i~1_combout  & (\APB_UART_BLOCK|state_i [0])))

	.dataa(\APB_UART_BLOCK|Equal0~0_combout ),
	.datab(\APB_UART_BLOCK|state_i~1_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|state_i~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i~2 .lut_mask = 16'hEAC0;
defparam \APB_UART_BLOCK|state_i~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N5
dffeas \APB_UART_BLOCK|state_i[0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|state_i~2_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|state_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|state_i[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|state_i[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N31
dffeas \AHB_APB_BRIDGE|D_FF_PENABLE|Q (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\AHB_APB_BRIDGE|State_machine|WideOr0~combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PENABLE|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PENABLE|Q .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PENABLE|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout  = (\AHB_APB_BRIDGE|D_FF_PSELX|Q~q  & (\AHB_APB_BRIDGE|D_FF_PENABLE|Q~q  & \APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0_combout ))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PSELX|Q~q ),
	.datac(\AHB_APB_BRIDGE|D_FF_PENABLE|Q~q ),
	.datad(\APB_UART_BLOCK|TRANSFER_VALID_BLOCK|transfer~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout  = (\AHB_APB_BRIDGE|D_FF_PADDR|Q [2] & !\AHB_APB_BRIDGE|D_FF_PADDR|Q [3])

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9 .lut_mask = 16'h00CC;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0_combout  = (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout  & 
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout )))

	.dataa(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N29
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|state_i [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ) # ((\ctrl_i[0]~input_o )))) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout  & (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [0])))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [0]),
	.datad(\ctrl_i[0]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2_combout  = (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q  & !\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2 .lut_mask = 16'h000F;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_shift_register[0] (
// Equation(s):
// \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_shift_register [0] = (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ) # (\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q )

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_shift_register [0]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_shift_register[0] .lut_mask = 16'hFFAA;
defparam \APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_shift_register[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_shift_register [0] & (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [11])) # (!\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_shift_register [0] & 
// (((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10] & !\stop_bit_twice~input_o ))))

	.dataa(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [11]),
	.datab(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [10]),
	.datac(\stop_bit_twice~input_o ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_shift_register [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0 .lut_mask = 16'hAA0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1_combout  = (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q  & (!\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2_combout  & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0_combout  & 
// !\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout )))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q ),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~2_combout ),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~0_combout ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1 .lut_mask = 16'h0010;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneiv_clkctrl \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ));
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl .clock_type = "global clock";
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1_combout  = (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q  & (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q  & !\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q ))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_1~q ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.STOP_0~q ),
	.datad(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.START~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1 .lut_mask = 16'h0005;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3_combout  = (\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout  & (!\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q  & \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1_combout ))

	.dataa(\APB_UART_BLOCK|RX_FSM_BLOCK|WideOr6~0_combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|RX_FSM_BLOCK|present_state.PARITY~q ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneiv_clkctrl \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ));
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl .clock_type = "global clock";
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [0] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & ((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [1]))) # 
// (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [0]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [0]),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [1]),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [0]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0] .lut_mask = 16'hF0CC;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [0] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [0]))) # (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) 
// & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [0]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [0]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [0]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0]~feeder_combout  = \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0_combout  & ((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [0]))) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr6~0_combout )))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  & (((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0_combout ))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr6~0_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~0_combout ),
	.datad(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~1 .lut_mask = 16'hF858;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout  = (\HRESETn~input_o  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout  & !\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ))

	.dataa(gnd),
	.datab(\HRESETn~input_o ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout ),
	.datad(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~0 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [0] & (((\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ) # (\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q )) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [0]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~0 .lut_mask = 16'hFD00;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~0_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[0] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~1 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [1] & (((\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ) # (\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q )) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [1]),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~1 .lut_mask = 16'hAAA2;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~1_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[1] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3] (
// Equation(s):
// \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3] = (GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & ((\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [3]))) # 
// (!GLOBAL(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ) & (\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|done_flag~clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|shift_reg [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N17
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N11
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N25
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][3]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[23][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[19][3]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~180 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~180_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][3]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[27][3]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[31][3]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~179_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~180_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~180 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N5
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~q ) # ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # 
// (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][3]~q  & !\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[21][3]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[17][3]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~175 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~175_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][3]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[25][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[29][3]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~174_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~175_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~175 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~feeder_combout  = \APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N1
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N9
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N15
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3])))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & 
// ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~q )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][3]~q )))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[24][3]~q ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[16][3]~q ),
	.datad(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~177 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~177_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][3]~q ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~q )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176_combout ))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [2]),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[20][3]~q ),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|memory[28][3]~q ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~176_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~177_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~177 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0])) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt 
// [0] & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~175_combout )) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~177_combout )))))

	.dataa(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [0]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~175_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~177_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~181 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~181_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178_combout  & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~180_combout ))) # 
// (!\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178_combout  & (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~173_combout )))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1] & (((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178_combout ))))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~173_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [1]),
	.datac(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~180_combout ),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~178_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~181_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~181 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~192 (
// Equation(s):
// \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~192_combout  = (\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & ((\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~181_combout ))) # (!\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4] & 
// (\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~191_combout ))

	.dataa(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~191_combout ),
	.datab(\APB_UART_BLOCK|RECEIVE_FIFO_BLOCK|rdcnt [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~181_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~192_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~192 .lut_mask = 16'hEE22;
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y46_N21
dffeas \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data~192_combout ),
	.asdata(\APB_UART_BLOCK|UART_START_BIT_DETECT_BLOCK|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\fifo_en[0]~input_o ),
	.ena(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[10]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]~feeder_combout  = \APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [3]

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|FIFO_READ_MEMORY_BLOCK|read_data [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]~feeder .lut_mask = 16'hCCCC;
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N7
dffeas \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|RX_FSM_BLOCK|ctrl_rx_buffer~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [2] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & ((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [3]))) # 
// (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [2]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [2]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [2]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [2] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [2]))) # (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) 
// & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [2]))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [2]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [2]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2] .lut_mask = 16'hFA0A;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4_combout  = (!\desired_baud_rate[14]~input_o  & \desired_baud_rate[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\desired_baud_rate[14]~input_o ),
	.datad(\desired_baud_rate[10]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4 .lut_mask = 16'h0F00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0_combout  = (!\desired_baud_rate[8]~input_o  & (!\desired_baud_rate[7]~input_o  & (!\desired_baud_rate[6]~input_o  & !\desired_baud_rate[13]~input_o )))

	.dataa(\desired_baud_rate[8]~input_o ),
	.datab(\desired_baud_rate[7]~input_o ),
	.datac(\desired_baud_rate[6]~input_o ),
	.datad(\desired_baud_rate[13]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0 .lut_mask = 16'h0001;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneiv_io_ibuf \desired_baud_rate[9]~input (
	.i(desired_baud_rate[9]),
	.ibar(gnd),
	.o(\desired_baud_rate[9]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[9]~input .bus_hold = "false";
defparam \desired_baud_rate[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~1_combout  = (!\desired_baud_rate[17]~input_o  & (!\desired_baud_rate[11]~input_o  & \desired_baud_rate[15]~input_o ))

	.dataa(\desired_baud_rate[17]~input_o ),
	.datab(gnd),
	.datac(\desired_baud_rate[11]~input_o ),
	.datad(\desired_baud_rate[15]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~1 .lut_mask = 16'h0500;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0_combout  & (\desired_baud_rate[9]~input_o  & 
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~1_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0_combout ),
	.datac(\desired_baud_rate[9]~input_o ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout  = (\desired_baud_rate[12]~input_o  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4_combout  & (!\desired_baud_rate[16]~input_o  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2_combout )))

	.dataa(\desired_baud_rate[12]~input_o ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~4_combout ),
	.datac(\desired_baud_rate[16]~input_o ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5 .lut_mask = 16'h0800;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr4 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr4~combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0_combout  & (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout  & !\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0_combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr4 .lut_mask = 16'h000A;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout  = (\AHB_APB_BRIDGE|D_FF_PADDR|Q [4]) # ((\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]) # ((\AHB_APB_BRIDGE|D_FF_PADDR|Q [0]) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout )))

	.dataa(\AHB_APB_BRIDGE|D_FF_PADDR|Q [4]),
	.datab(\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [0]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13 .lut_mask = 16'hFEFF;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout  & (((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ) # (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~q )))) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [2] & (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|state [2]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~13_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0 .lut_mask = 16'hCEC2;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0_combout  & (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [2])) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr4~combout ))))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout  & (((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0_combout ))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~12_combout ),
	.datab(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [2]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr4~combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~1 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~2 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [2] & (((\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ) # (\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q )) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [2]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~2 .lut_mask = 16'hFD00;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~2_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[2] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~3 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~3_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [3] & (((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # (\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q )) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [3]),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~3 .lut_mask = 16'hAAA2;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N13
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~3_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[3] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout  = (!\AHB_APB_BRIDGE|D_FF_PADDR|Q [2] & (\AHB_APB_BRIDGE|D_FF_PADDR|Q [3] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0 .lut_mask = 16'h3000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [4] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & ((\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [5]))) # 
// (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [4]))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [5]),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [4]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4] .lut_mask = 16'hF0AA;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [4] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [4]))) # (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) 
// & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [4]))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [4]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4] .lut_mask = 16'hFA0A;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N9
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [4]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout  = ((\AHB_APB_BRIDGE|D_FF_PADDR|Q [2] & \AHB_APB_BRIDGE|D_FF_PADDR|Q [3])) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10 .lut_mask = 16'hC0FF;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout  & (((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [4])))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout  & 
// (\ctrl_i[4]~input_o  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout )))

	.dataa(\ctrl_i[4]~input_o ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout ),
	.datac(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [4]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~1 .lut_mask = 16'hF088;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~1_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr2~0_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr2~0_combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~2 .lut_mask = 16'hFFA0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N21
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~4 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~4_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [4] & ((\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ) # ((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ))))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [4]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~4 .lut_mask = 16'hFB00;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N7
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[4] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~4_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[4] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr1~combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2_combout  & 
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~2_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal3~2_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal4~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr1 .lut_mask = 16'hFFEC;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y21_N8
cycloneiv_io_ibuf \ctrl_i[5]~input (
	.i(ctrl_i[5]),
	.ibar(gnd),
	.o(\ctrl_i[5]~input_o ));
// synopsys translate_off
defparam \ctrl_i[5]~input .bus_hold = "false";
defparam \ctrl_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~0_combout  = (\number_data_receive[3]~input_o ) # (((\number_data_receive[1]~input_o ) # (!\number_data_receive[2]~input_o )) # (!\number_data_receive[0]~input_o ))

	.dataa(\number_data_receive[3]~input_o ),
	.datab(\number_data_receive[0]~input_o ),
	.datac(\number_data_receive[2]~input_o ),
	.datad(\number_data_receive[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~0 .lut_mask = 16'hFFBF;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~1 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~1_combout  = (\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [6] & \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q [6]),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~1 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [5] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~1_combout ))) # 
// (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ) & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [5]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [5]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Decoder1~3clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [5]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5] (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [5] = (GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) & ((\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [5]))) # (!GLOBAL(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ) 
// & (\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [5]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [5]),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|Selector1~1clkctrl_outclk ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|temp_reg [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [5]),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5] .lut_mask = 16'hFC0C;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|SHIFT_REGISTER_BLOCK|rx_out [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout  & (((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [5])))) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout  & 
// (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout  & (\ctrl_i[5]~input_o )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~9_combout ),
	.datab(\ctrl_i[5]~input_o ),
	.datac(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_READ|q_reg [5]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~0 .lut_mask = 16'hF088;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~0_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr1~combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr1~combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~1 .lut_mask = 16'hFFC0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N27
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~5 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~5_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [5] & (((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # (\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q )) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [5]),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~5 .lut_mask = 16'hF0D0;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~5_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[5] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~6 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~6_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [6] & (((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # (\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q )) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [6]),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~6 .lut_mask = 16'hAAA2;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N3
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~6_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[6] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~7 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~7_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [7] & (((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # (\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q )) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [7]),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~7 .lut_mask = 16'hAAA2;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N29
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~7_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[7] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~3 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~3_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0_combout  & (!\desired_baud_rate[11]~input_o  & \desired_baud_rate[15]~input_o )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0_combout ),
	.datac(\desired_baud_rate[11]~input_o ),
	.datad(\desired_baud_rate[15]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~3 .lut_mask = 16'h0800;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y53_N8
cycloneiv_io_ibuf \desired_baud_rate[12]~input (
	.i(desired_baud_rate[12]),
	.ibar(gnd),
	.o(\desired_baud_rate[12]~input_o ));
// synopsys translate_off
defparam \desired_baud_rate[12]~input .bus_hold = "false";
defparam \desired_baud_rate[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~0_combout  = (\desired_baud_rate[10]~input_o  & (!\desired_baud_rate[14]~input_o  & (!\desired_baud_rate[12]~input_o  & \desired_baud_rate[16]~input_o )))

	.dataa(\desired_baud_rate[10]~input_o ),
	.datab(\desired_baud_rate[14]~input_o ),
	.datac(\desired_baud_rate[12]~input_o ),
	.datad(\desired_baud_rate[16]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~0 .lut_mask = 16'h0200;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1_combout  = (!\desired_baud_rate[9]~input_o  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~3_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~0_combout  & \desired_baud_rate[17]~input_o )))

	.dataa(\desired_baud_rate[9]~input_o ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~3_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~0_combout ),
	.datad(\desired_baud_rate[17]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1 .lut_mask = 16'h4000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1_combout  = (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout  & (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1_combout  & 
// !\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr3~0_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal8~1_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1 .lut_mask = 16'h0004;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~3 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~3_combout  = (!\desired_baud_rate[12]~input_o  & (!\desired_baud_rate[19]~input_o  & (\desired_baud_rate[16]~input_o  & \desired_baud_rate[11]~input_o )))

	.dataa(\desired_baud_rate[12]~input_o ),
	.datab(\desired_baud_rate[19]~input_o ),
	.datac(\desired_baud_rate[16]~input_o ),
	.datad(\desired_baud_rate[11]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~3 .lut_mask = 16'h1000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~1_combout  = (\desired_baud_rate[18]~input_o  & (!\desired_baud_rate[4]~input_o  & (!\desired_baud_rate[14]~input_o  & !\desired_baud_rate[3]~input_o )))

	.dataa(\desired_baud_rate[18]~input_o ),
	.datab(\desired_baud_rate[4]~input_o ),
	.datac(\desired_baud_rate[14]~input_o ),
	.datad(\desired_baud_rate[3]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~1 .lut_mask = 16'h0002;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~1_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout  & 
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~1_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal5~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~3_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~3_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4 .lut_mask = 16'hF000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout  = ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ) # ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4_combout ) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1_combout ))) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0_combout )

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal6~1_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~1_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal9~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3 .lut_mask = 16'hFFDF;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~11 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~11_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ) # (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal2~3_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideNor0~3_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Selector3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~11_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~11 .lut_mask = 16'hB0B0;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N15
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[8] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~8 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~8_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [8] & (((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # (\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q )) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [8]),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~8 .lut_mask = 16'hCCC4;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N11
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[8] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~8_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[8] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout  & (!\desired_baud_rate[4]~input_o  & !\desired_baud_rate[3]~input_o )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~3_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~2_combout ),
	.datac(\desired_baud_rate[4]~input_o ),
	.datad(\desired_baud_rate[3]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1 .lut_mask = 16'h0008;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1_combout  & (\desired_baud_rate[12]~input_o  & \desired_baud_rate[7]~input_o )))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~5_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~1_combout ),
	.datac(\desired_baud_rate[12]~input_o ),
	.datad(\desired_baud_rate[7]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~14 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~14_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout  & (\AHB_APB_BRIDGE|D_FF_PADDR|Q [3] & !\AHB_APB_BRIDGE|D_FF_PADDR|Q [2])))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal1~2_combout ),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]),
	.datad(\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~14_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~14 .lut_mask = 16'h0080;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N5
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[9] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~9 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~9_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [9] & (((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # (\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q )) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q )))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [9]),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datad(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~9 .lut_mask = 16'hCCC4;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[9] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~9_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[9] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~15 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~15_combout  = (!\AHB_APB_BRIDGE|D_FF_PADDR|Q [2] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout  & (\AHB_APB_BRIDGE|D_FF_PADDR|Q [3] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout )))

	.dataa(\AHB_APB_BRIDGE|D_FF_PADDR|Q [2]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Equal0~8_combout ),
	.datac(\AHB_APB_BRIDGE|D_FF_PADDR|Q [3]),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~15_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~15 .lut_mask = 16'h4000;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N19
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[10] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q~10 (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q~10_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [10] & ((\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ) # ((\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ) # 
// (!\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ))))

	.dataa(\AHB_APB_BRIDGE|State_machine|present_state.ST_READ~q ),
	.datab(\AHB_APB_BRIDGE|State_machine|present_state.ST_RENABLE~q ),
	.datac(\AHB_APB_BRIDGE|State_machine|present_state.ST_IDLE~q ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|PRDATA [10]),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~10 .lut_mask = 16'hEF00;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q[10]~feeder (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q[10]~feeder_combout  = \AHB_APB_BRIDGE|RDATA_BLOCK|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N31
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[10] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[10] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneiv_lcell_comb \AHB_APB_BRIDGE|RDATA_BLOCK|Q[12]~feeder (
// Equation(s):
// \AHB_APB_BRIDGE|RDATA_BLOCK|Q[12]~feeder_combout  = \AHB_APB_BRIDGE|RDATA_BLOCK|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|RDATA_BLOCK|Q~10_combout ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|RDATA_BLOCK|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N5
dffeas \AHB_APB_BRIDGE|RDATA_BLOCK|Q[12] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\AHB_APB_BRIDGE|RDATA_BLOCK|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|RDATA_BLOCK|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[12] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|RDATA_BLOCK|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0]~4 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0]~4_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] $ (((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout  & \fifo_en[1]~input_o )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ),
	.datac(gnd),
	.datad(\fifo_en[1]~input_o ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0]~4 .lut_mask = 16'h66AA;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(gnd),
	.asdata(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0]~4_combout ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~5 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~5_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] $ (VCC))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & 
// (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & VCC))
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~6  = CARRY((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~5_combout ),
	.cout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~6 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~5 .lut_mask = 16'h6688;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~7 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~7_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~6 )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~6 ) # (GND)))
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~8  = CARRY((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~6 ) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~6 ),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~7_combout ),
	.cout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~8 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~7 .lut_mask = 16'h5A5F;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  = (\fifo_en[1]~input_o  & \APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout )

	.dataa(\fifo_en[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0 .lut_mask = 16'hAA00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~7_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~9 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~9_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~8  $ (GND))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~8  & VCC))
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~10  = CARRY((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~8 ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[2]~8 ),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~9_combout ),
	.cout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~10 ));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~9 .lut_mask = 16'hA50A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~9_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [3])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8 .lut_mask = 16'h0100;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4]~11 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4]~11_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~10  $ (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[3]~10 ),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4]~11 .lut_mask = 16'h0FF0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X48_Y40_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4]~11_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~136 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~136_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~136_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~136 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|state_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17 .lut_mask = 16'hE0C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y44_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~136_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y46_N1
cycloneiv_io_ibuf \HWDATA[0]~input (
	.i(HWDATA[0]),
	.ibar(gnd),
	.o(\HWDATA[0]~input_o ));
// synopsys translate_off
defparam \HWDATA[0]~input .bus_hold = "false";
defparam \HWDATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y42_N7
dffeas \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HWDATA[0]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[0] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneiv_clkctrl \AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\AHB_APB_BRIDGE|State_machine|HwriteReg~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl .clock_type = "global clock";
defparam \AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0] (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [0] = (GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & ((\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [0]))) # (!GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & 
// (\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [0]))

	.dataa(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [0]),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [0]),
	.datad(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [0]),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0] .lut_mask = 16'hF0AA;
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~feeder_combout  = \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0 (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout  & (\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q  & ((\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1_combout ) # 
// (!\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ))))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|always1~0_combout ),
	.datab(\AHB_APB_BRIDGE|D_FF_PWRITE|Q~q ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~1_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0 .lut_mask = 16'h8088;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N27
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1]~5_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [1])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11 .lut_mask = 16'h0008;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~139 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~139_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~139_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~139 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23 .lut_mask = 16'hC8C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y41_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~139_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~11 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~11_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] $ (((\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout  & (\fifo_en[1]~input_o  & !\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ),
	.datac(\fifo_en[1]~input_o ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~11 .lut_mask = 16'hAA6A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~feeder_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~11_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [3])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10 .lut_mask = 16'h0001;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~138 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~138_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~138_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~138 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21 .lut_mask = 16'hC8C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~138_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][0]~q ) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [0] & (((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][0]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][0]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68 .lut_mask = 16'hCBC8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~69 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~69_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][0]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][0]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][0]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~68_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~69_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~69 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [1])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4 .lut_mask = 16'h0040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~132 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~132_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~132_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~132 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|state_i [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9 .lut_mask = 16'hCC80;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~132_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [1])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6 .lut_mask = 16'h0002;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~134 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~134_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~134_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~134 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|state_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13 .lut_mask = 16'hE0C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~134_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [3])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5 .lut_mask = 16'h1000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~133 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~133_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~133_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~133 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datab(\APB_UART_BLOCK|state_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11 .lut_mask = 16'hA888;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~133_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][0]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][0]~q )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][0]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~67 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~67_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][0]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][0]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~66_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~67_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~67 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~67_combout )))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~69_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~69_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~67_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [3])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3 .lut_mask = 16'h0800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~131 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~131_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~131_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~131 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))))

	.dataa(\APB_UART_BLOCK|state_i [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7 .lut_mask = 16'hC888;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~131_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [1])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2 .lut_mask = 16'h0100;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~130 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~130_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~130_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~130 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5 .lut_mask = 16'hC8C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~130_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][0]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][0]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][0]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64 .lut_mask = 16'hE3E0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~65 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~65_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][0]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][0]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~64_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~65_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~65 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~73 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~73_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~72_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~65_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~72_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~70_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~65_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~73_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~73 .lut_mask = 16'hBCB0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [3])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9 .lut_mask = 16'h0004;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~146 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~146_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~146_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~146 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|state_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37 .lut_mask = 16'hD0C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~146_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][0]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][0]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][0]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74 .lut_mask = 16'hFA0C;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [1])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12 .lut_mask = 16'h0800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~147 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~147_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~147_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~147 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39 .lut_mask = 16'hC4C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~147_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~75 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~75_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][0]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][0]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~74_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][0]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~75_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~75 .lut_mask = 16'hF838;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [3])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15 .lut_mask = 16'h8000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~159 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~159_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~159_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~159 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63 .lut_mask = 16'hC4C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~159_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~158 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~158_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~158_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~158 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61 .lut_mask = 16'hF200;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~158_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][0]~q ) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][0]~q  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][0]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81 .lut_mask = 16'hF0AC;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~82 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~82_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][0]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][0]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][0]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][0]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~81_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~82_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~82 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~83 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~83_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~80_combout  & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~82_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~80_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~75_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~80_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~75_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~82_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~83_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~83 .lut_mask = 16'hEA62;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~84 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~84_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~73_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~83_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~73_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~83_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~84_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~84 .lut_mask = 16'hDD88;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout  = ((!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ) # (!\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout )) # (!\fifo_en[1]~input_o )

	.dataa(\fifo_en[1]~input_o ),
	.datab(\APB_UART_BLOCK|CUSTOM_FSM_WR_RD_BLOCK|Selector9~0_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21 .lut_mask = 16'h77FF;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~84_combout ),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [0]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0]~feeder_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y42_N5
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y26_N8
cycloneiv_io_ibuf \HWDATA[7]~input (
	.i(HWDATA[7]),
	.ibar(gnd),
	.o(\HWDATA[7]~input_o ));
// synopsys translate_off
defparam \HWDATA[7]~input .bus_hold = "false";
defparam \HWDATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y42_N1
dffeas \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HWDATA[7]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[7] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7] (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [7] = (GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & ((\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [7]))) # (!GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & 
// (\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [7]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [7]),
	.datac(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [7]),
	.datad(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [7]),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7] .lut_mask = 16'hF0CC;
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7]~feeder_combout  = \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N5
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~255 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~255_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~255_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~255 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~255_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [2])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7 .lut_mask = 16'h2000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~253 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~253_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~253_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~253 .lut_mask = 16'h4040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57 .lut_mask = 16'hF400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~253_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144 .lut_mask = 16'hFC22;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~145 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~145_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~144_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~145_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~145 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~248 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~248_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~248_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~248 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49 .lut_mask = 16'hC4C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~248_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~250 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~250_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~250_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~250 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|state_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53 .lut_mask = 16'hD0C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~250_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~q ) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~q  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141 .lut_mask = 16'hF0AC;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~142 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~142_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~141_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~142_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~142 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~244 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~244_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~244_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~244 .lut_mask = 16'h4040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|state_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35 .lut_mask = 16'hD0C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~244_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~246 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~246_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~246_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~246 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~246_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][7]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139 .lut_mask = 16'hE3E0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~140 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~140_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~139_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~140_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~140 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~140_combout ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~142_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~142_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~140_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [3])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13 .lut_mask = 16'h0800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~243 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~243_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~243_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~243 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datab(\APB_UART_BLOCK|state_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47 .lut_mask = 16'h8A88;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~243_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [1])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0 .lut_mask = 16'h0200;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~240 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~240_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~240_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~240 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))))

	.dataa(\APB_UART_BLOCK|state_i [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43 .lut_mask = 16'hB0A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~240_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~138 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~138_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~137_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~q ) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~137_combout  & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~137_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~138_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~138 .lut_mask = 16'hDA8A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~146 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~146_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~145_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~138_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~145_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~143_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~138_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~146_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~146 .lut_mask = 16'hDAD0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~147 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~147_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~136_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~146_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~136_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~146_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~147_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~147 .lut_mask = 16'hBB88;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~147_combout ),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [7]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7]~feeder_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y42_N3
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~0_combout  = \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [0] $ (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [0]),
	.datad(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [7]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~0 .lut_mask = 16'h0FF0;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y67_N15
cycloneiv_io_ibuf \HWDATA[1]~input (
	.i(HWDATA[1]),
	.ibar(gnd),
	.o(\HWDATA[1]~input_o ));
// synopsys translate_off
defparam \HWDATA[1]~input .bus_hold = "false";
defparam \HWDATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y42_N17
dffeas \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HWDATA[1]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[1] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1] (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [1] = (GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & ((\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [1]))) # (!GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & 
// (\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [1]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [1]),
	.datac(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [1]),
	.datad(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [1]),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1] .lut_mask = 16'hF0CC;
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1]~feeder_combout  = \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N21
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~99 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~99_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~99 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~99_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~97 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~97_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~97 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.datad(\APB_UART_BLOCK|state_i [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1 .lut_mask = 16'hAA80;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~97_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~98 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~98_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~98 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~98_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][1]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][1]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][1]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][1]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~44 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~44_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][1]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][1]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][1]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~43_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~44_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~44 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~107 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~107_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~107 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y41_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~107_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~106 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~106_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~106 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~106_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][1]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][1]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][1]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47 .lut_mask = 16'hEE30;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~48 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~48_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][1]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][1]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~47_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~48_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~48 .lut_mask = 16'hCFA0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~100 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~100_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~100 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~100_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~103 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~103_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~103 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datab(\APB_UART_BLOCK|state_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15 .lut_mask = 16'hA888;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y44_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~103_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][7]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~101 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~101_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~101 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~101_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][1]~q ) # (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][1]~q  & ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][1]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45 .lut_mask = 16'hCCE2;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~46 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~46_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][1]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][1]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][1]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~45_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~46_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~46 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~46_combout ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~48_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~48_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~46_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49 .lut_mask = 16'hF4A4;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~111 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~111_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~111_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~111 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datad(\APB_UART_BLOCK|state_i [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31 .lut_mask = 16'hCC80;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~111_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][7]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~109 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~109_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~109_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~109 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))))

	.dataa(\APB_UART_BLOCK|state_i [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25 .lut_mask = 16'hC888;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~109_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [2])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14 .lut_mask = 16'h0400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~110 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~110_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~110_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~110 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datad(\APB_UART_BLOCK|state_i [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29 .lut_mask = 16'hCC80;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~110_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][1]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][1]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][1]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][1]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~51 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~51_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][1]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][1]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][1]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~50_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~51_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~51 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~52 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~52_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~51_combout ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~44_combout )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~44_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~49_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~51_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~52_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~52 .lut_mask = 16'hF858;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~124 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~124_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~124_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~124 .lut_mask = 16'h0808;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|state_i [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59 .lut_mask = 16'hF040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y40_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~124_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][7]~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~127 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~127_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~127_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~127 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~127_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~125 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~125_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~125_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~125 .lut_mask = 16'h4040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~125_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][1]~q ) # (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][1]~q  & ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60 .lut_mask = 16'hF0CA;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y40_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~61 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~61_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][1]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][1]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][1]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~60_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~61_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~61 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~116 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~116_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~116_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~116 .lut_mask = 16'h4040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~116_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i 
// [3])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1 .lut_mask = 16'h0040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~117 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~117_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~117_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~117 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33 .lut_mask = 16'hC4C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~117_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][1]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][1]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55 .lut_mask = 16'hFC0A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~56 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~56_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][1]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][1]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~55_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~56_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~56 .lut_mask = 16'hAFC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~120 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~120_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~120_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~120 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~120_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~122 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~122_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~122_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~122 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~122_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][1]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][1]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57 .lut_mask = 16'hFA0C;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~123 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~123_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~123_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~123 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|state_i [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55 .lut_mask = 16'hF040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~123_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~58 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~58_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][1]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][1]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~57_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][1]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~58_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~58 .lut_mask = 16'hF858;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~56_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~58_combout )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~56_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~58_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~112 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~112_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~112_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~112 .lut_mask = 16'h3000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N23
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~112_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~115 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~115_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~115_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~115 .lut_mask = 16'h3000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~115_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~114 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~114_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~114_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~114 .lut_mask = 16'h4040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45 .lut_mask = 16'hC0C8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~114_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][1]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][1]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][1]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53 .lut_mask = 16'hFA0C;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~54 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~54_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][1]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][1]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][1]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][1]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~53_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~54_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~54 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~62 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~62_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~61_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~54_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~61_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~59_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~54_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~62_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~62 .lut_mask = 16'hDAD0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~63 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~63_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~52_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~62_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~52_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~62_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~63_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~63 .lut_mask = 16'hDD88;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~63_combout ),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [1]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1]~feeder_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y42_N29
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~91 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~91_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~91 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~91_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y67_N8
cycloneiv_io_ibuf \HWDATA[3]~input (
	.i(HWDATA[3]),
	.ibar(gnd),
	.o(\HWDATA[3]~input_o ));
// synopsys translate_off
defparam \HWDATA[3]~input .bus_hold = "false";
defparam \HWDATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y42_N19
dffeas \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HWDATA[3]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[3] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3] (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [3] = (GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & ((\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [3]))) # (!GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & 
// (\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [3]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [3]),
	.datac(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [3]),
	.datad(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [3]),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3] .lut_mask = 16'hF0CC;
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3]~feeder_combout  = \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N23
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~90 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~90_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~90 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~90_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~89 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~89_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~89 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51 .lut_mask = 16'hC4C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~89_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][3]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [1] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][3]~q )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][3]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~37 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~37_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][3]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][3]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][3]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~36_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~37_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~37 .lut_mask = 16'hF388;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~84 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~84_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~84 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~84_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~87 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~87_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~87 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~87_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~35 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~35_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~34_combout  & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][3]~q ) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~34_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][3]~q  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~34_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][3]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][3]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~35_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~35 .lut_mask = 16'hEA4A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~35_combout )))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~37_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~37_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~35_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~80 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~80_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~80 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~80_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~83 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~83_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~83 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~83_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~81 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~81_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~81 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41 .lut_mask = 16'hC4C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~81_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][3]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][3]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][3]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][3]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32 .lut_mask = 16'hFC0A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~33 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~33_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][3]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][3]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][3]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][3]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~32_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~33_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~33 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~41 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~41_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~40_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~33_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~40_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~38_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~33_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~41_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~41 .lut_mask = 16'hBCB0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~42 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~42_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~31_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~41_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~31_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~41_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~42_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~42 .lut_mask = 16'hBB88;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~42_combout ),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [3]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3]~feeder_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y42_N31
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y67_N22
cycloneiv_io_ibuf \HWDATA[2]~input (
	.i(HWDATA[2]),
	.ibar(gnd),
	.o(\HWDATA[2]~input_o ));
// synopsys translate_off
defparam \HWDATA[2]~input .bus_hold = "false";
defparam \HWDATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y42_N29
dffeas \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HWDATA[2]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[2] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2] (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [2] = (GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & ((\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [2]))) # (!GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & 
// (\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [2]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [2]),
	.datac(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [2]),
	.datad(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [2]),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2] .lut_mask = 16'hF0CC;
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2]~feeder_combout  = \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~40 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~40_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~40_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~40 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~40_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~42 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~42_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~42_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~42 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N31
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~42_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~44 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~44_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~44_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~44 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N11
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~44_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][2]~q ) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [1] & (((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][2]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][2]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][2]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12 .lut_mask = 16'hADA8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~13 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~13_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][2]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][2]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][2]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][2]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~12_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~13_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~13 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~52 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~52_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~52_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~52 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~52_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~50 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~50_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~50 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N7
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~50_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]) # (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][2]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][2]~q  & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][2]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][2]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14 .lut_mask = 16'hAEA4;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~48 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~48_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~48 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~48_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~15 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~15_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][2]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][2]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][2]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~14_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][2]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~15_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~15 .lut_mask = 16'hBCB0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~13_combout )))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~15_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~13_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~15_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~56 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~56_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~7_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~56_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~56 .lut_mask = 16'h4040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~56_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][7]~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~62 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~62_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~15_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~62_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~62 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~62_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][7]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~60 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~60_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~60_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~60 .lut_mask = 16'h00A0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y41_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~60_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][2]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][2]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[11][2]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[9][2]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17 .lut_mask = 16'hFA0C;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~18 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~18_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][2]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][2]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[13][2]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[15][2]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~17_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~18_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~18 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~19 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~19_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~18_combout ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~11_combout )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~11_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~16_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~18_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~19_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~19 .lut_mask = 16'hF838;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~20 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~20_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~9_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~19_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~9_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~19_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~20_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~20 .lut_mask = 16'hBB88;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~20_combout ),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [2]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2]~feeder_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y42_N1
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~1 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~1_combout  = \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [4] $ (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [1] $ (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [3] $ 
// (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [2])))

	.dataa(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [4]),
	.datab(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [1]),
	.datac(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [3]),
	.datad(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~1 .lut_mask = 16'h6996;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y67_N1
cycloneiv_io_ibuf \HWDATA[6]~input (
	.i(HWDATA[6]),
	.ibar(gnd),
	.o(\HWDATA[6]~input_o ));
// synopsys translate_off
defparam \HWDATA[6]~input .bus_hold = "false";
defparam \HWDATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y42_N13
dffeas \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HWDATA[6]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[6] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6] (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [6] = (GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & ((\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [6]))) # (!GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & 
// (\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [6]))

	.dataa(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [6]),
	.datab(gnd),
	.datac(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [6]),
	.datad(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [6]),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6] .lut_mask = 16'hF0AA;
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6]~feeder_combout  = \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N9
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~174 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~174_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~174_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~174 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~174_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~173 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~173_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~173_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~173 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|state_i [0]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27 .lut_mask = 16'hC8C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~173_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][7]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][6]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][6]~q )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[22][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[30][6]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92 .lut_mask = 16'hBA98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~172 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~172_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~172_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~172 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~172_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][7]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~93 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~93_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][6]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][6]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[31][6]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~92_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[23][6]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~93_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~93 .lut_mask = 16'hBCB0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~160 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~160_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~160_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~160 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~160_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~161 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~161_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~161_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~161 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|state_i [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3 .lut_mask = 16'hE0C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~161_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~162 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~162_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~162_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~162 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~162_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][6]~q ) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][6]~q  & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[19][6]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[18][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85 .lut_mask = 16'hAAD8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~163 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~163_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~3_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~163_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~163 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~163_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~86 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~86_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][6]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][6]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[26][6]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~85_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[27][6]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~86_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~86 .lut_mask = 16'hF858;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~165 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~165_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~165_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~165 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N9
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~165_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][6]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][6]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[20][6]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[28][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87 .lut_mask = 16'hFC22;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~164 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~164_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~164_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~164 .lut_mask = 16'h8080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~164_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~88 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~88_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][6]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][6]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[29][6]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~87_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[21][6]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~88_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~88 .lut_mask = 16'hBCB0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~171 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~171_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout  & \APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~11_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~171_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~171 .lut_mask = 16'hC000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y41_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~171_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~168 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~168_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~168_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~168 .lut_mask = 16'h8800;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y44_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~168_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][7]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~170 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~170_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~170_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~170 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~170_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~169 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~169_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~169_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~169 .lut_mask = 16'hA000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout  & ((\APB_UART_BLOCK|state_i [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~9_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.datad(\APB_UART_BLOCK|state_i [0]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19 .lut_mask = 16'hF080;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~169_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][6]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][6]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[16][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[17][6]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89 .lut_mask = 16'hDC98;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~90 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~90_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][6]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][6]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[25][6]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[24][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~89_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~90_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~90 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~88_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~90_combout )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~88_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~90_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~94 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~94_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~93_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~86_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~93_combout ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~86_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~91_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~94_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~94 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~180 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~180_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~180_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~180 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N15
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~180_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][7]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~181 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~181_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~181_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~181 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~181_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y44_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~182 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~182_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~182_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~182 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y44_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~182_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][6]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [1] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][6]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][6]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~98 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~98_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][6]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][6]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][6]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~97_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~98_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~98 .lut_mask = 16'hBBC0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~187 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~187_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~187_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~187 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~187_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y43_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~184 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~184_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~184_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~184 .lut_mask = 16'h4400;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y43_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~184_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][7]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~100 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~100_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~99_combout  & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][6]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~99_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][6]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~99_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][6]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~100_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~100 .lut_mask = 16'hE6A2;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~98_combout )))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~100_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~98_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~100_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~179 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~179_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~179_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~179 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N29
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~179_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~176 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~176_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~176_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~176 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~176_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~177 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~177_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~177_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~177 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y45_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~177_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][7]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][6]~q ) # (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][6]~q  & ((!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][6]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][6]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95 .lut_mask = 16'hF0CA;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~96 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~96_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][6]~q )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][6]~q ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][6]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][6]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~95_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~96_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~96 .lut_mask = 16'hDDA0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~104 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~104_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~103_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~96_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~103_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~101_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~96_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~104_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~104 .lut_mask = 16'hBCB0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~105 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~105_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~94_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~104_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~94_combout ),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~104_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~105_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~105 .lut_mask = 16'hDD88;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y42_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~105_combout ),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [6]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6]~feeder_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6]~feeder .lut_mask = 16'hF0F0;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y42_N17
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~2 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~2_combout  = \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [5] $ (\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~0_combout  $ (\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~1_combout  $ 
// (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [6])))

	.dataa(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [5]),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~0_combout ),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~1_combout ),
	.datad(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [6]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~2 .lut_mask = 16'h6996;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0_combout  = (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~q ) # (((\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q ) # (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q )) # 
// (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.ERROR~q ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.IDLE~q ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_1~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.STOP_0~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0 .lut_mask = 16'hFFFB;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~3 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~3_combout  = (\parity_bit_mode~input_o  & (\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0_combout  & !\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q )))

	.dataa(\parity_bit_mode~input_o ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0_combout ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~3 .lut_mask = 16'h0008;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout  = (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1~q  & 
// !\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q )))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA1~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0 .lut_mask = 16'h0001;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y67_N1
cycloneiv_io_ibuf \HWDATA[5]~input (
	.i(HWDATA[5]),
	.ibar(gnd),
	.o(\HWDATA[5]~input_o ));
// synopsys translate_off
defparam \HWDATA[5]~input .bus_hold = "false";
defparam \HWDATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y42_N3
dffeas \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\HWDATA[5]~input_o ),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\AHB_APB_BRIDGE|State_machine|HwriteReg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[5] .is_wysiwyg = "true";
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N2
cycloneiv_lcell_comb \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5] (
// Equation(s):
// \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [5] = (GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & ((\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [5]))) # (!GLOBAL(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ) & 
// (\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [5]))

	.dataa(gnd),
	.datab(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [5]),
	.datac(\AHB_APB_BRIDGE|D_FF_PWDATA|mid_pwdata [5]),
	.datad(\AHB_APB_BRIDGE|State_machine|HwriteReg~clkctrl_outclk ),
	.cin(gnd),
	.combout(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [5]),
	.cout());
// synopsys translate_off
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5] .lut_mask = 16'hF0CC;
defparam \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneiv_lcell_comb \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5]~feeder_combout  = \AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\AHB_APB_BRIDGE|D_FF_PWDATA|PWDATA [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N31
dffeas \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5] (
	.clk(\HCLK~inputclkctrl_outclk ),
	.d(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~215 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~215_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout  & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & !\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~12_combout ),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~215_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~215 .lut_mask = 16'h00C0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N3
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~215_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][7]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~213 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~213_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~213_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~213 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~213_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][7]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][5]~q ))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][5]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[1][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[3][5]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118 .lut_mask = 16'hFC0A;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~119 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~119_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][5]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][5]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[5][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[7][5]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~118_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~119_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~119 .lut_mask = 16'hCFA0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~219 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~219_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout  & \APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~14_combout ),
	.datad(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~219_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~219 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~219_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][7]~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~217 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~217_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~217_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~217 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N19
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~217_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][7]~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~218 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~218_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~218_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~218 .lut_mask = 16'h5000;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~218_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][7]~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]) # ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][5]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o 
// [1] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][5]~q ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[2][5]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[0][5]~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120 .lut_mask = 16'hB9A8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~121 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~121_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][5]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][5]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[4][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[6][5]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~120_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~121_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~121 .lut_mask = 16'hCFA0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0])) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~119_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~121_combout )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [0]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~119_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~121_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122 .lut_mask = 16'hD9C8;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y45_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~208 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~208_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~208_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~208 .lut_mask = 16'h0C00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y45_N13
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~208_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][7]~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~211 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~211_combout  = (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ))

	.dataa(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datab(gnd),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~211_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~211 .lut_mask = 16'h0A00;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N27
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~211_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][7]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N4
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~210 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~210_combout  = (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4] & (\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5] & \APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_i [4]),
	.datab(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~210_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~210 .lut_mask = 16'h4040;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y44_N5
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem~210_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][7]~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y44_N2
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2])))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][5]~q )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][5]~q )))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[12][5]~q ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[8][5]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [2]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116 .lut_mask = 16'hFA0C;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~117 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~117_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][5]~q ))) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][5]~q )))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [1]),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[10][5]~q ),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|mem[14][5]~q ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~116_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~117_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~117 .lut_mask = 16'hF588;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~125 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~125_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122_combout  & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~124_combout )) # 
// (!\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122_combout  & ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~117_combout ))))) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3] & (((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122_combout ))))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~124_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [3]),
	.datac(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~122_combout ),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~117_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~125_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~125 .lut_mask = 16'hBCB0;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~126 (
// Equation(s):
// \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~126_combout  = (\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & (\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~115_combout )) # (!\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4] & 
// ((\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~125_combout )))

	.dataa(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~115_combout ),
	.datab(\APB_UART_BLOCK|TX_FIFO_BLOCK|ptr_addr_wr_o [4]),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~125_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~126_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~126 .lut_mask = 16'hBB88;
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N17
dffeas \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o~126_combout ),
	.asdata(\APB_UART_BLOCK|APB_INTERFACE_BLOCK|uart_data_mid [5]),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\APB_UART_BLOCK|TX_FIFO_BLOCK|always0~0_combout ),
	.ena(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5]~feeder (
// Equation(s):
// \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5]~feeder_combout  = \APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\APB_UART_BLOCK|TX_FIFO_BLOCK|wr_data_o [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N19
dffeas \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5] (
	.clk(\APB_UART_BLOCK|BAUD_RATE_GENERATOR_BLOCK|baud_tick~clkctrl_outclk ),
	.d(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\HRESETn~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5] .is_wysiwyg = "true";
defparam \APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N18
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~3 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~3_combout  = (\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~2_combout  & (((\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout ) # (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [5])))) # 
// (!\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~2_combout  & (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [6] & (!\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout )))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~2_combout ),
	.datab(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [6]),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr8~0_combout ),
	.datad(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [5]),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~3 .lut_mask = 16'hAEA4;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~2 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~2_combout  = (\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1_combout  & ((\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0_combout ) # ((!\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1_combout  & 
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~3_combout ))))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1_combout ),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~3_combout ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr6~0_combout ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~2 .lut_mask = 16'hF400;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0 (
// Equation(s):
// \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout  = (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q  & 
// !\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0~q )))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA2~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA0~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0 .lut_mask = 16'h0001;
defparam \APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y42_N10
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~1 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~1_combout  = (\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~0_combout  & (((\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [0]) # (\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout )))) # 
// (!\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~0_combout  & (\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [2] & ((!\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout ))))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~0_combout ),
	.datab(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [2]),
	.datac(\APB_UART_BLOCK|DFF_TEMPORARY_STORING_WRITE|q_reg [0]),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~1 .lut_mask = 16'hAAE4;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1_combout  = (\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~0_combout  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q  & 
// !\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q )))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~0_combout ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA4~q ),
	.datac(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA5~q ),
	.datad(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.DATA6~q ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1 .lut_mask = 16'h0002;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~0 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~0_combout  = (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q  & (!\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q  & (\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~1_combout  & 
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1_combout )))

	.dataa(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.PARITY~q ),
	.datab(\APB_UART_BLOCK|TX_FSM_BLOCK|present_state.START~q ),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux0~1_combout ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Add0~1_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~0 .lut_mask = 16'h1000;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneiv_lcell_comb \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~4 (
// Equation(s):
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~4_combout  = (\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~2_combout ) # ((\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~0_combout ) # ((\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~2_combout  & 
// \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~3_combout )))

	.dataa(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|always0~2_combout ),
	.datab(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~3_combout ),
	.datac(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~2_combout ),
	.datad(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~0_combout ),
	.cin(gnd),
	.combout(\APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~4 .lut_mask = 16'hFFF8;
defparam \APB_UART_BLOCK|SHIFT_REGISTER_TX_BLOCK|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N22
cycloneiv_io_ibuf \HTRANS[0]~input (
	.i(HTRANS[0]),
	.ibar(gnd),
	.o(\HTRANS[0]~input_o ));
// synopsys translate_off
defparam \HTRANS[0]~input .bus_hold = "false";
defparam \HTRANS[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneiv_io_ibuf \HSIZES[0]~input (
	.i(HSIZES[0]),
	.ibar(gnd),
	.o(\HSIZES[0]~input_o ));
// synopsys translate_off
defparam \HSIZES[0]~input .bus_hold = "false";
defparam \HSIZES[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneiv_io_ibuf \HSIZES[1]~input (
	.i(HSIZES[1]),
	.ibar(gnd),
	.o(\HSIZES[1]~input_o ));
// synopsys translate_off
defparam \HSIZES[1]~input .bus_hold = "false";
defparam \HSIZES[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N8
cycloneiv_io_ibuf \HSIZES[2]~input (
	.i(HSIZES[2]),
	.ibar(gnd),
	.o(\HSIZES[2]~input_o ));
// synopsys translate_off
defparam \HSIZES[2]~input .bus_hold = "false";
defparam \HSIZES[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N1
cycloneiv_io_ibuf \HWDATA[8]~input (
	.i(HWDATA[8]),
	.ibar(gnd),
	.o(\HWDATA[8]~input_o ));
// synopsys translate_off
defparam \HWDATA[8]~input .bus_hold = "false";
defparam \HWDATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y67_N1
cycloneiv_io_ibuf \HWDATA[9]~input (
	.i(HWDATA[9]),
	.ibar(gnd),
	.o(\HWDATA[9]~input_o ));
// synopsys translate_off
defparam \HWDATA[9]~input .bus_hold = "false";
defparam \HWDATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N15
cycloneiv_io_ibuf \HWDATA[10]~input (
	.i(HWDATA[10]),
	.ibar(gnd),
	.o(\HWDATA[10]~input_o ));
// synopsys translate_off
defparam \HWDATA[10]~input .bus_hold = "false";
defparam \HWDATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y67_N1
cycloneiv_io_ibuf \HWDATA[11]~input (
	.i(HWDATA[11]),
	.ibar(gnd),
	.o(\HWDATA[11]~input_o ));
// synopsys translate_off
defparam \HWDATA[11]~input .bus_hold = "false";
defparam \HWDATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y67_N22
cycloneiv_io_ibuf \HWDATA[12]~input (
	.i(HWDATA[12]),
	.ibar(gnd),
	.o(\HWDATA[12]~input_o ));
// synopsys translate_off
defparam \HWDATA[12]~input .bus_hold = "false";
defparam \HWDATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneiv_io_ibuf \HWDATA[13]~input (
	.i(HWDATA[13]),
	.ibar(gnd),
	.o(\HWDATA[13]~input_o ));
// synopsys translate_off
defparam \HWDATA[13]~input .bus_hold = "false";
defparam \HWDATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N15
cycloneiv_io_ibuf \HWDATA[14]~input (
	.i(HWDATA[14]),
	.ibar(gnd),
	.o(\HWDATA[14]~input_o ));
// synopsys translate_off
defparam \HWDATA[14]~input .bus_hold = "false";
defparam \HWDATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y67_N8
cycloneiv_io_ibuf \HWDATA[15]~input (
	.i(HWDATA[15]),
	.ibar(gnd),
	.o(\HWDATA[15]~input_o ));
// synopsys translate_off
defparam \HWDATA[15]~input .bus_hold = "false";
defparam \HWDATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y67_N1
cycloneiv_io_ibuf \HWDATA[16]~input (
	.i(HWDATA[16]),
	.ibar(gnd),
	.o(\HWDATA[16]~input_o ));
// synopsys translate_off
defparam \HWDATA[16]~input .bus_hold = "false";
defparam \HWDATA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y67_N22
cycloneiv_io_ibuf \HWDATA[17]~input (
	.i(HWDATA[17]),
	.ibar(gnd),
	.o(\HWDATA[17]~input_o ));
// synopsys translate_off
defparam \HWDATA[17]~input .bus_hold = "false";
defparam \HWDATA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y3_N1
cycloneiv_io_ibuf \HWDATA[18]~input (
	.i(HWDATA[18]),
	.ibar(gnd),
	.o(\HWDATA[18]~input_o ));
// synopsys translate_off
defparam \HWDATA[18]~input .bus_hold = "false";
defparam \HWDATA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y67_N8
cycloneiv_io_ibuf \HWDATA[19]~input (
	.i(HWDATA[19]),
	.ibar(gnd),
	.o(\HWDATA[19]~input_o ));
// synopsys translate_off
defparam \HWDATA[19]~input .bus_hold = "false";
defparam \HWDATA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y67_N8
cycloneiv_io_ibuf \HWDATA[20]~input (
	.i(HWDATA[20]),
	.ibar(gnd),
	.o(\HWDATA[20]~input_o ));
// synopsys translate_off
defparam \HWDATA[20]~input .bus_hold = "false";
defparam \HWDATA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneiv_io_ibuf \HWDATA[21]~input (
	.i(HWDATA[21]),
	.ibar(gnd),
	.o(\HWDATA[21]~input_o ));
// synopsys translate_off
defparam \HWDATA[21]~input .bus_hold = "false";
defparam \HWDATA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y0_N15
cycloneiv_io_ibuf \HWDATA[22]~input (
	.i(HWDATA[22]),
	.ibar(gnd),
	.o(\HWDATA[22]~input_o ));
// synopsys translate_off
defparam \HWDATA[22]~input .bus_hold = "false";
defparam \HWDATA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneiv_io_ibuf \HWDATA[23]~input (
	.i(HWDATA[23]),
	.ibar(gnd),
	.o(\HWDATA[23]~input_o ));
// synopsys translate_off
defparam \HWDATA[23]~input .bus_hold = "false";
defparam \HWDATA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneiv_io_ibuf \HWDATA[24]~input (
	.i(HWDATA[24]),
	.ibar(gnd),
	.o(\HWDATA[24]~input_o ));
// synopsys translate_off
defparam \HWDATA[24]~input .bus_hold = "false";
defparam \HWDATA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N15
cycloneiv_io_ibuf \HWDATA[25]~input (
	.i(HWDATA[25]),
	.ibar(gnd),
	.o(\HWDATA[25]~input_o ));
// synopsys translate_off
defparam \HWDATA[25]~input .bus_hold = "false";
defparam \HWDATA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y67_N22
cycloneiv_io_ibuf \HWDATA[26]~input (
	.i(HWDATA[26]),
	.ibar(gnd),
	.o(\HWDATA[26]~input_o ));
// synopsys translate_off
defparam \HWDATA[26]~input .bus_hold = "false";
defparam \HWDATA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y67_N8
cycloneiv_io_ibuf \HWDATA[27]~input (
	.i(HWDATA[27]),
	.ibar(gnd),
	.o(\HWDATA[27]~input_o ));
// synopsys translate_off
defparam \HWDATA[27]~input .bus_hold = "false";
defparam \HWDATA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N15
cycloneiv_io_ibuf \HWDATA[28]~input (
	.i(HWDATA[28]),
	.ibar(gnd),
	.o(\HWDATA[28]~input_o ));
// synopsys translate_off
defparam \HWDATA[28]~input .bus_hold = "false";
defparam \HWDATA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y4_N8
cycloneiv_io_ibuf \HWDATA[29]~input (
	.i(HWDATA[29]),
	.ibar(gnd),
	.o(\HWDATA[29]~input_o ));
// synopsys translate_off
defparam \HWDATA[29]~input .bus_hold = "false";
defparam \HWDATA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y12_N8
cycloneiv_io_ibuf \HWDATA[30]~input (
	.i(HWDATA[30]),
	.ibar(gnd),
	.o(\HWDATA[30]~input_o ));
// synopsys translate_off
defparam \HWDATA[30]~input .bus_hold = "false";
defparam \HWDATA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneiv_io_ibuf \HWDATA[31]~input (
	.i(HWDATA[31]),
	.ibar(gnd),
	.o(\HWDATA[31]~input_o ));
// synopsys translate_off
defparam \HWDATA[31]~input .bus_hold = "false";
defparam \HWDATA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N8
cycloneiv_io_ibuf \ctrl_i[2]~input (
	.i(ctrl_i[2]),
	.ibar(gnd),
	.o(\ctrl_i[2]~input_o ));
// synopsys translate_off
defparam \ctrl_i[2]~input .bus_hold = "false";
defparam \ctrl_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y67_N1
cycloneiv_io_ibuf \ctrl_i[3]~input (
	.i(ctrl_i[3]),
	.ibar(gnd),
	.o(\ctrl_i[3]~input_o ));
// synopsys translate_off
defparam \ctrl_i[3]~input .bus_hold = "false";
defparam \ctrl_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign HREADYout = \HREADYout~output_o ;

assign HRESP[0] = \HRESP[0]~output_o ;

assign HRESP[1] = \HRESP[1]~output_o ;

assign HRDATA[0] = \HRDATA[0]~output_o ;

assign HRDATA[1] = \HRDATA[1]~output_o ;

assign HRDATA[2] = \HRDATA[2]~output_o ;

assign HRDATA[3] = \HRDATA[3]~output_o ;

assign HRDATA[4] = \HRDATA[4]~output_o ;

assign HRDATA[5] = \HRDATA[5]~output_o ;

assign HRDATA[6] = \HRDATA[6]~output_o ;

assign HRDATA[7] = \HRDATA[7]~output_o ;

assign HRDATA[8] = \HRDATA[8]~output_o ;

assign HRDATA[9] = \HRDATA[9]~output_o ;

assign HRDATA[10] = \HRDATA[10]~output_o ;

assign HRDATA[11] = \HRDATA[11]~output_o ;

assign HRDATA[12] = \HRDATA[12]~output_o ;

assign HRDATA[13] = \HRDATA[13]~output_o ;

assign HRDATA[14] = \HRDATA[14]~output_o ;

assign HRDATA[15] = \HRDATA[15]~output_o ;

assign HRDATA[16] = \HRDATA[16]~output_o ;

assign HRDATA[17] = \HRDATA[17]~output_o ;

assign HRDATA[18] = \HRDATA[18]~output_o ;

assign HRDATA[19] = \HRDATA[19]~output_o ;

assign HRDATA[20] = \HRDATA[20]~output_o ;

assign HRDATA[21] = \HRDATA[21]~output_o ;

assign HRDATA[22] = \HRDATA[22]~output_o ;

assign HRDATA[23] = \HRDATA[23]~output_o ;

assign HRDATA[24] = \HRDATA[24]~output_o ;

assign HRDATA[25] = \HRDATA[25]~output_o ;

assign HRDATA[26] = \HRDATA[26]~output_o ;

assign HRDATA[27] = \HRDATA[27]~output_o ;

assign HRDATA[28] = \HRDATA[28]~output_o ;

assign HRDATA[29] = \HRDATA[29]~output_o ;

assign HRDATA[30] = \HRDATA[30]~output_o ;

assign HRDATA[31] = \HRDATA[31]~output_o ;

assign UART_TXD = \UART_TXD~output_o ;

endmodule
