// Double write on register in a single branch (e.i. in same EndNode)

instruction set architecture RegSingleBranch = {

  register REG: Bits<32>

  instruction TEST: TMP = {
    REG := 1
    REG := 2
  }

  encoding TEST = { ONE = 1 }
  assembly TEST = ""

  format TMP: Bits<32> =
  { ONE: Bits<16>
  , TWO: Bits<16>
  }
}

micro processor TEST implements RegSingleBranch =  { start = 0x1000 }