Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Jun 15 14:44:50 2022
| Host         : ubuntu running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z030-fbg676
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1385)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2943)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (5465)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1385)
---------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: jd_2 (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)

 There are 991 register/latch pins with no clock driven by root clock pin: slowclkgen/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2943)
---------------------------------------------------
 There are 2943 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5465)
---------------------------------
 There are 5465 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.609        0.000                      0                14477        0.038        0.000                      0                14477        1.100        0.000                       0                  5473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK200MHZ_P        {0.000 2.500}        5.000           200.000         
  clk_out1_mmcm    {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm    {0.000 31.250}       62.500          16.000          
  clkfbout_mmcm    {0.000 2.500}        5.000           200.000         
sys_clk_pin        {0.000 2.500}        5.000           200.000         
  clk_out1_mmcm_1  {0.000 59.609}       119.219         8.388           
  clk_out2_mmcm_1  {0.000 31.250}       62.500          16.000          
  clkfbout_mmcm_1  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK200MHZ_P                                                                                                                                                          1.100        0.000                       0                     1  
  clk_out1_mmcm        117.968        0.000                      0                    8        0.151        0.000                      0                    8       59.209        0.000                       0                    10  
  clk_out2_mmcm         33.609        0.000                      0                11247        0.128        0.000                      0                11247       30.482        0.000                       0                  5459  
  clkfbout_mmcm                                                                                                                                                      3.592        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          1.100        0.000                       0                     1  
  clk_out1_mmcm_1      117.969        0.000                      0                    8        0.151        0.000                      0                    8       59.209        0.000                       0                    10  
  clk_out2_mmcm_1       33.610        0.000                      0                11247        0.128        0.000                      0                11247       30.482        0.000                       0                  5459  
  clkfbout_mmcm_1                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        117.968        0.000                      0                    8        0.051        0.000                      0                    8  
clk_out2_mmcm_1  clk_out2_mmcm         33.609        0.000                      0                11247        0.038        0.000                      0                11247  
clk_out1_mmcm    clk_out1_mmcm_1      117.968        0.000                      0                    8        0.051        0.000                      0                    8  
clk_out2_mmcm    clk_out2_mmcm_1       33.609        0.000                      0                11247        0.038        0.000                      0                11247  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_mmcm      clk_out2_mmcm           51.735        0.000                      0                 3222        0.465        0.000                      0                 3222  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm           51.735        0.000                      0                 3222        0.375        0.000                      0                 3222  
**async_default**  clk_out2_mmcm      clk_out2_mmcm_1         51.735        0.000                      0                 3222        0.375        0.000                      0                 3222  
**async_default**  clk_out2_mmcm_1    clk_out2_mmcm_1         51.736        0.000                      0                 3222        0.465        0.000                      0                 3222  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK200MHZ_P
  To Clock:  CLK200MHZ_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK200MHZ_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK200MHZ_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      117.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             117.968ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.302ns (27.505%)  route 0.796ns (72.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043    -1.282 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.303    -0.979    slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.031   116.990    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.990    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                117.968    

Slack (MET) :             118.094ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.437ns (40.153%)  route 0.651ns (59.847%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046    -1.279 r  slowclkgen/counter[6]_i_3/O
                         net (fo=2, routed)           0.159    -1.120    slowclkgen/counter[6]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I0_O)        0.132    -0.988 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.988    slowclkgen/clk_out_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                118.094    

Slack (MET) :             118.112ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.441ns (40.372%)  route 0.651ns (59.628%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046    -1.279 r  slowclkgen/counter[6]_i_3/O
                         net (fo=2, routed)           0.159    -1.120    slowclkgen/counter[6]_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.136    -0.984 r  slowclkgen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.984    slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.128    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                118.112    

Slack (MET) :             118.243ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.338ns (36.235%)  route 0.595ns (63.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.595    -1.278    slowclkgen/counter[1]
    SLICE_X59Y96         LUT2 (Prop_lut2_I1_O)        0.134    -1.144 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.144    slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.058   117.100    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.100    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                118.243    

Slack (MET) :             118.341ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.330ns (40.204%)  route 0.491ns (59.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.491    -1.382    slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.126    -1.256 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.065   117.086    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.086    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.341    

Slack (MET) :             118.352ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.340ns (40.924%)  route 0.491ns (59.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.491    -1.382    slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.136    -1.246 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.246    slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.107    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.107    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                118.352    

Slack (MET) :             118.381ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.302ns (37.584%)  route 0.502ns (62.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.502    -1.316    slowclkgen/counter[2]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.043    -1.273 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.273    slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.108    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.108    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                118.381    

Slack (MET) :             118.616ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.266ns (49.615%)  route 0.270ns (50.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 f  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.270    -1.584    slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.043    -1.541 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.541    slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.034   117.076    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.076    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                118.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (49.975%)  route 0.129ns (50.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.331    slowclkgen/counter[4]
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.029    -0.302 r  slowclkgen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.302    slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.454    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.780%)  route 0.129ns (50.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.331    slowclkgen/counter[4]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.028    -0.303 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.303    slowclkgen/clk_out_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.463    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.173ns (63.595%)  route 0.099ns (36.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.099    -0.355    slowclkgen/counter[3]
    SLICE_X58Y96         LUT6 (Prop_lut6_I3_O)        0.066    -0.289 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.324    slowclkgen/counter[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.029    -0.295 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.295    slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.075    -0.486    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 f  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.324    slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.028    -0.296 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.296    slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.060    -0.501    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.972%)  route 0.196ns (57.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.196    -0.246    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.030    -0.216 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.216    slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.146ns (42.639%)  route 0.196ns (57.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.196    -0.246    slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.218 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.218    slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.173ns (41.141%)  route 0.248ns (58.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.100    -0.354    slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.066    -0.288 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.147    -0.140    slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.038    -0.512    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         119.219     117.810    BUFGCTRL_X0Y3    ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         119.219     118.148    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X59Y96     slowclkgen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     slowclkgen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     slowclkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     slowclkgen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     slowclkgen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     slowclkgen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     slowclkgen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     slowclkgen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X59Y96     slowclkgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X59Y96     slowclkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     slowclkgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     slowclkgen/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     slowclkgen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     slowclkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       33.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.609ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.436ns  (logic 4.077ns (14.338%)  route 24.359ns (85.662%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.959    26.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.526    
  -------------------------------------------------------------------
                         slack                                 33.609    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.254ns  (logic 4.077ns (14.430%)  route 24.177ns (85.570%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.976    23.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          0.869    24.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.322 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.022    26.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.344    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.826ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.123ns  (logic 4.085ns (14.525%)  route 24.038ns (85.475%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.779    24.112    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.051    24.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.051    26.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.511    60.040    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.040    
                         arrival time                         -26.214    
  -------------------------------------------------------------------
                         slack                                 33.826    

Slack (MET) :             33.834ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.199ns  (logic 4.077ns (14.458%)  route 24.122ns (85.542%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.972    23.362    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.901    24.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.940    26.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.346    61.231    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.124    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -26.290    
  -------------------------------------------------------------------
                         slack                                 33.834    

Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.185ns  (logic 4.077ns (14.465%)  route 24.108ns (85.535%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.972    23.362    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.901    24.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.926    26.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.275    
  -------------------------------------------------------------------
                         slack                                 33.860    

Slack (MET) :             33.872ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.171ns  (logic 4.077ns (14.472%)  route 24.094ns (85.528%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 61.240 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.694    26.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.355    61.240    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.601    60.639    
                         clock uncertainty           -0.090    60.549    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         60.133    
                         arrival time                         -26.261    
  -------------------------------------------------------------------
                         slack                                 33.872    

Slack (MET) :             33.946ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.095ns  (logic 4.077ns (14.512%)  route 24.018ns (85.488%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 61.238 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.618    26.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.353    61.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.637    
                         clock uncertainty           -0.090    60.547    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.131    
                         arrival time                         -26.185    
  -------------------------------------------------------------------
                         slack                                 33.946    

Slack (MET) :             33.953ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.091ns  (logic 4.077ns (14.513%)  route 24.014ns (85.487%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.779    24.112    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.043    24.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.026    26.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.182    
  -------------------------------------------------------------------
                         slack                                 33.953    

Slack (MET) :             34.038ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        27.905ns  (logic 4.081ns (14.625%)  route 23.823ns (85.375%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.603    23.936    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y7          LUT3 (Prop_lut3_I1_O)        0.047    23.983 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.012    25.995    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.346    61.231    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.507    60.033    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.033    
                         arrival time                         -25.995    
  -------------------------------------------------------------------
                         slack                                 34.038    

Slack (MET) :             34.054ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        27.989ns  (logic 4.077ns (14.567%)  route 23.912ns (85.433%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 61.240 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.976    23.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          0.869    24.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.322 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.757    26.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.355    61.240    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.601    60.639    
                         clock uncertainty           -0.090    60.549    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         60.133    
                         arrival time                         -26.079    
  -------------------------------------------------------------------
                         slack                                 34.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.547    -0.556    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/clk_out2
    SLICE_X37Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.100    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/Q
                         net (fo=23, routed)          0.098    -0.358    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/dp_gt0.rptr_vec_r_1
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.028    -0.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r[0]_i_1__62/O
                         net (fo=1, routed)           0.000    -0.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_1
    SLICE_X36Y59         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.747    -0.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/clk_out2
    SLICE_X36Y59         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.024    -0.545    
    SLICE_X36Y59         FDPE (Hold_fdpe_C_D)         0.087    -0.458    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.130ns (56.979%)  route 0.098ns (43.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.544    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/clk_out2
    SLICE_X44Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDCE (Prop_fdce_C_Q)         0.100    -0.459 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/Q
                         net (fo=6, routed)           0.098    -0.360    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.030    -0.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27[2]_i_1_n_0
    SLICE_X45Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.745    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/clk_out2
    SLICE_X45Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/C
                         clock pessimism              0.023    -0.548    
    SLICE_X45Y61         FDCE (Hold_fdce_C_D)         0.075    -0.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.434%)  route 0.136ns (51.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.633    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X17Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.370 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/Q
                         net (fo=2, routed)           0.136    -0.233    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg_n_0_[4]
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.028    -0.205 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__95/O
                         net (fo=1, routed)           0.000    -0.205    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]_0
    SLICE_X14Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.855    -0.461    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/clk_out2
    SLICE_X14Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.436    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.087    -0.349    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.179ns (77.039%)  route 0.053ns (22.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.533    -0.570    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.107    -0.463 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.409    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X46Y75         LUT5 (Prop_lut5_I4_O)        0.072    -0.337 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.337    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.731    -0.585    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.015    -0.570    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.087    -0.483    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.471%)  route 0.121ns (48.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.633    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X17Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.370 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.121    -0.249    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/i_dtm_req_bits[34]
    SLICE_X16Y39         LUT5 (Prop_lut5_I2_O)        0.028    -0.221 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__91/O
                         net (fo=1, routed)           0.000    -0.221    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]_0
    SLICE_X16Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.855    -0.461    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/clk_out2
    SLICE_X16Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.005    -0.456    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.087    -0.369    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.039%)  route 0.101ns (40.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.630    -0.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X22Y37         FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDSE (Prop_fdse_C_Q)         0.118    -0.355 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.101    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I3_O)        0.028    -0.225 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[24]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[23]
    SLICE_X22Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.850    -0.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X22Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
                         clock pessimism              0.005    -0.461    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.087    -0.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.629    -0.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X23Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.093    -0.281    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/Q[1]
    SLICE_X23Y34         LUT6 (Prop_lut6_I3_O)        0.028    -0.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[9]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[8]
    SLICE_X23Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.849    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X23Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/C
                         clock pessimism              0.005    -0.462    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.060    -0.402    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.599    -0.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X47Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/Q
                         net (fo=2, routed)           0.103    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]_0[8]
    SLICE_X46Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.820    -0.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X46Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/C
                         clock pessimism              0.006    -0.490    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.040    -0.450    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.930%)  route 0.123ns (49.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.598    -0.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X49Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.100    -0.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/Q
                         net (fo=1, routed)           0.123    -0.281    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[11]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.028    -0.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[11]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.818    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X50Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/C
                         clock pessimism              0.007    -0.491    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.087    -0.404    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.598    -0.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X48Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.118    -0.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.077    -0.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[5]
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.028    -0.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.818    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X49Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.004    -0.494    
    SLICE_X49Y43         FDCE (Hold_fdce_C_D)         0.061    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y10     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X26Y60     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X26Y60     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK200MHZ_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      117.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       59.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             117.969ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.302ns (27.505%)  route 0.796ns (72.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043    -1.282 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.303    -0.979    slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.099   117.022    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.031   116.991    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.991    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                117.969    

Slack (MET) :             118.095ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.437ns (40.153%)  route 0.651ns (59.847%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046    -1.279 r  slowclkgen/counter[6]_i_3/O
                         net (fo=2, routed)           0.159    -1.120    slowclkgen/counter[6]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I0_O)        0.132    -0.988 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.988    slowclkgen/clk_out_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.107    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.107    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                118.095    

Slack (MET) :             118.113ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.441ns (40.372%)  route 0.651ns (59.628%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046    -1.279 r  slowclkgen/counter[6]_i_3/O
                         net (fo=2, routed)           0.159    -1.120    slowclkgen/counter[6]_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.136    -0.984 r  slowclkgen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.984    slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.129    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.129    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                118.113    

Slack (MET) :             118.245ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.338ns (36.235%)  route 0.595ns (63.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.595    -1.278    slowclkgen/counter[1]
    SLICE_X59Y96         LUT2 (Prop_lut2_I1_O)        0.134    -1.144 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.144    slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.058   117.101    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.101    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                118.245    

Slack (MET) :             118.343ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.330ns (40.204%)  route 0.491ns (59.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.491    -1.382    slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.126    -1.256 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.099   117.022    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.065   117.087    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.087    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.343    

Slack (MET) :             118.354ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.340ns (40.924%)  route 0.491ns (59.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.491    -1.382    slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.136    -1.246 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.246    slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.099   117.022    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.108    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.108    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                118.354    

Slack (MET) :             118.382ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.302ns (37.584%)  route 0.502ns (62.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.502    -1.316    slowclkgen/counter[2]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.043    -1.273 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.273    slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.109    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.109    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                118.382    

Slack (MET) :             118.617ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.266ns (49.615%)  route 0.270ns (50.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 f  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.270    -1.584    slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.043    -1.541 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.541    slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.099   117.043    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.034   117.077    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.077    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                118.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (49.975%)  route 0.129ns (50.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.331    slowclkgen/counter[4]
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.029    -0.302 r  slowclkgen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.302    slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.454    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.780%)  route 0.129ns (50.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.331    slowclkgen/counter[4]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.028    -0.303 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.303    slowclkgen/clk_out_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism              0.024    -0.550    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.463    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.173ns (63.595%)  route 0.099ns (36.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.099    -0.355    slowclkgen/counter[3]
    SLICE_X58Y96         LUT6 (Prop_lut6_I3_O)        0.066    -0.289 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.324    slowclkgen/counter[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.029    -0.295 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.295    slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.075    -0.486    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 f  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.324    slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.028    -0.296 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.296    slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.060    -0.501    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.972%)  route 0.196ns (57.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.196    -0.246    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.030    -0.216 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.216    slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.465    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.146ns (42.639%)  route 0.196ns (57.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.196    -0.246    slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.218 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.218    slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.474    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.173ns (41.141%)  route 0.248ns (58.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.100    -0.354    slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.066    -0.288 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.147    -0.140    slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.038    -0.512    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.609 }
Period(ns):         119.219
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         119.219     117.810    BUFGCTRL_X0Y3    ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         119.219     118.148    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X59Y96     slowclkgen/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     slowclkgen/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         119.219     118.469    SLICE_X58Y96     slowclkgen/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     slowclkgen/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     slowclkgen/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     slowclkgen/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X59Y96     slowclkgen/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         119.219     118.519    SLICE_X58Y96     slowclkgen/counter_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.219     94.141     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X59Y96     slowclkgen/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X59Y96     slowclkgen/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     slowclkgen/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     slowclkgen/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     slowclkgen/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         59.609      59.209     SLICE_X58Y96     slowclkgen/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X59Y96     slowclkgen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         59.609      59.259     SLICE_X58Y96     slowclkgen/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       33.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.610ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.436ns  (logic 4.077ns (14.338%)  route 24.359ns (85.662%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.959    26.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.089    60.552    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -26.526    
  -------------------------------------------------------------------
                         slack                                 33.610    

Slack (MET) :             33.792ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.254ns  (logic 4.077ns (14.430%)  route 24.177ns (85.570%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.976    23.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          0.869    24.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.322 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.022    26.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.089    60.552    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -26.344    
  -------------------------------------------------------------------
                         slack                                 33.792    

Slack (MET) :             33.827ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.123ns  (logic 4.085ns (14.525%)  route 24.038ns (85.475%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.779    24.112    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.051    24.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.051    26.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.089    60.552    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.511    60.041    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.041    
                         arrival time                         -26.214    
  -------------------------------------------------------------------
                         slack                                 33.827    

Slack (MET) :             33.835ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.199ns  (logic 4.077ns (14.458%)  route 24.122ns (85.542%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.972    23.362    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.901    24.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.940    26.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.346    61.231    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.089    60.541    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.125    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.125    
                         arrival time                         -26.290    
  -------------------------------------------------------------------
                         slack                                 33.835    

Slack (MET) :             33.861ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.185ns  (logic 4.077ns (14.465%)  route 24.108ns (85.535%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.972    23.362    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.901    24.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.926    26.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.089    60.552    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -26.275    
  -------------------------------------------------------------------
                         slack                                 33.861    

Slack (MET) :             33.873ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.171ns  (logic 4.077ns (14.472%)  route 24.094ns (85.528%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 61.240 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.694    26.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.355    61.240    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.601    60.639    
                         clock uncertainty           -0.089    60.550    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         60.134    
                         arrival time                         -26.261    
  -------------------------------------------------------------------
                         slack                                 33.873    

Slack (MET) :             33.947ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.095ns  (logic 4.077ns (14.512%)  route 24.018ns (85.488%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 61.238 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.618    26.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.353    61.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.637    
                         clock uncertainty           -0.089    60.548    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.132    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.132    
                         arrival time                         -26.185    
  -------------------------------------------------------------------
                         slack                                 33.947    

Slack (MET) :             33.954ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.091ns  (logic 4.077ns (14.513%)  route 24.014ns (85.487%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.779    24.112    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.043    24.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.026    26.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.089    60.552    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.136    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.136    
                         arrival time                         -26.182    
  -------------------------------------------------------------------
                         slack                                 33.954    

Slack (MET) :             34.039ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        27.905ns  (logic 4.081ns (14.625%)  route 23.823ns (85.375%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.603    23.936    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y7          LUT3 (Prop_lut3_I1_O)        0.047    23.983 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.012    25.995    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.346    61.231    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.089    60.541    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.507    60.034    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.034    
                         arrival time                         -25.995    
  -------------------------------------------------------------------
                         slack                                 34.039    

Slack (MET) :             34.055ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        27.989ns  (logic 4.077ns (14.567%)  route 23.912ns (85.433%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 61.240 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.976    23.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          0.869    24.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.322 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.757    26.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.355    61.240    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.601    60.639    
                         clock uncertainty           -0.089    60.550    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.134    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         60.134    
                         arrival time                         -26.079    
  -------------------------------------------------------------------
                         slack                                 34.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.547    -0.556    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/clk_out2
    SLICE_X37Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.100    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/Q
                         net (fo=23, routed)          0.098    -0.358    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/dp_gt0.rptr_vec_r_1
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.028    -0.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r[0]_i_1__62/O
                         net (fo=1, routed)           0.000    -0.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_1
    SLICE_X36Y59         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.747    -0.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/clk_out2
    SLICE_X36Y59         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.024    -0.545    
    SLICE_X36Y59         FDPE (Hold_fdpe_C_D)         0.087    -0.458    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.130ns (56.979%)  route 0.098ns (43.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.544    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/clk_out2
    SLICE_X44Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDCE (Prop_fdce_C_Q)         0.100    -0.459 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/Q
                         net (fo=6, routed)           0.098    -0.360    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.030    -0.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27[2]_i_1_n_0
    SLICE_X45Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.745    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/clk_out2
    SLICE_X45Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/C
                         clock pessimism              0.023    -0.548    
    SLICE_X45Y61         FDCE (Hold_fdce_C_D)         0.075    -0.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.434%)  route 0.136ns (51.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.633    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X17Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.370 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/Q
                         net (fo=2, routed)           0.136    -0.233    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg_n_0_[4]
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.028    -0.205 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__95/O
                         net (fo=1, routed)           0.000    -0.205    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]_0
    SLICE_X14Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.855    -0.461    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/clk_out2
    SLICE_X14Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.436    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.087    -0.349    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.179ns (77.039%)  route 0.053ns (22.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.533    -0.570    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.107    -0.463 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.409    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X46Y75         LUT5 (Prop_lut5_I4_O)        0.072    -0.337 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.337    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.731    -0.585    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.015    -0.570    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.087    -0.483    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.471%)  route 0.121ns (48.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.633    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X17Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.370 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.121    -0.249    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/i_dtm_req_bits[34]
    SLICE_X16Y39         LUT5 (Prop_lut5_I2_O)        0.028    -0.221 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__91/O
                         net (fo=1, routed)           0.000    -0.221    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]_0
    SLICE_X16Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.855    -0.461    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/clk_out2
    SLICE_X16Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.005    -0.456    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.087    -0.369    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.039%)  route 0.101ns (40.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.630    -0.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X22Y37         FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDSE (Prop_fdse_C_Q)         0.118    -0.355 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.101    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I3_O)        0.028    -0.225 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[24]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[23]
    SLICE_X22Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.850    -0.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X22Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
                         clock pessimism              0.005    -0.461    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.087    -0.374    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.629    -0.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X23Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.093    -0.281    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/Q[1]
    SLICE_X23Y34         LUT6 (Prop_lut6_I3_O)        0.028    -0.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[9]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[8]
    SLICE_X23Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.849    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X23Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/C
                         clock pessimism              0.005    -0.462    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.060    -0.402    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.599    -0.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X47Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/Q
                         net (fo=2, routed)           0.103    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]_0[8]
    SLICE_X46Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.820    -0.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X46Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/C
                         clock pessimism              0.006    -0.490    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.040    -0.450    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.930%)  route 0.123ns (49.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.007ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.598    -0.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X49Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.100    -0.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/Q
                         net (fo=1, routed)           0.123    -0.281    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[11]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.028    -0.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[11]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.818    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X50Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/C
                         clock pessimism              0.007    -0.491    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.087    -0.404    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.598    -0.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X48Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.118    -0.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.077    -0.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[5]
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.028    -0.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.818    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X49Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.004    -0.494    
    SLICE_X49Y43         FDCE (Hold_fdce_C_D)         0.061    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X2Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y10     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y3      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X30Y59     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/rxq/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X26Y60     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X26Y60     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi1_top/u_sirv_qspi_4cs/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X48Y61     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_rxq/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      117.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             117.968ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.302ns (27.505%)  route 0.796ns (72.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043    -1.282 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.303    -0.979    slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.031   116.990    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.990    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                117.968    

Slack (MET) :             118.094ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.437ns (40.153%)  route 0.651ns (59.847%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046    -1.279 r  slowclkgen/counter[6]_i_3/O
                         net (fo=2, routed)           0.159    -1.120    slowclkgen/counter[6]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I0_O)        0.132    -0.988 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.988    slowclkgen/clk_out_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                118.094    

Slack (MET) :             118.112ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.441ns (40.372%)  route 0.651ns (59.628%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046    -1.279 r  slowclkgen/counter[6]_i_3/O
                         net (fo=2, routed)           0.159    -1.120    slowclkgen/counter[6]_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.136    -0.984 r  slowclkgen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.984    slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.128    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                118.112    

Slack (MET) :             118.243ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.338ns (36.235%)  route 0.595ns (63.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.595    -1.278    slowclkgen/counter[1]
    SLICE_X59Y96         LUT2 (Prop_lut2_I1_O)        0.134    -1.144 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.144    slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.058   117.100    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.100    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                118.243    

Slack (MET) :             118.341ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.330ns (40.204%)  route 0.491ns (59.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.491    -1.382    slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.126    -1.256 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.065   117.086    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.086    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.341    

Slack (MET) :             118.352ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.340ns (40.924%)  route 0.491ns (59.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.491    -1.382    slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.136    -1.246 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.246    slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.107    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.107    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                118.352    

Slack (MET) :             118.381ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.302ns (37.584%)  route 0.502ns (62.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.502    -1.316    slowclkgen/counter[2]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.043    -1.273 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.273    slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.108    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.108    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                118.381    

Slack (MET) :             118.616ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm rise@119.219ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.266ns (49.615%)  route 0.270ns (50.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 f  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.270    -1.584    slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.043    -1.541 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.541    slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.034   117.076    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.076    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                118.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (49.975%)  route 0.129ns (50.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.331    slowclkgen/counter[4]
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.029    -0.302 r  slowclkgen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.302    slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.353    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.780%)  route 0.129ns (50.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.331    slowclkgen/counter[4]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.028    -0.303 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.303    slowclkgen/clk_out_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.362    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.173ns (63.595%)  route 0.099ns (36.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.099    -0.355    slowclkgen/counter[3]
    SLICE_X58Y96         LUT6 (Prop_lut6_I3_O)        0.066    -0.289 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.324    slowclkgen/counter[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.029    -0.295 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.295    slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.075    -0.385    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 f  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.324    slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.028    -0.296 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.296    slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.060    -0.400    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.972%)  route 0.196ns (57.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.196    -0.246    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.030    -0.216 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.216    slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.146ns (42.639%)  route 0.196ns (57.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.196    -0.246    slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.218 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.218    slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.173ns (41.141%)  route 0.248ns (58.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.100    -0.354    slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.066    -0.288 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.147    -0.140    slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.038    -0.411    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       33.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.609ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.436ns  (logic 4.077ns (14.338%)  route 24.359ns (85.662%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.959    26.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.526    
  -------------------------------------------------------------------
                         slack                                 33.609    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.254ns  (logic 4.077ns (14.430%)  route 24.177ns (85.570%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.976    23.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          0.869    24.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.322 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.022    26.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.344    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.826ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.123ns  (logic 4.085ns (14.525%)  route 24.038ns (85.475%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.779    24.112    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.051    24.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.051    26.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.511    60.040    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.040    
                         arrival time                         -26.214    
  -------------------------------------------------------------------
                         slack                                 33.826    

Slack (MET) :             33.834ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.199ns  (logic 4.077ns (14.458%)  route 24.122ns (85.542%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.972    23.362    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.901    24.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.940    26.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.346    61.231    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.124    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -26.290    
  -------------------------------------------------------------------
                         slack                                 33.834    

Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.185ns  (logic 4.077ns (14.465%)  route 24.108ns (85.535%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.972    23.362    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.901    24.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.926    26.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.275    
  -------------------------------------------------------------------
                         slack                                 33.860    

Slack (MET) :             33.872ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.171ns  (logic 4.077ns (14.472%)  route 24.094ns (85.528%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 61.240 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.694    26.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.355    61.240    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.601    60.639    
                         clock uncertainty           -0.090    60.549    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         60.133    
                         arrival time                         -26.261    
  -------------------------------------------------------------------
                         slack                                 33.872    

Slack (MET) :             33.946ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.095ns  (logic 4.077ns (14.512%)  route 24.018ns (85.488%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 61.238 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.618    26.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.353    61.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.637    
                         clock uncertainty           -0.090    60.547    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.131    
                         arrival time                         -26.185    
  -------------------------------------------------------------------
                         slack                                 33.946    

Slack (MET) :             33.953ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        28.091ns  (logic 4.077ns (14.513%)  route 24.014ns (85.487%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.779    24.112    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.043    24.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.026    26.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.182    
  -------------------------------------------------------------------
                         slack                                 33.953    

Slack (MET) :             34.038ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        27.905ns  (logic 4.081ns (14.625%)  route 23.823ns (85.375%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.603    23.936    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y7          LUT3 (Prop_lut3_I1_O)        0.047    23.983 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.012    25.995    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.346    61.231    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.507    60.033    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.033    
                         arrival time                         -25.995    
  -------------------------------------------------------------------
                         slack                                 34.038    

Slack (MET) :             34.054ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        27.989ns  (logic 4.077ns (14.567%)  route 23.912ns (85.433%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 61.240 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.976    23.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          0.869    24.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.322 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.757    26.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.355    61.240    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.601    60.639    
                         clock uncertainty           -0.090    60.549    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         60.133    
                         arrival time                         -26.079    
  -------------------------------------------------------------------
                         slack                                 34.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.547    -0.556    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/clk_out2
    SLICE_X37Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.100    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/Q
                         net (fo=23, routed)          0.098    -0.358    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/dp_gt0.rptr_vec_r_1
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.028    -0.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r[0]_i_1__62/O
                         net (fo=1, routed)           0.000    -0.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_1
    SLICE_X36Y59         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.747    -0.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/clk_out2
    SLICE_X36Y59         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.024    -0.545    
                         clock uncertainty            0.090    -0.454    
    SLICE_X36Y59         FDPE (Hold_fdpe_C_D)         0.087    -0.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.130ns (56.979%)  route 0.098ns (43.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.544    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/clk_out2
    SLICE_X44Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDCE (Prop_fdce_C_Q)         0.100    -0.459 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/Q
                         net (fo=6, routed)           0.098    -0.360    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.030    -0.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27[2]_i_1_n_0
    SLICE_X45Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.745    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/clk_out2
    SLICE_X45Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/C
                         clock pessimism              0.023    -0.548    
                         clock uncertainty            0.090    -0.457    
    SLICE_X45Y61         FDCE (Hold_fdce_C_D)         0.075    -0.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.434%)  route 0.136ns (51.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.633    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X17Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.370 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/Q
                         net (fo=2, routed)           0.136    -0.233    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg_n_0_[4]
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.028    -0.205 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__95/O
                         net (fo=1, routed)           0.000    -0.205    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]_0
    SLICE_X14Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.855    -0.461    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/clk_out2
    SLICE_X14Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.436    
                         clock uncertainty            0.090    -0.345    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.087    -0.258    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.179ns (77.039%)  route 0.053ns (22.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.533    -0.570    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.107    -0.463 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.409    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X46Y75         LUT5 (Prop_lut5_I4_O)        0.072    -0.337 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.337    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.731    -0.585    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.015    -0.570    
                         clock uncertainty            0.090    -0.479    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.087    -0.392    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.471%)  route 0.121ns (48.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.633    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X17Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.370 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.121    -0.249    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/i_dtm_req_bits[34]
    SLICE_X16Y39         LUT5 (Prop_lut5_I2_O)        0.028    -0.221 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__91/O
                         net (fo=1, routed)           0.000    -0.221    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]_0
    SLICE_X16Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.855    -0.461    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/clk_out2
    SLICE_X16Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.005    -0.456    
                         clock uncertainty            0.090    -0.365    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.087    -0.278    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.039%)  route 0.101ns (40.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.630    -0.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X22Y37         FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDSE (Prop_fdse_C_Q)         0.118    -0.355 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.101    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I3_O)        0.028    -0.225 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[24]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[23]
    SLICE_X22Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.850    -0.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X22Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
                         clock pessimism              0.005    -0.461    
                         clock uncertainty            0.090    -0.370    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.087    -0.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.629    -0.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X23Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.093    -0.281    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/Q[1]
    SLICE_X23Y34         LUT6 (Prop_lut6_I3_O)        0.028    -0.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[9]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[8]
    SLICE_X23Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.849    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X23Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/C
                         clock pessimism              0.005    -0.462    
                         clock uncertainty            0.090    -0.371    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.060    -0.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.599    -0.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X47Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/Q
                         net (fo=2, routed)           0.103    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]_0[8]
    SLICE_X46Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.820    -0.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X46Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/C
                         clock pessimism              0.006    -0.490    
                         clock uncertainty            0.090    -0.399    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.040    -0.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.930%)  route 0.123ns (49.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.598    -0.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X49Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.100    -0.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/Q
                         net (fo=1, routed)           0.123    -0.281    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[11]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.028    -0.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[11]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.818    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X50Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/C
                         clock pessimism              0.007    -0.491    
                         clock uncertainty            0.090    -0.400    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.087    -0.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.598    -0.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X48Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.118    -0.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.077    -0.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[5]
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.028    -0.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.818    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X49Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.004    -0.494    
                         clock uncertainty            0.090    -0.403    
    SLICE_X49Y43         FDCE (Hold_fdce_C_D)         0.061    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      117.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             117.968ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.302ns (27.505%)  route 0.796ns (72.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043    -1.282 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.303    -0.979    slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.031   116.990    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        116.990    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                117.968    

Slack (MET) :             118.094ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.437ns (40.153%)  route 0.651ns (59.847%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046    -1.279 r  slowclkgen/counter[6]_i_3/O
                         net (fo=2, routed)           0.159    -1.120    slowclkgen/counter[6]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I0_O)        0.132    -0.988 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.988    slowclkgen/clk_out_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.064   117.106    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                        117.106    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                118.094    

Slack (MET) :             118.112ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.441ns (40.372%)  route 0.651ns (59.628%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.493    -1.325    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.046    -1.279 r  slowclkgen/counter[6]_i_3/O
                         net (fo=2, routed)           0.159    -1.120    slowclkgen/counter[6]_i_3_n_0
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.136    -0.984 r  slowclkgen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.984    slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.128    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        117.128    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                118.112    

Slack (MET) :             118.243ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.338ns (36.235%)  route 0.595ns (63.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.595    -1.278    slowclkgen/counter[1]
    SLICE_X59Y96         LUT2 (Prop_lut2_I1_O)        0.134    -1.144 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.144    slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.058   117.100    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        117.100    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                118.243    

Slack (MET) :             118.341ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.330ns (40.204%)  route 0.491ns (59.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.491    -1.382    slowclkgen/counter[1]
    SLICE_X58Y96         LUT3 (Prop_lut3_I1_O)        0.126    -1.256 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.256    slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.065   117.086    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        117.086    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                118.341    

Slack (MET) :             118.352ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.340ns (40.924%)  route 0.491ns (59.076%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.204    -1.873 r  slowclkgen/counter_reg[1]/Q
                         net (fo=6, routed)           0.491    -1.382    slowclkgen/counter[1]
    SLICE_X58Y96         LUT4 (Prop_lut4_I2_O)        0.136    -1.246 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.246    slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism             -0.577   117.121    
                         clock uncertainty           -0.101   117.021    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.086   117.107    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        117.107    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                118.352    

Slack (MET) :             118.381ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.302ns (37.584%)  route 0.502ns (62.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.259    -1.818 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.502    -1.316    slowclkgen/counter[2]
    SLICE_X58Y96         LUT6 (Prop_lut6_I4_O)        0.043    -1.273 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.273    slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)        0.066   117.108    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        117.108    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                118.381    

Slack (MET) :             118.616ns  (required time - arrival time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.219ns  (clk_out1_mmcm_1 rise@119.219ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.266ns (49.615%)  route 0.270ns (50.385%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 117.698 - 119.219 ) 
    Source Clock Delay      (SCD):    -2.077ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.227    -2.077    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.223    -1.854 f  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.270    -1.584    slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.043    -1.541 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -1.541    slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.219   119.219 r  
    L5                                                0.000   119.219 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000   119.219    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770   119.989 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   120.975    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.787   115.188 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.333   116.521    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083   116.604 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           1.094   117.698    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism             -0.556   117.142    
                         clock uncertainty           -0.101   117.042    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)        0.034   117.076    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        117.076    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                118.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.129ns (49.975%)  route 0.129ns (50.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.331    slowclkgen/counter[4]
    SLICE_X58Y96         LUT4 (Prop_lut4_I1_O)        0.029    -0.302 r  slowclkgen/counter[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.302    slowclkgen/counter_0[6]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[6]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.353    slowclkgen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.780%)  route 0.129ns (50.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.129    -0.331    slowclkgen/counter[4]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.028    -0.303 r  slowclkgen/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.303    slowclkgen/clk_out_i_1_n_0
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/clk_out_reg/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.362    slowclkgen/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.173ns (63.595%)  route 0.099ns (36.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.099    -0.355    slowclkgen/counter[3]
    SLICE_X58Y96         LUT6 (Prop_lut6_I3_O)        0.066    -0.289 r  slowclkgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    slowclkgen/counter_0[5]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[5]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    slowclkgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.129ns (48.655%)  route 0.136ns (51.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.324    slowclkgen/counter[0]
    SLICE_X59Y96         LUT2 (Prop_lut2_I0_O)        0.029    -0.295 r  slowclkgen/counter[1]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.295    slowclkgen/counter_0[1]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[1]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.075    -0.385    slowclkgen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.461%)  route 0.136ns (51.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.100    -0.461 f  slowclkgen/counter_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.324    slowclkgen/counter[0]
    SLICE_X59Y96         LUT1 (Prop_lut1_I0_O)        0.028    -0.296 r  slowclkgen/counter[0]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.296    slowclkgen/counter_0[0]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[0]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.060    -0.400    slowclkgen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.972%)  route 0.196ns (57.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.196    -0.246    slowclkgen/counter[2]
    SLICE_X58Y96         LUT4 (Prop_lut4_I3_O)        0.030    -0.216 r  slowclkgen/counter[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.216    slowclkgen/counter_0[3]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.096    -0.364    slowclkgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.146ns (42.639%)  route 0.196ns (57.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.118    -0.443 r  slowclkgen/counter_reg[2]/Q
                         net (fo=5, routed)           0.196    -0.246    slowclkgen/counter[2]
    SLICE_X58Y96         LUT3 (Prop_lut3_I0_O)        0.028    -0.218 r  slowclkgen/counter[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.218    slowclkgen/counter_0[2]
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[2]/C
                         clock pessimism              0.013    -0.561    
                         clock uncertainty            0.101    -0.460    
    SLICE_X58Y96         FDRE (Hold_fdre_C_D)         0.087    -0.373    slowclkgen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 slowclkgen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.609ns period=119.219ns})
  Destination:            slowclkgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.609ns period=119.219ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.173ns (41.141%)  route 0.248ns (58.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.542    -0.561    slowclkgen/clk_out1
    SLICE_X58Y96         FDRE                                         r  slowclkgen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDRE (Prop_fdre_C_Q)         0.107    -0.454 r  slowclkgen/counter_reg[3]/Q
                         net (fo=4, routed)           0.100    -0.354    slowclkgen/counter[3]
    SLICE_X58Y96         LUT5 (Prop_lut5_I2_O)        0.066    -0.288 r  slowclkgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.147    -0.140    slowclkgen/counter_0[4]
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=8, routed)           0.742    -0.574    slowclkgen/clk_out1
    SLICE_X59Y96         FDRE                                         r  slowclkgen/counter_reg[4]/C
                         clock pessimism              0.024    -0.550    
                         clock uncertainty            0.101    -0.449    
    SLICE_X59Y96         FDRE (Hold_fdre_C_D)         0.038    -0.411    slowclkgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       33.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.609ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.436ns  (logic 4.077ns (14.338%)  route 24.359ns (85.662%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.959    26.526    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.526    
  -------------------------------------------------------------------
                         slack                                 33.609    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.254ns  (logic 4.077ns (14.430%)  route 24.177ns (85.570%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.976    23.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          0.869    24.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.322 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.022    26.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.344    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.826ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.123ns  (logic 4.085ns (14.525%)  route 24.038ns (85.475%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.779    24.112    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.051    24.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_19/O
                         net (fo=16, routed)          2.051    26.214    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[8]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.511    60.040    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.040    
                         arrival time                         -26.214    
  -------------------------------------------------------------------
                         slack                                 33.826    

Slack (MET) :             33.834ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.199ns  (logic 4.077ns (14.458%)  route 24.122ns (85.542%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.972    23.362    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.901    24.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.940    26.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.346    61.231    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.124    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.124    
                         arrival time                         -26.290    
  -------------------------------------------------------------------
                         slack                                 33.834    

Slack (MET) :             33.860ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.185ns  (logic 4.077ns (14.465%)  route 24.108ns (85.535%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.972    23.362    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_2/O
                         net (fo=18, routed)          0.901    24.306    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[12]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.349 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_15/O
                         net (fo=16, routed)          1.926    26.275    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[12]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.275    
  -------------------------------------------------------------------
                         slack                                 33.860    

Slack (MET) :             33.872ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.171ns  (logic 4.077ns (14.472%)  route 24.094ns (85.528%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 61.240 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.694    26.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.355    61.240    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.601    60.639    
                         clock uncertainty           -0.090    60.549    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         60.133    
                         arrival time                         -26.261    
  -------------------------------------------------------------------
                         slack                                 33.872    

Slack (MET) :             33.946ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.095ns  (logic 4.077ns (14.512%)  route 24.018ns (85.488%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 61.238 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.986    23.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.043    23.419 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_14/O
                         net (fo=18, routed)          1.105    24.524    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[0]
    SLICE_X10Y5          LUT3 (Prop_lut3_I0_O)        0.043    24.567 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_27/O
                         net (fo=16, routed)          1.618    26.185    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[0]
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.353    61.238    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y7          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKBWRCLK
                         clock pessimism             -0.601    60.637    
                         clock uncertainty           -0.090    60.547    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.416    60.131    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0
  -------------------------------------------------------------------
                         required time                         60.131    
                         arrival time                         -26.185    
  -------------------------------------------------------------------
                         slack                                 33.946    

Slack (MET) :             33.953ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        28.091ns  (logic 4.077ns (14.513%)  route 24.014ns (85.487%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 61.242 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.779    24.112    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.043    24.155 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_21/O
                         net (fo=16, routed)          2.026    26.182    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[6]
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.357    61.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.601    60.641    
                         clock uncertainty           -0.090    60.551    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416    60.135    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0
  -------------------------------------------------------------------
                         required time                         60.135    
                         arrival time                         -26.182    
  -------------------------------------------------------------------
                         slack                                 33.953    

Slack (MET) :             34.038ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        27.905ns  (logic 4.081ns (14.625%)  route 23.823ns (85.375%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 61.231 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.464    21.962    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_8[0]
    SLICE_X20Y13         LUT6 (Prop_lut6_I2_O)        0.122    22.084 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[0]_i_3__17/O
                         net (fo=9, routed)           0.402    22.486    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_17
    SLICE_X25Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.529 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__14/O
                         net (fo=5, routed)           0.315    22.843    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_36_2
    SLICE_X23Y13         LUT6 (Prop_lut6_I4_O)        0.043    22.886 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_52/O
                         net (fo=1, routed)           0.404    23.290    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/ifu2itcm_icb_cmd_valid
    SLICE_X14Y13         LUT6 (Prop_lut6_I1_O)        0.043    23.333 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/mem[1].non_last.mem_r_reg_0_0_i_35__0/O
                         net (fo=26, routed)          0.603    23.936    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1
    SLICE_X10Y7          LUT3 (Prop_lut3_I1_O)        0.047    23.983 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.012    25.995    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.346    61.231    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.601    60.630    
                         clock uncertainty           -0.090    60.540    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.507    60.033    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.033    
                         arrival time                         -25.995    
  -------------------------------------------------------------------
                         slack                                 34.038    

Slack (MET) :             34.054ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        27.989ns  (logic 4.077ns (14.567%)  route 23.912ns (85.433%))
  Logic Levels:           46  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=18)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 61.240 - 62.500 ) 
    Source Clock Delay      (SCD):    -1.910ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.394    -1.910    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_out2
    SLICE_X32Y15         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.259    -1.651 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]/Q
                         net (fo=31, routed)          1.246    -0.405    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_o_ir[3]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.043    -0.362 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0/O
                         net (fo=4, routed)           0.415     0.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_16__0_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I0_O)        0.043     0.096 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_51/O
                         net (fo=2, routed)           0.248     0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_2
    SLICE_X47Y16         LUT6 (Prop_lut6_I3_O)        0.043     0.387 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32/O
                         net (fo=1, routed)           0.490     0.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_32_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.043     0.919 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9/O
                         net (fo=11, routed)          1.089     2.009    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[29]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.051     2.060 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3/O
                         net (fo=5, routed)           0.251     2.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_9__3_n_0
    SLICE_X30Y14         LUT4 (Prop_lut4_I3_O)        0.140     2.451 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2/O
                         net (fo=300, routed)         1.528     3.979    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[9]_0
    SLICE_X24Y29         LUT2 (Prop_lut2_I1_O)        0.138     4.117 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_3__1/O
                         net (fo=10, routed)          0.703     4.820    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_4__2_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I0_O)        0.136     4.956 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_92__0/O
                         net (fo=3, routed)           0.590     5.546    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]_1
    SLICE_X12Y29         LUT6 (Prop_lut6_I3_O)        0.043     5.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_58__2/O
                         net (fo=1, routed)           0.605     6.194    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X22Y17         LUT6 (Prop_lut6_I5_O)        0.043     6.237 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_22__2/O
                         net (fo=71, routed)          0.551     6.788    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.043     6.831 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15/O
                         net (fo=1, routed)           0.459     7.289    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_15_n_0
    SLICE_X21Y27         LUT3 (Prop_lut3_I2_O)        0.052     7.341 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_7__7/O
                         net (fo=1, routed)           0.432     7.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X20Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.390     8.163 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.163    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_5_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.217 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_5_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.271 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.271    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.325 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_5_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.379 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.007     8.386    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_5_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.440    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_5_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.494 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.494    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_13_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.548 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114     8.662 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.731     9.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/O[0]
    SLICE_X22Y19         LUT3 (Prop_lut3_I2_O)        0.131     9.524 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.563    10.087    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_11
    SLICE_X19Y19         LUT4 (Prop_lut4_I3_O)        0.134    10.221 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1/O
                         net (fo=1, routed)           0.293    10.514    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__1_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I4_O)        0.043    10.557 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5/O
                         net (fo=1, routed)           0.423    10.981    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__5_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.043    11.024 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__6/O
                         net (fo=15, routed)          0.710    11.733    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__12_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.043    11.776 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5/O
                         net (fo=6, routed)           0.473    12.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[36]_i_5_n_0
    SLICE_X25Y14         LUT4 (Prop_lut4_I2_O)        0.049    12.299 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__0/O
                         net (fo=7, routed)           0.354    12.653    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/alu_cmt_misalgn
    SLICE_X28Y14         LUT6 (Prop_lut6_I3_O)        0.136    12.789 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_6__3/O
                         net (fo=4, routed)           0.455    13.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_2__17_0
    SLICE_X30Y13         LUT6 (Prop_lut6_I0_O)        0.043    13.287 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14/O
                         net (fo=6, routed)           0.755    14.042    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__14_n_0
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.043    14.085 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5/O
                         net (fo=29, routed)          1.062    15.146    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[31]_i_5__5_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I0_O)        0.043    15.189 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[20]_i_2__2/O
                         net (fo=1, routed)           0.372    15.562    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[31]_1[17]
    SLICE_X50Y25         LUT5 (Prop_lut5_I0_O)        0.043    15.605 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[20]_i_1__7/O
                         net (fo=3, routed)           0.449    16.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc[20]
    SLICE_X49Y27         LUT3 (Prop_lut3_I0_O)        0.043    16.096 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_req_pc2itcm_carry_i_3/O
                         net (fo=1, routed)           0.000    16.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[1]
    SLICE_X49Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    16.363 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    16.363    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.440 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           1.138    17.578    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/CO[0]
    SLICE_X31Y13         LUT4 (Prop_lut4_I1_O)        0.128    17.706 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_4__18/O
                         net (fo=4, routed)           0.343    18.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[0]_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I3_O)        0.136    18.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[0]_i_2__39/O
                         net (fo=34, routed)          1.457    19.643    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[1]_3
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.043    19.686 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2/O
                         net (fo=2, routed)           0.433    20.119    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r[61]_i_2_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I1_O)        0.043    20.162 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    20.162    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[0]
    SLICE_X43Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    20.421 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    20.421    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.498 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=45, routed)          1.082    21.579    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X25Y13         LUT6 (Prop_lut6_I3_O)        0.122    21.701 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54/O
                         net (fo=1, routed)           0.232    21.933    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_54_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.043    21.976 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/mem[1].non_last.mem_r_reg_0_0_i_51/O
                         net (fo=1, routed)           0.371    22.347    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/qout_r_reg[78]_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.043    22.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/pc_dfflr/mem[1].non_last.mem_r_reg_0_0_i_34__0/O
                         net (fo=29, routed)          0.976    23.366    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I4_O)        0.043    23.409 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=18, routed)          0.869    24.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/ADDRARDADDR[10]
    SLICE_X10Y7          LUT3 (Prop_lut3_I0_O)        0.043    24.322 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          1.757    26.079    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.355    61.240    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/clk_out2
    RAMB36_X0Y8          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0/CLKBWRCLK
                         clock pessimism             -0.601    60.639    
                         clock uncertainty           -0.090    60.549    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416    60.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0
  -------------------------------------------------------------------
                         required time                         60.133    
                         arrival time                         -26.079    
  -------------------------------------------------------------------
                         slack                                 34.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.722%)  route 0.098ns (43.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.569ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.024ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.547    -0.556    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/clk_out2
    SLICE_X37Y59         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.100    -0.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/Q
                         net (fo=23, routed)          0.098    -0.358    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/dp_gt0.rptr_vec_r_1
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.028    -0.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r[0]_i_1__62/O
                         net (fo=1, routed)           0.000    -0.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_1
    SLICE_X36Y59         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.747    -0.569    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/clk_out2
    SLICE_X36Y59         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]/C
                         clock pessimism              0.024    -0.545    
                         clock uncertainty            0.090    -0.454    
    SLICE_X36Y59         FDPE (Hold_fdpe_C_D)         0.087    -0.367    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.130ns (56.979%)  route 0.098ns (43.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.544    -0.559    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/clk_out2
    SLICE_X44Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDCE (Prop_fdce_C_Q)         0.100    -0.459 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]/Q
                         net (fo=6, routed)           0.098    -0.360    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[0]_0
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.030    -0.330 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27[2]_i_1_n_0
    SLICE_X45Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.745    -0.571    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/clk_out2
    SLICE_X45Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]/C
                         clock pessimism              0.023    -0.548    
                         clock uncertainty            0.090    -0.457    
    SLICE_X45Y61         FDCE (Hold_fdce_C_D)         0.075    -0.382    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_uart0_top/u_sirv_uart/u_txq/T_27_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.434%)  route 0.136ns (51.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.633    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X17Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.370 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[4]/Q
                         net (fo=2, routed)           0.136    -0.233    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg_n_0_[4]
    SLICE_X14Y39         LUT6 (Prop_lut6_I0_O)        0.028    -0.205 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__95/O
                         net (fo=1, routed)           0.000    -0.205    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]_0
    SLICE_X14Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.855    -0.461    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/clk_out2
    SLICE_X14Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.025    -0.436    
                         clock uncertainty            0.090    -0.345    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.087    -0.258    dut/u_e203_subsys_top/u_sirv_debug_module/dm_hartid_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.179ns (77.039%)  route 0.053ns (22.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.533    -0.570    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.107    -0.463 r  ip_reset_sys/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.409    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X46Y75         LUT5 (Prop_lut5_I4_O)        0.072    -0.337 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.337    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.731    -0.585    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X46Y75         FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.015    -0.570    
                         clock uncertainty            0.090    -0.479    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.087    -0.392    ip_reset_sys/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.471%)  route 0.121ns (48.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.633    -0.470    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/clk_out2
    SLICE_X17Y38         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.100    -0.370 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[34]/Q
                         net (fo=1, routed)           0.121    -0.249    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/i_dtm_req_bits[34]
    SLICE_X16Y39         LUT5 (Prop_lut5_I2_O)        0.028    -0.221 r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r[0]_i_1__91/O
                         net (fo=1, routed)           0.000    -0.221    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]_0
    SLICE_X16Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.855    -0.461    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/clk_out2
    SLICE_X16Y39         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.005    -0.456    
                         clock uncertainty            0.090    -0.365    
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.087    -0.278    dut/u_e203_subsys_top/u_sirv_debug_module/dm_halt_int_gen[0].dm_haltnot_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.039%)  route 0.101ns (40.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.630    -0.473    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X22Y37         FDSE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDSE (Prop_fdse_C_Q)         0.118    -0.355 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[24]/Q
                         net (fo=1, routed)           0.101    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I3_O)        0.028    -0.225 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[24]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.225    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[23]
    SLICE_X22Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.850    -0.466    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X22Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]/C
                         clock pessimism              0.005    -0.461    
                         clock uncertainty            0.090    -0.370    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.087    -0.283    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.629    -0.474    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/clk_out2
    SLICE_X23Y35         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[9]/Q
                         net (fo=1, routed)           0.093    -0.281    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/Q[1]
    SLICE_X23Y34         LUT6 (Prop_lut6_I3_O)        0.028    -0.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_mems/u_sirv_mem_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[9]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[8]
    SLICE_X23Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.849    -0.467    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/clk_out2
    SLICE_X23Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]/C
                         clock pessimism              0.005    -0.462    
                         clock uncertainty            0.090    -0.371    
    SLICE_X23Y34         FDRE (Hold_fdre_C_D)         0.060    -0.311    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.599    -0.504    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/clk_out2
    SLICE_X47Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/ctrl_sck_div_reg[8]/Q
                         net (fo=2, routed)           0.103    -0.300    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]_0[8]
    SLICE_X46Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.820    -0.496    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X46Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]/C
                         clock pessimism              0.006    -0.490    
                         clock uncertainty            0.090    -0.399    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.040    -0.359    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[8]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.930%)  route 0.123ns (49.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.598    -0.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X49Y45         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.100    -0.405 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[11]/Q
                         net (fo=1, routed)           0.123    -0.281    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[11]
    SLICE_X50Y46         LUT4 (Prop_lut4_I3_O)        0.028    -0.253 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[11]_i_1_n_0
    SLICE_X50Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.818    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X50Y46         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]/C
                         clock pessimism              0.007    -0.491    
                         clock uncertainty            0.090    -0.400    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.087    -0.313    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.598    -0.505    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X48Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.118    -0.387 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.077    -0.310    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[5]
    SLICE_X49Y43         LUT4 (Prop_lut4_I3_O)        0.028    -0.282 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1_n_0
    SLICE_X49Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.818    -0.498    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/clk_out2
    SLICE_X49Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.004    -0.494    
                         clock uncertainty            0.090    -0.403    
    SLICE_X49Y43         FDCE (Hold_fdce_C_D)         0.061    -0.342    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       51.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.735ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X31Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X31Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.090    60.433    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.221    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.221    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.735ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X31Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X31Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.090    60.433    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.221    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.221    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.793ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X30Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X30Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.090    60.433    
    SLICE_X30Y15         FDCE (Recov_fdce_C_CLR)     -0.154    60.279    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.279    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.793    

Slack (MET) :             51.826ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.358ns  (logic 0.266ns (2.568%)  route 10.092ns (97.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 61.147 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.931     8.343    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/reset0
    SLICE_X33Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.262    61.147    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.676    60.471    
                         clock uncertainty           -0.090    60.381    
    SLICE_X33Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.169    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.169    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                 51.826    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.922ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X34Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X34Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X34Y22         FDCE (Recov_fdce_C_CLR)     -0.187    60.187    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         60.187    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.922    

Slack (MET) :             51.955ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X34Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X34Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X34Y22         FDCE (Recov_fdce_C_CLR)     -0.154    60.220    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         60.220    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.288%)  route 0.536ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.455     0.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X11Y49         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/clk_out2
    SLICE_X11Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.205    -0.252    
    SLICE_X11Y49         FDCE (Remov_fdce_C_CLR)     -0.069    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X16Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/clk_out2
    SLICE_X16Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.045    -0.486    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.050    -0.536    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X16Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/clk_out2
    SLICE_X16Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.045    -0.486    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.050    -0.536    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.205    -0.252    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.205    -0.252    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.205    -0.252    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.026    -0.504    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.026    -0.504    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.026    -0.504    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X17Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/clk_out2
    SLICE_X17Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.045    -0.486    
    SLICE_X17Y54         FDCE (Remov_fdce_C_CLR)     -0.069    -0.555    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       51.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.735ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X31Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X31Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.090    60.433    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.221    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.221    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.735ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X31Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X31Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.090    60.433    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.221    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.221    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.793ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X30Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X30Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.090    60.433    
    SLICE_X30Y15         FDCE (Recov_fdce_C_CLR)     -0.154    60.279    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.279    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.793    

Slack (MET) :             51.826ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.358ns  (logic 0.266ns (2.568%)  route 10.092ns (97.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 61.147 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.931     8.343    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/reset0
    SLICE_X33Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.262    61.147    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.676    60.471    
                         clock uncertainty           -0.090    60.381    
    SLICE_X33Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.169    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.169    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                 51.826    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.922ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X34Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X34Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X34Y22         FDCE (Recov_fdce_C_CLR)     -0.187    60.187    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         60.187    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.922    

Slack (MET) :             51.955ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X34Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X34Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X34Y22         FDCE (Recov_fdce_C_CLR)     -0.154    60.220    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         60.220    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.288%)  route 0.536ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.455     0.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X11Y49         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/clk_out2
    SLICE_X11Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.205    -0.252    
                         clock uncertainty            0.090    -0.161    
    SLICE_X11Y49         FDCE (Remov_fdce_C_CLR)     -0.069    -0.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X16Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/clk_out2
    SLICE_X16Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.045    -0.486    
                         clock uncertainty            0.090    -0.395    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.050    -0.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X16Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/clk_out2
    SLICE_X16Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.045    -0.486    
                         clock uncertainty            0.090    -0.395    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.050    -0.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.205    -0.252    
                         clock uncertainty            0.090    -0.161    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.205    -0.252    
                         clock uncertainty            0.090    -0.161    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.205    -0.252    
                         clock uncertainty            0.090    -0.161    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.026    -0.504    
                         clock uncertainty            0.090    -0.413    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.026    -0.504    
                         clock uncertainty            0.090    -0.413    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.026    -0.504    
                         clock uncertainty            0.090    -0.413    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X17Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/clk_out2
    SLICE_X17Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.045    -0.486    
                         clock uncertainty            0.090    -0.395    
    SLICE_X17Y54         FDCE (Remov_fdce_C_CLR)     -0.069    -0.464    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       51.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.735ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X31Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X31Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.090    60.433    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.221    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.221    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.735ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X31Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X31Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.090    60.433    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.221    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.221    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.735    

Slack (MET) :             51.793ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X30Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X30Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.090    60.433    
    SLICE_X30Y15         FDCE (Recov_fdce_C_CLR)     -0.154    60.279    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.279    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.793    

Slack (MET) :             51.826ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.358ns  (logic 0.266ns (2.568%)  route 10.092ns (97.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 61.147 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.931     8.343    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/reset0
    SLICE_X33Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.262    61.147    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.676    60.471    
                         clock uncertainty           -0.090    60.381    
    SLICE_X33Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.169    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.169    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                 51.826    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.897ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.162    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         60.162    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.897    

Slack (MET) :             51.922ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X34Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X34Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X34Y22         FDCE (Recov_fdce_C_CLR)     -0.187    60.187    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         60.187    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.922    

Slack (MET) :             51.955ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X34Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X34Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.090    60.374    
    SLICE_X34Y22         FDCE (Recov_fdce_C_CLR)     -0.154    60.220    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         60.220    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.288%)  route 0.536ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.455     0.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X11Y49         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/clk_out2
    SLICE_X11Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.205    -0.252    
                         clock uncertainty            0.090    -0.161    
    SLICE_X11Y49         FDCE (Remov_fdce_C_CLR)     -0.069    -0.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X16Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/clk_out2
    SLICE_X16Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.045    -0.486    
                         clock uncertainty            0.090    -0.395    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.050    -0.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X16Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/clk_out2
    SLICE_X16Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.045    -0.486    
                         clock uncertainty            0.090    -0.395    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.050    -0.445    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.205    -0.252    
                         clock uncertainty            0.090    -0.161    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.205    -0.252    
                         clock uncertainty            0.090    -0.161    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.205    -0.252    
                         clock uncertainty            0.090    -0.161    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.230    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.026    -0.504    
                         clock uncertainty            0.090    -0.413    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.026    -0.504    
                         clock uncertainty            0.090    -0.413    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.026    -0.504    
                         clock uncertainty            0.090    -0.413    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X17Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/clk_out2
    SLICE_X17Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.045    -0.486    
                         clock uncertainty            0.090    -0.395    
    SLICE_X17Y54         FDCE (Remov_fdce_C_CLR)     -0.069    -0.464    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.401    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       51.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.736ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X31Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X31Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.089    60.434    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.222    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.222    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.736    

Slack (MET) :             51.736ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X31Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X31Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.089    60.434    
    SLICE_X31Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.222    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         60.222    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.736    

Slack (MET) :             51.794ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 0.266ns (2.533%)  route 10.235ns (97.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 61.199 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)       10.075     8.487    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/reset0
    SLICE_X30Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.314    61.199    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/clk_out2
    SLICE_X30Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]/C
                         clock pessimism             -0.676    60.523    
                         clock uncertainty           -0.089    60.434    
    SLICE_X30Y15         FDCE (Recov_fdce_C_CLR)     -0.154    60.280    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dcause_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         60.280    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                 51.794    

Slack (MET) :             51.827ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.358ns  (logic 0.266ns (2.568%)  route 10.092ns (97.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 61.147 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.931     8.343    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/reset0
    SLICE_X33Y15         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.262    61.147    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/clk_out2
    SLICE_X33Y15         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]/C
                         clock pessimism             -0.676    60.471    
                         clock uncertainty           -0.089    60.382    
    SLICE_X33Y15         FDCE (Recov_fdce_C_CLR)     -0.212    60.170    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/halt_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         60.170    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                 51.827    

Slack (MET) :             51.898ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.089    60.375    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.163    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         60.163    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.898    

Slack (MET) :             51.898ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.089    60.375    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.163    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         60.163    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.898    

Slack (MET) :             51.898ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.089    60.375    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.163    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                         60.163    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.898    

Slack (MET) :             51.898ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/reset0
    SLICE_X35Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/clk_out2
    SLICE_X35Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.089    60.375    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.212    60.163    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dscratch_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         60.163    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.898    

Slack (MET) :             51.923ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X34Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X34Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.089    60.375    
    SLICE_X34Y22         FDCE (Recov_fdce_C_CLR)     -0.187    60.188    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         60.188    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.923    

Slack (MET) :             51.956ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out2_mmcm_1 rise@62.500ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.266ns (2.588%)  route 10.013ns (97.412%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 61.140 - 62.500 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.953    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.792    -4.839 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.442    -3.397    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.304 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.289    -2.015    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.223    -1.792 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.161    -1.631    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.043    -1.588 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        9.853     8.265    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/reset0
    SLICE_X34Y22         FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770    63.270 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    64.256    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.787    58.469 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.333    59.802    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    59.885 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        1.255    61.140    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/clk_out2
    SLICE_X34Y22         FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]/C
                         clock pessimism             -0.676    60.464    
                         clock uncertainty           -0.089    60.375    
    SLICE_X34Y22         FDCE (Recov_fdce_C_CLR)     -0.154    60.221    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         60.221    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                 51.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.288%)  route 0.536ns (80.712%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.455     0.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X11Y49         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/clk_out2
    SLICE_X11Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.205    -0.252    
    SLICE_X11Y49         FDCE (Remov_fdce_C_CLR)     -0.069    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[37].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X16Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/clk_out2
    SLICE_X16Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.045    -0.486    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.050    -0.536    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X16Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/clk_out2
    SLICE_X16Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.045    -0.486    
    SLICE_X16Y54         FDCE (Remov_fdce_C_CLR)     -0.050    -0.536    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[8].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]/C
                         clock pessimism              0.205    -0.252    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]/C
                         clock pessimism              0.205    -0.252    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.128ns (19.070%)  route 0.543ns (80.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.463     0.152    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[20]_3
    SLICE_X11Y48         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.859    -0.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/clk_out2
    SLICE_X11Y48         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]/C
                         clock pessimism              0.205    -0.252    
    SLICE_X11Y48         FDCE (Remov_fdce_C_CLR)     -0.069    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/enab_r_i[1].irq_enab_dfflr/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.026    -0.504    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.026    -0.504    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.512%)  route 0.321ns (71.488%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.240    -0.071    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X12Y52         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.786    -0.530    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/clk_out2
    SLICE_X12Y52         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]/C
                         clock pessimism              0.026    -0.504    
    SLICE_X12Y52         FDCE (Remov_fdce_C_CLR)     -0.050    -0.554    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[12].irq_prio_dfflr/qout_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.077%)  route 0.328ns (71.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.858    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.546    -1.688 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.559    -1.129    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.103 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.583    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/clk_out2
    SLICE_X13Y58         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=1, routed)           0.081    -0.339    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/core_rst_n
    SLICE_X12Y58         LUT1 (Prop_lut1_I0_O)        0.028    -0.311 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[1]_i_2__35/O
                         net (fo=2732, routed)        0.247    -0.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[2]_1
    SLICE_X17Y54         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK200MHZ_P (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1_p
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  ip_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.989    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.958    -1.969 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.623    -1.346    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.316 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=5457, routed)        0.785    -0.531    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/clk_out2
    SLICE_X17Y54         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]/C
                         clock pessimism              0.045    -0.486    
    SLICE_X17Y54         FDCE (Remov_fdce_C_CLR)     -0.069    -0.555    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_plic/u_sirv_plic_top/u_sirv_plic_man/source_gen[11].irq_prio_dfflr/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.491    





