// Seed: 1330109655
module module_0 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output wire id_7,
    output supply1 id_8,
    input tri id_9,
    input tri id_10,
    output tri0 id_11
);
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri id_2,
    input tri id_3,
    input tri1 id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    output uwire id_9,
    input wire id_10,
    input uwire id_11,
    input wor id_12
);
  wire id_14;
  module_0(
      id_9, id_10, id_1, id_9, id_5, id_9, id_6, id_9, id_9, id_2, id_10, id_9
  );
endmodule
