// Seed: 3986930507
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd48
) (
    output tri0 id_0,
    input tri id_1,
    input wor id_2,
    input wire id_3
    , id_17,
    input wor id_4,
    output wand id_5,
    input wand id_6,
    input tri id_7,
    input wor id_8,
    input supply0 id_9,
    output supply1 id_10,
    input tri1 _id_11,
    input tri1 id_12
    , id_18,
    output tri1 id_13,
    input wor id_14,
    input tri0 id_15
);
  logic [id_11 : -1] id_19;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_19,
      id_19
  );
endmodule
