INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece/CLOCK/CLOCK.srcs/sources_1/new/CLOCK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece/CLOCK/CLOCK.srcs/sources_1/imports/new/oneshot_universal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oneshot_universal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece/CLOCK/CLOCK.srcs/sim_1/new/CLOCK_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLOCK_tb
