INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sources_1/new/signextend.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sources_1/imports/sources_1/imports/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sources_1/imports/sources_1/imports/new/MUX31.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX31
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sources_1/imports/sources_1/imports/new/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sources_1/imports/sources_1/imports/new/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sources_1/imports/sources_1/imports/new/ALU1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sources_1/imports/sources_1/imports/new/ALU16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sources_1/imports/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sources_1/imports/sources_1/new/Lab5Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Lab5Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/CodingProjects/CSULB/CECS 440 FALL 2021/Lab 6/Lab6.srcs/sim_1/new/signextend_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signextend_tb
