Analysis & Synthesis Status : Successful - Mon Sep 14 22:00:46 2009
Quartus II Version : 9.0 Build 132 02/25/2009 SJ Full Version
Revision Name : sdr_test
Top-level Entity Name : sdr_test
Family : Cyclone
Total logic elements : 497
Total pins : 55
Total virtual pins : 0
Total memory bits : 16,384
Total PLLs : 1
