/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [10:0] _04_;
  wire [2:0] _05_;
  wire [5:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [45:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[139]) & (in_data[159] | celloutsig_1_1z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | in_data[128]) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_1_4z = ~((in_data[122] | celloutsig_1_2z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_3z) & (celloutsig_1_1z | celloutsig_1_4z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_3z) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_1_10z = ~((celloutsig_1_2z | celloutsig_1_1z) & (celloutsig_1_4z | celloutsig_1_5z));
  assign celloutsig_1_16z = ~((celloutsig_1_3z | celloutsig_1_6z[12]) & (celloutsig_1_4z | in_data[122]));
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_4z) & (in_data[84] | celloutsig_0_4z));
  assign celloutsig_0_7z = ~((celloutsig_0_4z | celloutsig_0_2z) & (_00_ | celloutsig_0_5z));
  assign celloutsig_0_1z = ~((in_data[40] | celloutsig_0_0z) & (in_data[6] | celloutsig_0_0z));
  assign celloutsig_0_14z = ~((_01_ | celloutsig_0_9z[1]) & (_02_ | celloutsig_0_1z));
  reg [10:0] _18_;
  always_ff @(negedge celloutsig_1_19z[4], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 11'h000;
    else _18_ <= { in_data[94:86], celloutsig_0_1z, celloutsig_0_4z };
  assign { _04_[10:2], _00_, _04_[0] } = _18_;
  reg [2:0] _19_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 3'h0;
    else _19_ <= { in_data[47:46], celloutsig_0_2z };
  assign { _05_[2], _03_, _01_ } = _19_;
  reg [5:0] _20_;
  always_ff @(negedge celloutsig_1_19z[4], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 6'h00;
    else _20_ <= { celloutsig_0_8z[16:12], celloutsig_0_3z };
  assign { _06_[5], _02_, _06_[3:0] } = _20_;
  assign celloutsig_1_6z = in_data[173:156] % { 1'h1, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, celloutsig_1_6z[5:4], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_11z[5:2], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, in_data[125:119], celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_12z[9:7], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_11z } % { 1'h1, celloutsig_1_12z };
  assign celloutsig_1_17z = celloutsig_1_13z[6:1] % { 1'h1, celloutsig_1_12z[7:3] };
  assign celloutsig_1_19z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_6z } % { 1'h1, celloutsig_1_11z[0], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_8z = { in_data[89:68], celloutsig_0_5z, celloutsig_0_1z } % { 1'h1, _04_[8], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_8z[20:9] % { 1'h1, celloutsig_0_8z[15:5] };
  assign celloutsig_0_0z = ~^ in_data[92:79];
  assign celloutsig_0_3z = ~^ { in_data[76:73], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~^ in_data[125:122];
  assign celloutsig_1_7z = ~^ { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_9z = ~^ { in_data[186:181], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_18z = ~^ in_data[130:121];
  assign celloutsig_0_2z = ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_9z[10:9], celloutsig_0_14z };
  assign celloutsig_0_27z = ~^ in_data[91:82];
  assign celloutsig_1_0z = ~^ in_data[102:98];
  assign _04_[1] = _00_;
  assign _05_[1:0] = { _03_, _01_ };
  assign _06_[4] = _02_;
  assign { out_data[128:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[35:4], celloutsig_0_26z, celloutsig_0_27z };
endmodule
