$date
	Sun Oct 23 04:17:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#970452
b110 !
1"
#970454
b110 &
b110 %
1$
#970455
0"
#970458
b11 &
b11 %
#970462
b1010 &
b1010 %
#970466
b101 &
b101 %
#970470
b10000 &
b10000 %
#970474
b1000 &
b1000 %
#970478
b100 &
b100 %
#970482
b10 &
b10 %
#970486
b1 &
1#
b1 %
#970490
b0 &
b0 %
0#
0$
#2044589
b111 !
1"
#2044590
b111 &
b111 %
1$
#2044591
0"
#2044594
b10110 &
b10110 %
#2044598
b1011 &
b1011 %
#2044602
b100010 &
b100010 %
#2044606
b10001 &
b10001 %
#2044610
b110100 &
b110100 %
#2044614
b11010 &
b11010 %
#2044618
b1101 &
b1101 %
#2044622
b101000 &
b101000 %
#2044626
b10100 &
b10100 %
#2044630
b1010 &
b1010 %
#2044634
b101 &
b101 %
#2044638
b10000 &
b10000 %
#2044642
b1000 &
b1000 %
#2044646
b100 &
b100 %
#2044650
b10 &
b10 %
#2044654
b1 &
1#
b1 %
#2044658
b0 &
b0 %
0#
0$
#3050914
b11 &
b11 %
1$
b11 !
1"
#3050915
0"
#3050918
b1010 &
b1010 %
#3050922
b101 &
b101 %
#3050926
b10000 &
b10000 %
#3050930
b1000 &
b1000 %
#3050934
b100 &
b100 %
#3050938
b10 &
b10 %
#3050942
b1 &
1#
b1 %
#3050946
b0 &
b0 %
0#
0$
#4500012
