Release 13.3 - xst O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Reading design: topmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topmodule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topmodule"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : topmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/hpw/Documents/EC551/lab2/lifo6_9.v" into library work
Parsing module <lifo6_9>.
Analyzing Verilog file "/home/hpw/Documents/EC551/lab2/display.v" into library work
Parsing module <display>.
Analyzing Verilog file "/home/hpw/Documents/EC551/lab2/decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "/home/hpw/Documents/EC551/lab2/clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "/home/hpw/Documents/EC551/lab2/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/hpw/Documents/EC551/lab2/topmodule.v" into library work
Parsing module <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <topmodule>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/lab2/clkdiv.v" Line 31: Result of 32-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:1127 - "/home/hpw/Documents/EC551/lab2/topmodule.v" Line 54: Assignment to clk_300hz ignored, since the identifier is never used

Elaborating module <decoder>.

Elaborating module <ALU>.

Elaborating module <lifo6_9>.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/lab2/lifo6_9.v" Line 40: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/lab2/lifo6_9.v" Line 41: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/lab2/lifo6_9.v" Line 69: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/lab2/lifo6_9.v" Line 79: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <display>.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/lab2/display.v" Line 54: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:91 - "/home/hpw/Documents/EC551/lab2/display.v" Line 63: Signal <opcodesel> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/hpw/Documents/EC551/lab2/display.v" Line 69: Signal <opcodesel> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/hpw/Documents/EC551/lab2/display.v" Line 75: Signal <opcodesel> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/lab2/display.v" Line 98: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:Xst:2972 - "/home/hpw/Documents/EC551/lab2/topmodule.v" line 51. All outputs of instance <clkdiv1> of block <clkdiv> are unconnected in block <topmodule>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topmodule>.
    Related source file is "/home/hpw/Documents/EC551/lab2/topmodule.v".
INFO:Xst:3210 - "/home/hpw/Documents/EC551/lab2/topmodule.v" line 51: Output port <clk_300hz> of the instance <clkdiv1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/hpw/Documents/EC551/lab2/topmodule.v" line 73: Output port <full> of the instance <lifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/hpw/Documents/EC551/lab2/topmodule.v" line 73: Output port <empty> of the instance <lifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <topmodule> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "/home/hpw/Documents/EC551/lab2/decoder.v".
    Found 8x3-bit Read Only RAM for signal <opcodeout>
    Summary:
	inferred   1 RAM(s).
Unit <decoder> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/hpw/Documents/EC551/lab2/ALU.v".
        ADD = 3'b001
        SUB = 3'b010
        MUL = 3'b011
        SHR = 3'b100
        SHL = 3'b101
        XNOR = 3'b110
        SGT = 3'b111
        NOTHING = 3'b000
    Found 6-bit register for signal <f>.
    Found 3-bit register for signal <opcodesel>.
    Found 4-bit subtractor for signal <GND_4_o_GND_4_o_sub_3_OUT> created at line 46.
    Found 4-bit adder for signal <n0036[3:0]> created at line 45.
    Found 3x3-bit multiplier for signal <a[2]_b[2]_MuLt_3_OUT> created at line 47.
    Found 6-bit shifter logical right for signal <GND_4_o_b[2]_shift_right_4_OUT> created at line 48
    Found 6-bit shifter logical left for signal <GND_4_o_b[2]_shift_left_5_OUT> created at line 49
    Found 6-bit 8-to-1 multiplexer for signal <opcodein[2]_GND_4_o_wide_mux_9_OUT> created at line 44.
    Found 3-bit comparator greater for signal <b[2]_a[2]_LessThan_8_o> created at line 51
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <lifo6_9>.
    Related source file is "/home/hpw/Documents/EC551/lab2/lifo6_9.v".
    Found 36-bit register for signal <n0071[35:0]>.
    Found 18-bit register for signal <n0072[17:0]>.
    Found 1-bit register for signal <top<2>>.
    Found 1-bit register for signal <top<1>>.
    Found 1-bit register for signal <top<0>>.
    Found 4-bit adder for signal <n0109> created at line 77.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_10_OUT<2:0>> created at line 69.
    Found 1-bit 6-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_7_OUT[5]> created at line 67.
    Found 1-bit 6-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_7_OUT[4]> created at line 67.
    Found 1-bit 6-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_7_OUT[3]> created at line 67.
    Found 1-bit 6-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_7_OUT[2]> created at line 67.
    Found 1-bit 6-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_7_OUT[1]> created at line 67.
    Found 1-bit 6-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_7_OUT[0]> created at line 67.
    Found 1-bit 6-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_8_OUT[2]> created at line 68.
    Found 1-bit 6-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_8_OUT[1]> created at line 68.
    Found 1-bit 6-to-1 multiplexer for signal <top[2]_X_5_o_wide_mux_8_OUT[0]> created at line 68.
WARNING:Xst:737 - Found 1-bit latch for signal <result<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <result<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opcodeselout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opcodeselout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <opcodeselout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator lessequal for signal <n0014> created at line 77
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   9 Latch(s).
	inferred   1 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <lifo6_9> synthesized.

Synthesizing Unit <display>.
    Related source file is "/home/hpw/Documents/EC551/lab2/display.v".
WARNING:Xst:647 - Input <result<3:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <counter>.
    Found 4-bit register for signal <sign>.
    Found 4-bit register for signal <highdigit>.
    Found 4-bit register for signal <lowdigit>.
    Found 6-bit subtractor for signal <result[5]_unary_minus_19_OUT> created at line 97.
    Found 2-bit adder for signal <counter[1]_GND_16_o_add_2_OUT> created at line 54.
    Found 4x3-bit Read Only RAM for signal <tempctl>
    Found 1-bit 4-to-1 multiplexer for signal <currentdigit<3>> created at line 106.
    Found 1-bit 4-to-1 multiplexer for signal <currentdigit<2>> created at line 106.
    Found 1-bit 4-to-1 multiplexer for signal <currentdigit<1>> created at line 106.
    Found 1-bit 4-to-1 multiplexer for signal <currentdigit<0>> created at line 106.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_18_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_18_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_18_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_18_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_18_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_19_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_19_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_19_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_19_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_19_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_19_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x3-bit single-port Read Only RAM                     : 1
 8x3-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 19
 10-bit adder                                          : 2
 2-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 6-bit adder                                           : 5
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 11
 1-bit register                                        : 3
 18-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 36-bit register                                       : 1
 4-bit register                                        : 3
 6-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 9
# Comparators                                          : 16
 10-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 116
 1-bit 2-to-1 multiplexer                              : 78
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 6-to-1 multiplexer                              : 9
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 10
 6-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 6-bit shifter logical left                            : 1
 6-bit shifter logical right                           : 1
# Xors                                                 : 1
 6-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <sign_1> in Unit <LED> is equivalent to the following FF/Latch, which will be removed : <sign_3> 
WARNING:Xst:1710 - FF/Latch <sign_1> (without init value) has a constant value of 1 in block <LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sign_2> (without init value) has a constant value of 0 in block <LED>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_opcodeout> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcodein>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <opcodeout>     |          |
    -----------------------------------------------------------------------
Unit <decoder> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tempctl> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tempctl>       |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x3-bit single-port distributed Read Only RAM         : 1
 8x3-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 3x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 3-bit subtractor                                      : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 6-bit adder                                           : 12
 6-bit subtractor                                      : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 78
 Flip-Flops                                            : 78
# Comparators                                          : 16
 10-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 157
 1-bit 2-to-1 multiplexer                              : 132
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 6-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 4
 6-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 6-bit shifter logical left                            : 1
 6-bit shifter logical right                           : 1
# Xors                                                 : 1
 6-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sign_1> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sign_2> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sign_3> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    top_2 in unit <lifo6_9>
    top_0 in unit <lifo6_9>
    top_1 in unit <lifo6_9>


Optimizing unit <topmodule> ...

Optimizing unit <ALU> ...

Optimizing unit <lifo6_9> ...
WARNING:Xst:1710 - FF/Latch <Opmem_0_0> (without init value) has a constant value of 0 in block <lifo6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Opmem_0_1> (without init value) has a constant value of 0 in block <lifo6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Opmem_0_2> (without init value) has a constant value of 0 in block <lifo6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fmem_0_0> (without init value) has a constant value of 0 in block <lifo6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fmem_0_1> (without init value) has a constant value of 0 in block <lifo6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fmem_0_2> (without init value) has a constant value of 0 in block <lifo6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fmem_0_3> (without init value) has a constant value of 0 in block <lifo6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fmem_0_4> (without init value) has a constant value of 0 in block <lifo6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Fmem_0_5> (without init value) has a constant value of 0 in block <lifo6_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Opmem_0_0> of sequential type is unconnected in block <lifo6_9>.
WARNING:Xst:2677 - Node <Opmem_0_1> of sequential type is unconnected in block <lifo6_9>.
WARNING:Xst:2677 - Node <Opmem_0_2> of sequential type is unconnected in block <lifo6_9>.
WARNING:Xst:2677 - Node <Fmem_0_0> of sequential type is unconnected in block <lifo6_9>.
WARNING:Xst:2677 - Node <Fmem_0_1> of sequential type is unconnected in block <lifo6_9>.
WARNING:Xst:2677 - Node <Fmem_0_2> of sequential type is unconnected in block <lifo6_9>.
WARNING:Xst:2677 - Node <Fmem_0_3> of sequential type is unconnected in block <lifo6_9>.
WARNING:Xst:2677 - Node <Fmem_0_4> of sequential type is unconnected in block <lifo6_9>.
WARNING:Xst:2677 - Node <Fmem_0_5> of sequential type is unconnected in block <lifo6_9>.

Optimizing unit <display> ...
WARNING:Xst:1710 - FF/Latch <highdigit_2> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <highdigit_2> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topmodule, actual ratio is 2.
Latch lifo/result_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch lifo/result_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch lifo/result_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch lifo/result_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch lifo/result_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch lifo/result_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch lifo/opcodeselout_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch lifo/opcodeselout_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch lifo/opcodeselout_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop alu1/opcodesel_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop alu1/opcodesel_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop alu1/opcodesel_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop alu1/f_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop alu1/f_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop alu1/f_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop alu1/f_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop alu1/f_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop alu1/f_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topmodule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 158
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 9
#      LUT3                        : 18
#      LUT4                        : 12
#      LUT5                        : 79
#      LUT6                        : 36
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 100
#      FD                          : 25
#      FDC                         : 6
#      FDCE                        : 45
#      FDP                         : 3
#      LDC                         : 3
#      LDE                         : 18
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 12
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              82  out of  18224     0%  
 Number of Slice LUTs:                  155  out of   9112     1%  
    Number used as Logic:               155  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    163
   Number with an unused Flip Flop:      81  out of    163    49%  
   Number with an unused LUT:             8  out of    163     4%  
   Number of fully used LUT-FF pairs:    74  out of    163    45%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  43  out of    232    18%  
    IOB Flip Flops/Latches:              18

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------+------------------------+-------+
Clock Signal                                             | Clock buffer(FF name)  | Load  |
---------------------------------------------------------+------------------------+-------+
execute                                                  | IBUF+BUFG              | 69    |
reset_n                                                  | IBUF+BUFG              | 18    |
clk                                                      | BUFGP                  | 10    |
lifo/read_GND_6_o_AND_45_o(lifo/read_GND_6_o_AND_45_o1:O)| NONE(*)(lifo/top_2_LDC)| 1     |
lifo/read_GND_6_o_AND_49_o(lifo/read_GND_6_o_AND_49_o1:O)| NONE(*)(lifo/top_0_LDC)| 1     |
lifo/read_GND_6_o_AND_47_o(lifo/read_GND_6_o_AND_47_o1:O)| NONE(*)(lifo/top_1_LDC)| 1     |
---------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.248ns (Maximum Frequency: 235.386MHz)
   Minimum input arrival time before clock: 6.690ns
   Maximum output required time after clock: 7.937ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'execute'
  Clock period: 4.248ns (frequency: 235.386MHz)
  Total number of paths / destination ports: 702 / 102
-------------------------------------------------------------------------
Delay:               4.248ns (Levels of Logic = 2)
  Source:            lifo/top_2_P_2 (FF)
  Destination:       lifo/Fmem_0_35 (FF)
  Source Clock:      execute rising
  Destination Clock: execute rising

  Data Path: lifo/top_2_P_2 to lifo/Fmem_0_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.447   0.788  lifo/top_2_P_2 (lifo/top_2_P_2)
     LUT3:I1->O            1   0.203   0.808  lifo/top_21_1 (lifo/top_21)
     LUT5:I2->O           45   0.205   1.476  lifo/_n0152_inv1 (lifo/_n0152_inv)
     FDCE:CE                   0.322          lifo/Opmem_0_3
    ----------------------------------------
    Total                      4.248ns (1.177ns logic, 3.071ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.659ns (frequency: 602.936MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.659ns (Levels of Logic = 1)
  Source:            LED/counter_1 (FF)
  Destination:       LED/counter_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: LED/counter_1 to LED/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   0.907  LED/counter_1 (LED/counter_1)
     LUT2:I0->O            2   0.203   0.000  LED/tempctl<1>1 (displayctl_1_OBUF)
     FDC:D                     0.102          LED/counter_1
    ----------------------------------------
    Total                      1.659ns (0.752ns logic, 0.907ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lifo/read_GND_6_o_AND_45_o'
  Clock period: 3.611ns (frequency: 276.966MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.611ns (Levels of Logic = 2)
  Source:            lifo/top_2_LDC (LATCH)
  Destination:       lifo/top_2_LDC (LATCH)
  Source Clock:      lifo/read_GND_6_o_AND_45_o falling
  Destination Clock: lifo/read_GND_6_o_AND_45_o falling

  Data Path: lifo/top_2_LDC to lifo/top_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  lifo/top_2_LDC (lifo/top_2_LDC)
     LUT3:I0->O            6   0.205   0.745  lifo/top_21_2 (lifo/top_211)
     LUT5:I4->O            2   0.205   0.616  lifo/read_GND_6_o_AND_46_o1 (lifo/read_GND_6_o_AND_46_o)
     LDC:CLR                   0.430          lifo/top_2_LDC
    ----------------------------------------
    Total                      3.611ns (1.338ns logic, 2.273ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lifo/read_GND_6_o_AND_49_o'
  Clock period: 3.611ns (frequency: 276.966MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.611ns (Levels of Logic = 2)
  Source:            lifo/top_0_LDC (LATCH)
  Destination:       lifo/top_0_LDC (LATCH)
  Source Clock:      lifo/read_GND_6_o_AND_49_o falling
  Destination Clock: lifo/read_GND_6_o_AND_49_o falling

  Data Path: lifo/top_0_LDC to lifo/top_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  lifo/top_0_LDC (lifo/top_0_LDC)
     LUT3:I0->O            6   0.205   0.745  lifo/top_01_2 (lifo/top_011)
     LUT5:I4->O            2   0.205   0.616  lifo/read_GND_6_o_AND_50_o1 (lifo/read_GND_6_o_AND_50_o)
     LDC:CLR                   0.430          lifo/top_0_LDC
    ----------------------------------------
    Total                      3.611ns (1.338ns logic, 2.273ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lifo/read_GND_6_o_AND_47_o'
  Clock period: 3.611ns (frequency: 276.966MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.611ns (Levels of Logic = 2)
  Source:            lifo/top_1_LDC (LATCH)
  Destination:       lifo/top_1_LDC (LATCH)
  Source Clock:      lifo/read_GND_6_o_AND_47_o falling
  Destination Clock: lifo/read_GND_6_o_AND_47_o falling

  Data Path: lifo/top_1_LDC to lifo/top_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              4   0.498   0.912  lifo/top_1_LDC (lifo/top_1_LDC)
     LUT3:I0->O            6   0.205   0.745  lifo/top_11_2 (lifo/top_111)
     LUT5:I4->O            2   0.205   0.616  lifo/read_GND_6_o_AND_48_o1 (lifo/read_GND_6_o_AND_48_o)
     LDC:CLR                   0.430          lifo/top_1_LDC
    ----------------------------------------
    Total                      3.611ns (1.338ns logic, 2.273ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'execute'
  Total number of paths / destination ports: 659 / 120
-------------------------------------------------------------------------
Offset:              6.690ns (Levels of Logic = 6)
  Source:            B<1> (PAD)
  Destination:       alu1/f_0 (FF)
  Destination Clock: execute rising

  Data Path: B<1> to alu1/f_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.478  B_1_IBUF (B_1_IBUF)
     LUT6:I1->O            1   0.203   0.684  alu1/Mmux_opcodein[2]_GND_4_o_wide_mux_9_OUT15 (alu1/Mmux_opcodein[2]_GND_4_o_wide_mux_9_OUT17)
     LUT6:I4->O            1   0.203   0.924  alu1/Mmux_opcodein[2]_GND_4_o_wide_mux_9_OUT171 (alu1/Mmux_opcodein[2]_GND_4_o_wide_mux_9_OUT19)
     LUT5:I0->O            1   0.203   0.580  alu1/Mmux_opcodein[2]_GND_4_o_wide_mux_9_OUT18_SW0_SW0 (N26)
     LUT6:I5->O            1   0.205   0.684  alu1/Mmux_opcodein[2]_GND_4_o_wide_mux_9_OUT18_SW0 (N24)
     LUT5:I3->O            2   0.203   0.000  alu1/Mmux_opcodein[2]_GND_4_o_wide_mux_9_OUT18 (alu1/opcodein[2]_GND_4_o_wide_mux_9_OUT<0>)
     FD:D                      0.102          alu1/f_0
    ----------------------------------------
    Total                      6.690ns (2.341ns logic, 4.349ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_n'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              2.736ns (Levels of Logic = 1)
  Source:            read (PAD)
  Destination:       lifo/opcodeselout_0 (LATCH)
  Destination Clock: reset_n falling

  Data Path: read to lifo/opcodeselout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.192  read_IBUF (read_IBUF)
     LDE:GE                    0.322          lifo/result_5
    ----------------------------------------
    Total                      2.736ns (1.544ns logic, 1.192ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.149ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       LED/counter_1 (FF)
  Destination Clock: clk rising

  Data Path: reset_n to LED/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   0.773  reset_n_IBUF (reset_n_IBUF)
     INV:I->O             48   0.206   1.519  lifo/reset_n_inv1_INV_0 (LED/reset_n_inv)
     FDC:CLR                   0.430          LED/sign_0
    ----------------------------------------
    Total                      4.149ns (1.858ns logic, 2.291ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lifo/read_GND_6_o_AND_45_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.911ns (Levels of Logic = 2)
  Source:            read (PAD)
  Destination:       lifo/top_2_LDC (LATCH)
  Destination Clock: lifo/read_GND_6_o_AND_45_o falling

  Data Path: read to lifo/top_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.440  read_IBUF (read_IBUF)
     LUT5:I1->O            2   0.203   0.616  lifo/read_GND_6_o_AND_46_o1 (lifo/read_GND_6_o_AND_46_o)
     LDC:CLR                   0.430          lifo/top_2_LDC
    ----------------------------------------
    Total                      3.911ns (1.855ns logic, 2.056ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lifo/read_GND_6_o_AND_49_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.911ns (Levels of Logic = 2)
  Source:            read (PAD)
  Destination:       lifo/top_0_LDC (LATCH)
  Destination Clock: lifo/read_GND_6_o_AND_49_o falling

  Data Path: read to lifo/top_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.440  read_IBUF (read_IBUF)
     LUT5:I1->O            2   0.203   0.616  lifo/read_GND_6_o_AND_50_o1 (lifo/read_GND_6_o_AND_50_o)
     LDC:CLR                   0.430          lifo/top_0_LDC
    ----------------------------------------
    Total                      3.911ns (1.855ns logic, 2.056ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lifo/read_GND_6_o_AND_47_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.911ns (Levels of Logic = 2)
  Source:            read (PAD)
  Destination:       lifo/top_1_LDC (LATCH)
  Destination Clock: lifo/read_GND_6_o_AND_47_o falling

  Data Path: read to lifo/top_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.440  read_IBUF (read_IBUF)
     LUT5:I1->O            2   0.203   0.616  lifo/read_GND_6_o_AND_48_o1 (lifo/read_GND_6_o_AND_48_o)
     LDC:CLR                   0.430          lifo/top_1_LDC
    ----------------------------------------
    Total                      3.911ns (1.855ns logic, 2.056ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 125 / 10
-------------------------------------------------------------------------
Offset:              6.975ns (Levels of Logic = 4)
  Source:            LED/counter_1 (FF)
  Destination:       display<3> (PAD)
  Source Clock:      clk rising

  Data Path: LED/counter_1 to display<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  LED/counter_1 (LED/counter_1)
     LUT6:I0->O            1   0.203   0.580  LED/Mmux_currentdigit<0>11 (LED/Mmux_currentdigit<0>1)
     LUT6:I5->O            7   0.205   1.021  LED/Mmux_currentdigit<0>12 (LED/currentdigit<0>)
     LUT4:I0->O            1   0.203   0.579  LED/tempsegments<5>1 (display_3_OBUF)
     OBUF:I->O                 2.571          display_3_OBUF (display<3>)
    ----------------------------------------
    Total                      6.975ns (3.629ns logic, 3.346ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset_n'
  Total number of paths / destination ports: 135 / 16
-------------------------------------------------------------------------
Offset:              7.937ns (Levels of Logic = 5)
  Source:            lifo/opcodeselout_1 (LATCH)
  Destination:       display<3> (PAD)
  Source Clock:      reset_n falling

  Data Path: lifo/opcodeselout_1 to display<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.498   0.845  lifo/opcodeselout_1 (lifo/opcodeselout_1)
     LUT3:I0->O            4   0.205   1.028  LED/opcodesel[2]_PWR_8_o_equal_10_o<2>1 (LED/opcodesel[2]_PWR_8_o_equal_10_o)
     LUT6:I1->O            1   0.203   0.580  LED/Mmux_currentdigit<0>11 (LED/Mmux_currentdigit<0>1)
     LUT6:I5->O            7   0.205   1.021  LED/Mmux_currentdigit<0>12 (LED/currentdigit<0>)
     LUT4:I0->O            1   0.203   0.579  LED/tempsegments<5>1 (display_3_OBUF)
     OBUF:I->O                 2.571          display_3_OBUF (display<3>)
    ----------------------------------------
    Total                      7.937ns (3.885ns logic, 4.052ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'execute'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            alu1/opcodesel_2_1 (FF)
  Destination:       opcodetbALULIFO<2> (PAD)
  Source Clock:      execute rising

  Data Path: alu1/opcodesel_2_1 to opcodetbALULIFO<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  alu1/opcodesel_2_1 (alu1/opcodesel_2_1)
     OBUF:I->O                 2.571          opcodetbALULIFO_2_OBUF (opcodetbALULIFO<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.659|         |         |         |
reset_n        |         |    6.033|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock execute
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
execute                   |    4.248|         |         |         |
lifo/read_GND_6_o_AND_45_o|         |    4.425|         |         |
lifo/read_GND_6_o_AND_47_o|         |    4.197|         |         |
lifo/read_GND_6_o_AND_49_o|         |    4.299|         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock lifo/read_GND_6_o_AND_45_o
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
execute                   |         |         |    3.662|         |
lifo/read_GND_6_o_AND_45_o|         |         |    3.611|         |
lifo/read_GND_6_o_AND_47_o|         |         |    3.839|         |
lifo/read_GND_6_o_AND_49_o|         |         |    3.713|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock lifo/read_GND_6_o_AND_47_o
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
execute                   |         |         |    3.662|         |
lifo/read_GND_6_o_AND_45_o|         |         |    3.839|         |
lifo/read_GND_6_o_AND_47_o|         |         |    3.611|         |
lifo/read_GND_6_o_AND_49_o|         |         |    3.713|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock lifo/read_GND_6_o_AND_49_o
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
execute                   |         |         |    3.662|         |
lifo/read_GND_6_o_AND_45_o|         |         |    3.713|         |
lifo/read_GND_6_o_AND_47_o|         |         |    3.839|         |
lifo/read_GND_6_o_AND_49_o|         |         |    3.611|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_n
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
execute                   |         |         |    4.453|         |
lifo/read_GND_6_o_AND_45_o|         |         |    3.786|         |
lifo/read_GND_6_o_AND_47_o|         |         |    4.474|         |
lifo/read_GND_6_o_AND_49_o|         |         |    4.630|         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 15.33 secs
 
--> 


Total memory usage is 128632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :    7 (   0 filtered)

