{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727376037057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727376037059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 14:40:36 2024 " "Processing started: Thu Sep 26 14:40:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727376037059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376037059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_p1_s2 -c lab3_p1_s2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_p1_s2 -c lab3_p1_s2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376037059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727376039333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727376039334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_p1_s2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_p1_s2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_p1_s2-behavioral " "Found design unit 1: lab3_p1_s2-behavioral" {  } { { "lab3_p1_s2.vhd" "" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376065045 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_s2 " "Found entity 1: lab3_p1_s2" {  } { { "lab3_p1_s2.vhd" "" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376065045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376065045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_p1_s2_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_p1_s2_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_p1_s2_inverter-behavioral " "Found design unit 1: lab3_p1_s2_inverter-behavioral" {  } { { "lab3_p1_s2_inverter.vhd" "" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2_inverter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376065048 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_s2_inverter " "Found entity 1: lab3_p1_s2_inverter" {  } { { "lab3_p1_s2_inverter.vhd" "" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2_inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376065048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376065048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_p1_s2_andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_p1_s2_andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_p1_s2_andgate-behavioral " "Found design unit 1: lab3_p1_s2_andgate-behavioral" {  } { { "lab3_p1_s2_andgate.vhd" "" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2_andgate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376065051 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_s2_andgate " "Found entity 1: lab3_p1_s2_andgate" {  } { { "lab3_p1_s2_andgate.vhd" "" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2_andgate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376065051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376065051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_p1_s2_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_p1_s2_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_p1_s2_xor-behavioral " "Found design unit 1: lab3_p1_s2_xor-behavioral" {  } { { "lab3_p1_s2_xor.vhd" "" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2_xor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376065055 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3_p1_s2_xor " "Found entity 1: lab3_p1_s2_xor" {  } { { "lab3_p1_s2_xor.vhd" "" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727376065055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376065055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_p1_s2 " "Elaborating entity \"lab3_p1_s2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727376065204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_p1_s2_andgate lab3_p1_s2_andgate:ANDGATE " "Elaborating entity \"lab3_p1_s2_andgate\" for hierarchy \"lab3_p1_s2_andgate:ANDGATE\"" {  } { { "lab3_p1_s2.vhd" "ANDGATE" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376065219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_p1_s2_xor lab3_p1_s2_xor:XORGATE " "Elaborating entity \"lab3_p1_s2_xor\" for hierarchy \"lab3_p1_s2_xor:XORGATE\"" {  } { { "lab3_p1_s2.vhd" "XORGATE" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376065221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3_p1_s2_inverter lab3_p1_s2_inverter:INVERTER " "Elaborating entity \"lab3_p1_s2_inverter\" for hierarchy \"lab3_p1_s2_inverter:INVERTER\"" {  } { { "lab3_p1_s2.vhd" "INVERTER" { Text "D:/Migrate2West/1_SheridanCourse/SEM3/ENGI21917_DigitalPrinciple2/96_Git/ENGI21917/w4/p1_solution2/lab3_p1_s2.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376065224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727376066141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727376067495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727376067495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727376067580 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727376067580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727376067580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727376067580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727376067655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 26 14:41:07 2024 " "Processing ended: Thu Sep 26 14:41:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727376067655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727376067655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727376067655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727376067655 ""}
