Execute     source -notrace -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls opened at Fri May 09 17:20:44 CEST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(8)
Execute     add_files /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp 
INFO: [HLS 200-10] Adding design file '/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-I/home/deniz/oc-accel/actions/include' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I/home/deniz/oc-accel/actions/include' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(13)
Execute     add_files * -appendflags -cflags -I/home/deniz/oc-accel/actions/include 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-I/home/deniz/oc-accel/actions/include' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I/home/deniz/oc-accel/actions/include' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(14)
Execute     add_files * -appendflags -csimflags -I/home/deniz/oc-accel/actions/include 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/tb_wrapper.cpp' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/tb_wrapper.cpp' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(9)
Execute     add_files -tb /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/tb_wrapper.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/tb_wrapper.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/deniz/Projects/SneakySnake/SneakySnake/kthread.c' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/deniz/Projects/SneakySnake/SneakySnake/kthread.c' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(10)
Execute     add_files -tb /home/deniz/Projects/SneakySnake/SneakySnake/kthread.c 
INFO: [HLS 200-10] Adding test bench file '/home/deniz/Projects/SneakySnake/SneakySnake/kthread.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-I/home/deniz/oc-accel/actions/include' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-I/home/deniz/oc-accel/actions/include' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(17)
Execute     add_files -tb * -appendflags -cflags -I/home/deniz/oc-accel/actions/include 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=SneakySnake_bit' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=SneakySnake_bit' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(7)
Execute     set_top SneakySnake_bit 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu9p-flga2104-2-i' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(1)
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
Command       create_platform done; 3.45 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Command       ap_part_info done; 0.11 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.68 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=11ns' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'clock=11ns' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(15)
Execute     create_clock -period 11ns 
Execute       ap_set_clock -name default -period 11 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=12%' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=12%' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(16)
Execute     set_clock_uncertainty 12% 
Execute       ap_set_clock -name default -uncertainty 1.32 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.32ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.argv=0 100 100 100 /home/deniz/Projects/SneakySnake/Datasets/ERR240727_1_E2_30000Pairs.txt 30000 1 10' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.argv=0 100 100 100 /home/deniz/Projects/SneakySnake/Datasets/ERR240727_1_E2_30000Pairs.txt 30000 1 10' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(11)
Execute     config_csim -argv 0 100 100 100 /home/deniz/Projects/SneakySnake/Datasets/ERR240727_1_E2_30000Pairs.txt 30000 1 10 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(12)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 3.82 sec.
Execute   apply_ini /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5.28 seconds. CPU system time: 1.77 seconds. Elapsed time: 7.16 seconds; current allocated memory: 658.922 MB.
Execute       set_directive_top SneakySnake_bit -name=SneakySnake_bit 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Command       ap_part_info done; 0.19 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp -foptimization-record-file=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/all.directive.json -E -I/home/deniz/oc-accel/actions/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=11 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.cpp.clang.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/clang.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/.systemc_flag -fix-errors /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/all.directive.json -fix-errors /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.19 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.45 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Command       ap_part_info done; 0.16 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp -I/home/deniz/oc-accel/actions/include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=11 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp.clang.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'n' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:307:43)
WARNING: [HLS 207-5292] unused parameter 'seq_length' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:326:65)
WARNING: [HLS 207-5292] unused parameter 'read_length' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:359:30)
WARNING: [HLS 207-5292] unused parameter 'EditThreshold' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:679:138)
WARNING: [HLS 207-5292] unused parameter 'KmerSize' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:679:157)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.33 seconds. CPU system time: 1.46 seconds. Elapsed time: 6.39 seconds; current allocated memory: 661.633 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/pipeline.g.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.0.bc > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.12 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.98 sec.
Execute       run_link_or_opt -opt -out /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SneakySnake_bit -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=SneakySnake_bit -reflow-float-conversion -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.15 sec.
Execute       run_link_or_opt -out /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SneakySnake_bit 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=SneakySnake_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=SneakySnake_bit -mllvm -hls-db-dir -mllvm /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=11 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.32 -x ir /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i 2> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,209 Compile/Link /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,209 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 972 Unroll/Inline (step 1) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 972 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 750 Unroll/Inline (step 2) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 750 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 761 Unroll/Inline (step 3) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 761 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 717 Unroll/Inline (step 4) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 717 Array/Struct (step 1) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 717 Array/Struct (step 2) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 717 Array/Struct (step 3) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 717 Array/Struct (step 4) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 730 Array/Struct (step 5) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 730 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 697 Performance (step 1) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 697 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 673 Performance (step 2) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 673 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 673 Performance (step 3) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 673 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 673 Performance (step 4) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 673 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 677 HW Transforms (step 1) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 677 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 730 HW Transforms (step 2) /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 730 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_317_1' is marked as complete unroll implied by the pipeline pragma (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:317:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_330_1' is marked as complete unroll implied by the pipeline pragma (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:330:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_317_1' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:317:23) in function 'largest' completely with a factor of 10 (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:308:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_330_1' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:330:23) in function 'count_one_bit' completely with a factor of 8 (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:327:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_330_1' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:330:23) in function 'count_one_bit' has been removed because the loop is unrolled completely (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:327:0)
INFO: [HLS 214-178] Inlining function 'largest(unsigned int*, unsigned int)' into 'after_neighbohood(ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>)' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:634:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/../../kernel.xml -> /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 1.7 seconds. Elapsed time: 8.91 seconds; current allocated memory: 663.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 663.117 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top SneakySnake_bit -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.0.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 663.816 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.1.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'after_neighbohood' into 'SneakySnake_bit' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.2.prechk.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 664.691 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.g.1.bc to /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.o.1.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 3 for loop 'VITIS_LOOP_640_1' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:635:22) in function 'after_neighbohood'.
INFO: [XFORM 203-602] Inlining function 'after_neighbohood' into 'SneakySnake_bit' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710) automatically.
Command         transform done; 0.12 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.o.1.tmp.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333:41) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333:5) in function 'count_one_bit'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:384:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:380:23) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:402:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:400:25) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:421:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:419:23) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:440:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:438:25) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:464:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462:25) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:490:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:488:27) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:518:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:516:28) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:536:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:534:28) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:558:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:556:28) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:582:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:580:28) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:609:9) to (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:607:29) in function 'NeighborhoodMap_bit'... converting 5 basic blocks.
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.27 seconds; current allocated memory: 688.125 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.o.2.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_707_1'(/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707:27) and 'VITIS_LOOP_640_1'(/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640:24) in function 'SneakySnake_bit' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_707_1' (/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707:27) in function 'SneakySnake_bit'.
Execute           auto_get_db
Command         transform done; 0.2 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.o.3.bc -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.43 seconds; current allocated memory: 803.594 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.91 sec.
Command     elaborate done; 16.25 sec.
Execute     ap_eval exec zip -j /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.13 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'SneakySnake_bit' ...
Execute       ap_set_top_model SneakySnake_bit 
Execute       get_model_list SneakySnake_bit -filter all-wo-channel -topdown 
Execute       preproc_iomode -model SneakySnake_bit 
Execute       preproc_iomode -model count_one_bit 
Execute       preproc_iomode -model NeighborhoodMap_bit 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
Execute       preproc_iomode -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
Execute       get_model_list SneakySnake_bit -filter all-wo-channel 
INFO-FLOW: Model list for configure: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 NeighborhoodMap_bit count_one_bit SneakySnake_bit
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
Execute       apply_spec_resource_limit NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
INFO-FLOW: Configuring Module : NeighborhoodMap_bit ...
Execute       set_default_model NeighborhoodMap_bit 
Execute       apply_spec_resource_limit NeighborhoodMap_bit 
INFO-FLOW: Configuring Module : count_one_bit ...
Execute       set_default_model count_one_bit 
Execute       apply_spec_resource_limit count_one_bit 
INFO-FLOW: Configuring Module : SneakySnake_bit ...
Execute       set_default_model SneakySnake_bit 
Execute       apply_spec_resource_limit SneakySnake_bit 
INFO-FLOW: Model list for preprocess: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 NeighborhoodMap_bit count_one_bit SneakySnake_bit
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 ...
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
Execute       cdfg_preprocess -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
INFO-FLOW: Preprocessing Module: NeighborhoodMap_bit ...
Execute       set_default_model NeighborhoodMap_bit 
Execute       cdfg_preprocess -model NeighborhoodMap_bit 
Execute       rtl_gen_preprocess NeighborhoodMap_bit 
INFO-FLOW: Preprocessing Module: count_one_bit ...
Execute       set_default_model count_one_bit 
Execute       cdfg_preprocess -model count_one_bit 
Execute       rtl_gen_preprocess count_one_bit 
INFO-FLOW: Preprocessing Module: SneakySnake_bit ...
Execute       set_default_model SneakySnake_bit 
Execute       cdfg_preprocess -model SneakySnake_bit 
Execute       rtl_gen_preprocess SneakySnake_bit 
INFO-FLOW: Model list for synthesis: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 NeighborhoodMap_bit count_one_bit SneakySnake_bit
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_380_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_380_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.37 seconds; current allocated memory: 804.465 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 804.465 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_400_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_400_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 804.465 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 804.465 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_419_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_419_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 804.742 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 804.742 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_438_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_438_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 805.086 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 805.086 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_462_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_462_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 805.469 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 805.469 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_488_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_488_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 805.840 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 805.840 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_516_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_516_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 806.188 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 806.188 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_534_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_534_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.08 seconds; current allocated memory: 806.527 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 806.527 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_556_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_556_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 806.918 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 806.918 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_580_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_580_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 807.289 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 807.289 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
Execute       schedule -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_607_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_607_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 807.629 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.
Execute       set_default_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
Execute       bind -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 807.629 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NeighborhoodMap_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model NeighborhoodMap_bit 
Execute       schedule -model NeighborhoodMap_bit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 808.152 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.sched.adb -f 
INFO-FLOW: Finish scheduling NeighborhoodMap_bit.
Execute       set_default_model NeighborhoodMap_bit 
Execute       bind -model NeighborhoodMap_bit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 808.152 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.bind.adb -f 
INFO-FLOW: Finish binding NeighborhoodMap_bit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_one_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model count_one_bit 
Execute       schedule -model count_one_bit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'count_one_bit'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'count_one_bit'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 808.191 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.sched.adb -f 
INFO-FLOW: Finish scheduling count_one_bit.
Execute       set_default_model count_one_bit 
Execute       bind -model count_one_bit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 808.344 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.bind.adb -f 
INFO-FLOW: Finish binding count_one_bit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SneakySnake_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SneakySnake_bit 
Execute       schedule -model SneakySnake_bit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_707_1_VITIS_LOOP_640_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_707_1_VITIS_LOOP_640_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 813.102 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.sched.adb -f 
INFO-FLOW: Finish scheduling SneakySnake_bit.
Execute       set_default_model SneakySnake_bit 
Execute       bind -model SneakySnake_bit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 813.102 MB.
Execute       syn_report -verbosereport -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.bind.adb -f 
INFO-FLOW: Finish binding SneakySnake_bit.
Execute       get_model_list SneakySnake_bit -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
Execute       rtl_gen_preprocess NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
Execute       rtl_gen_preprocess NeighborhoodMap_bit 
Execute       rtl_gen_preprocess count_one_bit 
Execute       rtl_gen_preprocess SneakySnake_bit 
INFO-FLOW: Model list for RTL generation: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 NeighborhoodMap_bit count_one_bit SneakySnake_bit
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 813.102 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 813.102 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.15 seconds; current allocated memory: 813.102 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 813.480 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 814.449 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 815.461 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.2 seconds; current allocated memory: 816.434 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.19 seconds; current allocated memory: 817.496 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.21 seconds; current allocated memory: 818.477 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 819.508 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'partselect_2ns_256ns_32ns_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partset_128ns_128ns_2ns_32ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 820.539 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
Execute       gen_rtl NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
Execute       syn_report -csynth -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.adb 
Execute       db_write -model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NeighborhoodMap_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model NeighborhoodMap_bit -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'NeighborhoodMap_bit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.17 seconds; current allocated memory: 822.562 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl NeighborhoodMap_bit -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_NeighborhoodMap_bit 
Execute       gen_rtl NeighborhoodMap_bit -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_NeighborhoodMap_bit 
Execute       syn_report -csynth -model NeighborhoodMap_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model NeighborhoodMap_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/NeighborhoodMap_bit_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model NeighborhoodMap_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model NeighborhoodMap_bit -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.adb 
Execute       db_write -model NeighborhoodMap_bit -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info NeighborhoodMap_bit -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_one_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model count_one_bit -top_prefix SneakySnake_bit_ -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_7_4_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_one_bit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 824.547 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl count_one_bit -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit_count_one_bit 
Execute       gen_rtl count_one_bit -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit_count_one_bit 
Execute       syn_report -csynth -model count_one_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/count_one_bit_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model count_one_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/count_one_bit_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model count_one_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model count_one_bit -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.adb 
Execute       db_write -model count_one_bit -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info count_one_bit -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SneakySnake_bit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model SneakySnake_bit -top_prefix  -sub_prefix SneakySnake_bit_ -mg_file /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'SneakySnake_bit/ReadLength' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SneakySnake_bit/ReadSeq' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SneakySnake_bit/RefSeq' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SneakySnake_bit/EditThreshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SneakySnake_bit/KmerSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SneakySnake_bit' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'ReadLength', 'ReadSeq', 'RefSeq', 'EditThreshold' and 'KmerSize' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SneakySnake_bit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 826.945 MB.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       gen_rtl SneakySnake_bit -istop -style xilinx -f -lang vhdl -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/vhdl/SneakySnake_bit 
Execute       gen_rtl SneakySnake_bit -istop -style xilinx -f -lang vlog -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/verilog/SneakySnake_bit 
Execute       syn_report -csynth -model SneakySnake_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/SneakySnake_bit_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model SneakySnake_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/SneakySnake_bit_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model SneakySnake_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model SneakySnake_bit -f -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.adb 
Execute       db_write -model SneakySnake_bit -bindview -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SneakySnake_bit -p /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit 
Execute       export_constraint_db -f -tool general -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.constraint.tcl 
Execute       syn_report -designview -model SneakySnake_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.design.xml 
Execute       syn_report -csynthDesign -model SneakySnake_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth.rpt -MHOut /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -wcfg -model SneakySnake_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model SneakySnake_bit -o /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.protoinst 
Execute       sc_get_clocks SneakySnake_bit 
Execute       sc_get_portdomain SneakySnake_bit 
INFO-FLOW: Model list for RTL component generation: NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 NeighborhoodMap_bit count_one_bit SneakySnake_bit
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_partselect_2ns_256ns_32ns_2_1_1.
INFO-FLOW: Append model SneakySnake_bit_partselect_2ns_256ns_32ns_2_1_1
INFO-FLOW: Found component SneakySnake_bit_partset_128ns_128ns_2ns_32ns_128_1_1.
INFO-FLOW: Append model SneakySnake_bit_partset_128ns_128ns_2ns_32ns_128_1_1
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [NeighborhoodMap_bit] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.compgen.tcl 
INFO-FLOW: Handling components in module [count_one_bit] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_sparsemux_17_7_4_1_1.
INFO-FLOW: Append model SneakySnake_bit_sparsemux_17_7_4_1_1
INFO-FLOW: Handling components in module [SneakySnake_bit] ... 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.compgen.tcl 
INFO-FLOW: Found component SneakySnake_bit_control_s_axi.
INFO-FLOW: Append model SneakySnake_bit_control_s_axi
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10
INFO-FLOW: Append model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11
INFO-FLOW: Append model NeighborhoodMap_bit
INFO-FLOW: Append model count_one_bit
INFO-FLOW: Append model SneakySnake_bit
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: SneakySnake_bit_partselect_2ns_256ns_32ns_2_1_1 SneakySnake_bit_partset_128ns_128ns_2ns_32ns_128_1_1 SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_flow_control_loop_pipe_sequential_init SneakySnake_bit_sparsemux_17_7_4_1_1 SneakySnake_bit_control_s_axi NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 NeighborhoodMap_bit count_one_bit SneakySnake_bit
INFO-FLOW: Generating /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model SneakySnake_bit_partselect_2ns_256ns_32ns_2_1_1
INFO-FLOW: To file: write model SneakySnake_bit_partset_128ns_128ns_2ns_32ns_128_1_1
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model SneakySnake_bit_sparsemux_17_7_4_1_1
INFO-FLOW: To file: write model SneakySnake_bit_control_s_axi
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10
INFO-FLOW: To file: write model NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11
INFO-FLOW: To file: write model NeighborhoodMap_bit
INFO-FLOW: To file: write model count_one_bit
INFO-FLOW: To file: write model SneakySnake_bit
INFO-FLOW: Generating /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=11.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/vhdl' dstVlogDir='/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/vlog' tclDir='/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db' modelList='SneakySnake_bit_partselect_2ns_256ns_32ns_2_1_1
SneakySnake_bit_partset_128ns_128ns_2ns_32ns_128_1_1
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_sparsemux_17_7_4_1_1
SneakySnake_bit_control_s_axi
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11
NeighborhoodMap_bit
count_one_bit
SneakySnake_bit
' expOnly='0'
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Command       ap_part_info done; 0.18 sec.
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.compgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.2 seconds. Elapsed time: 0.94 seconds; current allocated memory: 832.969 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='SneakySnake_bit_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='SneakySnake_bit_partselect_2ns_256ns_32ns_2_1_1
SneakySnake_bit_partset_128ns_128ns_2ns_32ns_128_1_1
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_flow_control_loop_pipe_sequential_init
SneakySnake_bit_sparsemux_17_7_4_1_1
SneakySnake_bit_control_s_axi
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10
NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11
NeighborhoodMap_bit
count_one_bit
SneakySnake_bit
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.compgen.dataonly.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.compgen.dataonly.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.rtl_wrap.cfg.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.compgen.dataonly.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/NeighborhoodMap_bit.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/count_one_bit.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.tbgen.tcl 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/SneakySnake_bit.constraint.tcl 
Execute       sc_get_clocks SneakySnake_bit 
Execute       source /home/deniz/Projects/SneakySnake/HLS-Workspce/hls_component/SneakySnake_bit/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST SneakySnake_bit MODULE2INSTS {SneakySnake_bit SneakySnake_bit NeighborhoodMap_bit grp_NeighborhoodMap_bit_fu_206 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1_fu_158 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2_fu_164 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3_fu_170 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4_fu_176 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5_fu_182 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6_fu_188 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7_fu_194 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8_fu_200 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9_fu_206 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10_fu_212 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11_fu_218 count_one_bit {max_count_one_bit_fu_214 tmp_8_i_count_one_bit_fu_219 max_2_count_one_bit_fu_224 tmp_i_count_one_bit_fu_229 max_5_count_one_bit_fu_234 tmp_1_i_count_one_bit_fu_239 max_8_count_one_bit_fu_244 tmp_2_i_count_one_bit_fu_249 max_12_count_one_bit_fu_254 tmp_3_i_count_one_bit_fu_259 max_11_count_one_bit_fu_264}} INST2MODULE {SneakySnake_bit SneakySnake_bit grp_NeighborhoodMap_bit_fu_206 NeighborhoodMap_bit grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1_fu_158 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2_fu_164 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3_fu_170 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4_fu_176 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5_fu_182 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6_fu_188 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7_fu_194 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8_fu_200 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9_fu_206 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10_fu_212 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11_fu_218 NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 max_count_one_bit_fu_214 count_one_bit tmp_8_i_count_one_bit_fu_219 count_one_bit max_2_count_one_bit_fu_224 count_one_bit tmp_i_count_one_bit_fu_229 count_one_bit max_5_count_one_bit_fu_234 count_one_bit tmp_1_i_count_one_bit_fu_239 count_one_bit max_8_count_one_bit_fu_244 count_one_bit tmp_2_i_count_one_bit_fu_249 count_one_bit max_12_count_one_bit_fu_254 count_one_bit tmp_3_i_count_one_bit_fu_259 count_one_bit max_11_count_one_bit_fu_264 count_one_bit} INSTDATA {SneakySnake_bit {DEPTH 1 CHILDREN {grp_NeighborhoodMap_bit_fu_206 max_count_one_bit_fu_214 tmp_8_i_count_one_bit_fu_219 max_2_count_one_bit_fu_224 tmp_i_count_one_bit_fu_229 max_5_count_one_bit_fu_234 tmp_1_i_count_one_bit_fu_239 max_8_count_one_bit_fu_244 tmp_2_i_count_one_bit_fu_249 max_12_count_one_bit_fu_254 tmp_3_i_count_one_bit_fu_259 max_11_count_one_bit_fu_264}} grp_NeighborhoodMap_bit_fu_206 {DEPTH 2 CHILDREN {grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1_fu_158 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2_fu_164 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3_fu_170 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4_fu_176 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5_fu_182 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6_fu_188 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7_fu_194 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8_fu_200 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9_fu_206 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10_fu_212 grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11_fu_218}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1_fu_158 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2_fu_164 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3_fu_170 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4_fu_176 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5_fu_182 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6_fu_188 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7_fu_194 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8_fu_200 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9_fu_206 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10_fu_212 {DEPTH 3 CHILDREN {}} grp_NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11_fu_218 {DEPTH 3 CHILDREN {}} max_count_one_bit_fu_214 {DEPTH 2 CHILDREN {}} tmp_8_i_count_one_bit_fu_219 {DEPTH 2 CHILDREN {}} max_2_count_one_bit_fu_224 {DEPTH 2 CHILDREN {}} tmp_i_count_one_bit_fu_229 {DEPTH 2 CHILDREN {}} max_5_count_one_bit_fu_234 {DEPTH 2 CHILDREN {}} tmp_1_i_count_one_bit_fu_239 {DEPTH 2 CHILDREN {}} max_8_count_one_bit_fu_244 {DEPTH 2 CHILDREN {}} tmp_2_i_count_one_bit_fu_249 {DEPTH 2 CHILDREN {}} max_12_count_one_bit_fu_254 {DEPTH 2 CHILDREN {}} tmp_3_i_count_one_bit_fu_259 {DEPTH 2 CHILDREN {}} max_11_count_one_bit_fu_264 {DEPTH 2 CHILDREN {}}} MODULEDATA {NeighborhoodMap_bit_Pipeline_VITIS_LOOP_380_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln380_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:380 VARIABLE icmp_ln380 LOOP VITIS_LOOP_380_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_17_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:389 VARIABLE index_17 LOOP VITIS_LOOP_380_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U1 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:385 VARIABLE tmp LOOP VITIS_LOOP_380_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:385 VARIABLE tmp_s LOOP VITIS_LOOP_380_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln385_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:385 VARIABLE or_ln385 LOOP VITIS_LOOP_380_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln385_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:385 VARIABLE icmp_ln385 LOOP VITIS_LOOP_380_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:385 VARIABLE p_cast LOOP VITIS_LOOP_380_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:385 VARIABLE storemerge LOOP VITIS_LOOP_380_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:380 VARIABLE i_9 LOOP VITIS_LOOP_380_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_400_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln400_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:400 VARIABLE icmp_ln400 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_15_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:407 VARIABLE index_15 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U8 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:403 VARIABLE tmp_2 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U9 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:403 VARIABLE tmp_4 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln403_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:403 VARIABLE or_ln403 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln403_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:403 VARIABLE icmp_ln403 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge9_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:403 VARIABLE p_cast LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U10 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:403 VARIABLE storemerge9 LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:400 VARIABLE i LOOP VITIS_LOOP_400_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_419_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln419_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:419 VARIABLE icmp_ln419 LOOP VITIS_LOOP_419_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_14_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:426 VARIABLE index_14 LOOP VITIS_LOOP_419_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U13 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:422 VARIABLE tmp_6 LOOP VITIS_LOOP_419_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U14 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:422 VARIABLE tmp_8 LOOP VITIS_LOOP_419_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln422_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:422 VARIABLE or_ln422 LOOP VITIS_LOOP_419_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln422_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:422 VARIABLE icmp_ln422 LOOP VITIS_LOOP_419_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge8_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:422 VARIABLE p_cast LOOP VITIS_LOOP_419_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U15 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:422 VARIABLE storemerge8 LOOP VITIS_LOOP_419_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:419 VARIABLE i LOOP VITIS_LOOP_419_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_438_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln438_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:438 VARIABLE icmp_ln438 LOOP VITIS_LOOP_438_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_13_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:445 VARIABLE index_13 LOOP VITIS_LOOP_438_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U18 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:441 VARIABLE tmp_10 LOOP VITIS_LOOP_438_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U19 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:441 VARIABLE tmp_12 LOOP VITIS_LOOP_438_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln441_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:441 VARIABLE or_ln441 LOOP VITIS_LOOP_438_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln441_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:441 VARIABLE icmp_ln441 LOOP VITIS_LOOP_438_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge7_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:441 VARIABLE p_cast LOOP VITIS_LOOP_438_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U20 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:441 VARIABLE storemerge7 LOOP VITIS_LOOP_438_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:438 VARIABLE i LOOP VITIS_LOOP_438_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_462_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln462_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462 VARIABLE icmp_ln462 LOOP VITIS_LOOP_462_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_12_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:469 VARIABLE index_12 LOOP VITIS_LOOP_462_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U23 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465 VARIABLE tmp_s LOOP VITIS_LOOP_462_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U24 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465 VARIABLE tmp_14 LOOP VITIS_LOOP_462_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln465_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465 VARIABLE or_ln465 LOOP VITIS_LOOP_462_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln465_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465 VARIABLE icmp_ln465 LOOP VITIS_LOOP_462_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge6_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465 VARIABLE p_cast LOOP VITIS_LOOP_462_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U25 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:465 VARIABLE storemerge6 LOOP VITIS_LOOP_462_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:462 VARIABLE i LOOP VITIS_LOOP_462_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_488_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln488_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:488 VARIABLE icmp_ln488 LOOP VITIS_LOOP_488_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_11_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:495 VARIABLE index_11 LOOP VITIS_LOOP_488_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U28 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:491 VARIABLE tmp_s LOOP VITIS_LOOP_488_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U29 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:491 VARIABLE tmp_12 LOOP VITIS_LOOP_488_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln491_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:491 VARIABLE or_ln491 LOOP VITIS_LOOP_488_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln491_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:491 VARIABLE icmp_ln491 LOOP VITIS_LOOP_488_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge5_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:491 VARIABLE p_cast LOOP VITIS_LOOP_488_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U30 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:491 VARIABLE storemerge5 LOOP VITIS_LOOP_488_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_8_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:488 VARIABLE i_8 LOOP VITIS_LOOP_488_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_516_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln516_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:516 VARIABLE icmp_ln516 LOOP VITIS_LOOP_516_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_10_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:523 VARIABLE index_10 LOOP VITIS_LOOP_516_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U33 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:519 VARIABLE tmp_s LOOP VITIS_LOOP_516_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U34 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:519 VARIABLE tmp_10 LOOP VITIS_LOOP_516_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln519_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:519 VARIABLE or_ln519 LOOP VITIS_LOOP_516_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln519_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:519 VARIABLE icmp_ln519 LOOP VITIS_LOOP_516_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge4_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:519 VARIABLE p_cast LOOP VITIS_LOOP_516_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U35 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:519 VARIABLE storemerge4 LOOP VITIS_LOOP_516_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_7_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:516 VARIABLE i_7 LOOP VITIS_LOOP_516_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_534_8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln534_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:534 VARIABLE icmp_ln534 LOOP VITIS_LOOP_534_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_8_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:541 VARIABLE index_8 LOOP VITIS_LOOP_534_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U38 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:537 VARIABLE tmp_s LOOP VITIS_LOOP_534_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U39 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:537 VARIABLE tmp_8 LOOP VITIS_LOOP_534_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln537_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:537 VARIABLE or_ln537 LOOP VITIS_LOOP_534_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln537_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:537 VARIABLE icmp_ln537 LOOP VITIS_LOOP_534_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge3_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:537 VARIABLE p_cast LOOP VITIS_LOOP_534_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U40 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:537 VARIABLE storemerge3 LOOP VITIS_LOOP_534_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:534 VARIABLE i_6 LOOP VITIS_LOOP_534_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_556_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln556_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:556 VARIABLE icmp_ln556 LOOP VITIS_LOOP_556_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_6_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:563 VARIABLE index_6 LOOP VITIS_LOOP_556_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U43 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:559 VARIABLE tmp_s LOOP VITIS_LOOP_556_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U44 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:559 VARIABLE tmp_6 LOOP VITIS_LOOP_556_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln559_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:559 VARIABLE or_ln559 LOOP VITIS_LOOP_556_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln559_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:559 VARIABLE icmp_ln559 LOOP VITIS_LOOP_556_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge2_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:559 VARIABLE p_cast LOOP VITIS_LOOP_556_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U45 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:559 VARIABLE storemerge2 LOOP VITIS_LOOP_556_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:556 VARIABLE i_5 LOOP VITIS_LOOP_556_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_580_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln580_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:580 VARIABLE icmp_ln580 LOOP VITIS_LOOP_580_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_4_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:587 VARIABLE index_4 LOOP VITIS_LOOP_580_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U48 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:583 VARIABLE tmp_s LOOP VITIS_LOOP_580_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U49 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:583 VARIABLE tmp_4 LOOP VITIS_LOOP_580_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln583_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:583 VARIABLE or_ln583 LOOP VITIS_LOOP_580_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln583_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:583 VARIABLE icmp_ln583 LOOP VITIS_LOOP_580_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge1_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:583 VARIABLE p_cast LOOP VITIS_LOOP_580_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U50 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:583 VARIABLE storemerge1 LOOP VITIS_LOOP_580_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:580 VARIABLE i_4 LOOP VITIS_LOOP_580_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit_Pipeline_VITIS_LOOP_607_11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln607_fu_90_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:607 VARIABLE icmp_ln607 LOOP VITIS_LOOP_607_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_2_fu_96_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:614 VARIABLE index_2 LOOP VITIS_LOOP_607_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U53 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:610 VARIABLE tmp_s LOOP VITIS_LOOP_607_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_2ns_256ns_32ns_2_1_1_U54 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:610 VARIABLE tmp_2 LOOP VITIS_LOOP_607_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln610_fu_150_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:610 VARIABLE or_ln610 LOOP VITIS_LOOP_607_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln610_fu_156_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:610 VARIABLE icmp_ln610 LOOP VITIS_LOOP_607_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge_fu_174_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:610 VARIABLE p_cast LOOP VITIS_LOOP_607_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partset PRAGMA {} RTLNAME partset_128ns_128ns_2ns_32ns_128_1_1_U55 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:610 VARIABLE storemerge LOOP VITIS_LOOP_607_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partset} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:607 VARIABLE i_3 LOOP VITIS_LOOP_607_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} NeighborhoodMap_bit {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_1_fu_224_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:373 VARIABLE DNA_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_2_fu_237_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:398 VARIABLE DNA_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_3_fu_250_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:417 VARIABLE DNA_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_6_fu_263_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:436 VARIABLE DNA_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_7_fu_276_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:460 VARIABLE DNA_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_8_fu_289_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:486 VARIABLE DNA_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_4_fu_310_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:514 VARIABLE DNA_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_5_fu_331_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:532 VARIABLE DNA_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_9_fu_352_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:554 VARIABLE DNA_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_10_fu_373_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:578 VARIABLE DNA_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME DNA_11_fu_394_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:605 VARIABLE DNA_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} count_one_bit {BINDINFO {{BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME UnifiedRetVal_fu_256_p16 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE select_ln333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln333_fu_136_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE xor_ln333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln333_fu_142_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE and_ln333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln333_fu_148_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE or_ln333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln333_1_fu_154_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE xor_ln333_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln333_1_fu_160_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE and_ln333_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln333_1_fu_166_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE or_ln333_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln333_2_fu_172_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE xor_ln333_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln333_2_fu_178_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE and_ln333_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln333_2_fu_184_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE or_ln333_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln333_3_fu_190_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE xor_ln333_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln333_3_fu_196_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE and_ln333_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln333_3_fu_202_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE or_ln333_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln333_4_fu_208_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE xor_ln333_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln333_4_fu_214_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE and_ln333_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln333_4_fu_220_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE or_ln333_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln333_5_fu_226_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE xor_ln333_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln333_5_fu_232_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE and_ln333_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_7_4_1_1_U60 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333 VARIABLE UnifiedRetVal LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} SneakySnake_bit {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln706_fu_355_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706 VARIABLE or_ln706 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME i_2_fu_361_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707 VARIABLE i_2 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME global_count_2_fu_999_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707 VARIABLE global_count_2 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln710_fu_377_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710 VARIABLE icmp_ln710 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln710_fu_392_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710 VARIABLE xor_ln710 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_fu_398_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710 VARIABLE select_ln710 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_1_fu_405_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710 VARIABLE select_ln710_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln710_fu_417_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710 VARIABLE lshr_ln710 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln710_2_fu_427_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710 VARIABLE select_ln710_2 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_nsh_1_fu_435_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710 VARIABLE DNA_nsh_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln711_fu_450_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE select_ln711 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln711_fu_457_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE lshr_ln711 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shl_one_1_fu_467_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE DNA_shl_one_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln711_1_fu_482_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE select_ln711_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln711_1_fu_489_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE lshr_ln711_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shl_two_1_fu_499_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE DNA_shl_two_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln711_2_fu_514_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE select_ln711_2 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln711_2_fu_521_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE lshr_ln711_2 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shl_three_1_fu_531_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE DNA_shl_three_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln711_3_fu_546_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE select_ln711_3 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln711_3_fu_553_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE lshr_ln711_3 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shl_four_1_fu_563_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE DNA_shl_four_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln711_4_fu_578_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE select_ln711_4 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln711_4_fu_585_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE lshr_ln711_4 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shl_five_1_fu_595_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:711 VARIABLE DNA_shl_five_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln712_fu_610_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE select_ln712 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln712_fu_617_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE lshr_ln712 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shr_one_1_fu_627_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE DNA_shr_one_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln712_1_fu_642_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE select_ln712_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln712_1_fu_649_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE lshr_ln712_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shr_two_1_fu_659_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE DNA_shr_two_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln712_2_fu_674_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE select_ln712_2 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln712_2_fu_681_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE lshr_ln712_2 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shr_three_1_fu_691_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE DNA_shr_three_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln712_3_fu_706_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE select_ln712_3 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln712_3_fu_713_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE lshr_ln712_3 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shr_four_1_fu_723_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE DNA_shr_four_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln712_4_fu_738_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE select_ln712_4 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln712_4_fu_745_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE lshr_ln712_4 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME DNA_shr_five_1_fu_755_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:712 VARIABLE DNA_shr_five_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln707_fu_761_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707 VARIABLE add_ln707 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_fu_895_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_1_fu_901_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_1_fu_909_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318_1 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_3_fu_915_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_3 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_2_fu_923_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318_2 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_4_fu_929_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_4 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_3_fu_937_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318_3 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_6_fu_943_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_6 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_4_fu_951_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318_4 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_7_fu_957_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_7 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_5_fu_965_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318_5 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_9_fu_971_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_9 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_6_fu_979_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318_6 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_10_fu_985_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_10 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_7_fu_1022_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318_7 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_13_fu_1027_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_13 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_8_fu_1034_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318_8 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_14_fu_1040_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_14 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln318_9_fu_1048_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE icmp_ln318_9 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_16_fu_1054_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:318 VARIABLE max_16 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln706_fu_1072_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:706 VARIABLE select_ln706 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln663_fu_1090_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:663 VARIABLE shl_ln663 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln664_fu_1099_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:664 VARIABLE shl_ln664 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln665_fu_1108_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:665 VARIABLE shl_ln665 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln666_fu_1117_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:666 VARIABLE shl_ln666 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln667_fu_1126_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:667 VARIABLE shl_ln667 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln668_fu_1135_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:668 VARIABLE shl_ln668 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln669_fu_1144_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:669 VARIABLE shl_ln669 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln670_fu_1153_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:670 VARIABLE shl_ln670 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln671_fu_1162_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:671 VARIABLE shl_ln671 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln672_fu_1172_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:672 VARIABLE shl_ln672 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln673_fu_1182_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:673 VARIABLE shl_ln673 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln640_fu_767_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640 VARIABLE add_ln640 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME iter_fu_773_p3 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640 VARIABLE iter LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME global_count_fu_1188_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:710 VARIABLE global_count LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln640_fu_781_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:640 VARIABLE icmp_ln640 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_787_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707 VARIABLE i LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln707_fu_793_p2 SOURCE /home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:707 VARIABLE icmp_ln707 LOOP VITIS_LOOP_707_1_VITIS_LOOP_640_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.27 seconds. Elapsed time: 0.96 seconds; current allocated memory: 843.496 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for SneakySnake_bit.
INFO: [VLOG 209-307] Generating Verilog RTL for SneakySnake_bit.
Execute       syn_report -model SneakySnake_bit -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.13 MHz
Command     autosyn done; 7.13 sec.
Command   csynth_design done; 23.61 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
