Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan 10 08:42:53 2024
| Host         : K4des running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_projet_timing_summary_routed.rpt -pb top_level_projet_timing_summary_routed.pb -rpx top_level_projet_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_projet
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   26          
TIMING-20  Warning   Non-clocked latch               38          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (570)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (5)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (570)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[15]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[16]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[17]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[18]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[19]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[20]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[21]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[22]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Control_servo/ce/s_count_val_2000k_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Control_servo/ceunhz/s_count_val_1M_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_curent_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_curent_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.160        0.000                      0                  652        0.098        0.000                      0                  652        4.020        0.000                       0                   347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.160        0.000                      0                  652        0.098        0.000                      0                  652        4.020        0.000                       0                   347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg_affichage/transc/s_diaine_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.335ns (26.741%)  route 3.657ns (73.259%))
  Logic Levels:           4  (LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X46Y82         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=28, routed)          1.156     6.902    accelerometre/convertion_accelerometre_degres/Q[4]
    SLICE_X48Y81         LUT5 (Prop_lut5_I0_O)        0.150     7.052 r  accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_9/O
                         net (fo=2, routed)           0.703     7.755    accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_9_n_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I2_O)        0.326     8.081 r  accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.523     8.604    accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_4_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.728 r  accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.000     8.728    accelerometre/convertion_accelerometre_degres/ACCEL_X_CLIP_reg[6]_2
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     8.945 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[0]_i_1/O
                         net (fo=3, routed)           1.275    10.220    sept_seg_affichage/transc/degres_accel[0]
    RAMB18_X1Y32         RAMB18E1                                     r  sept_seg_affichage/transc/s_diaine_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.547    14.969    sept_seg_affichage/transc/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  sept_seg_affichage/transc/s_diaine_reg/CLKARDCLK
                         clock pessimism              0.187    15.156    
                         clock uncertainty           -0.035    15.121    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.741    14.380    sept_seg_affichage/transc/s_diaine_reg
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg_affichage/transc/s_unit_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 1.335ns (26.741%)  route 3.657ns (73.259%))
  Logic Levels:           4  (LUT5=3 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X46Y82         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[4]/Q
                         net (fo=28, routed)          1.156     6.902    accelerometre/convertion_accelerometre_degres/Q[4]
    SLICE_X48Y81         LUT5 (Prop_lut5_I0_O)        0.150     7.052 r  accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_9/O
                         net (fo=2, routed)           0.703     7.755    accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_9_n_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I2_O)        0.326     8.081 r  accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.523     8.604    accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_4_n_0
    SLICE_X48Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.728 r  accelerometre/convertion_accelerometre_degres/data_out_reg[0]_i_2/O
                         net (fo=2, routed)           0.000     8.728    accelerometre/convertion_accelerometre_degres/ACCEL_X_CLIP_reg[6]_2
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     8.945 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[0]_i_1/O
                         net (fo=3, routed)           1.275    10.220    sept_seg_affichage/transc/degres_accel[0]
    RAMB18_X1Y33         RAMB18E1                                     r  sept_seg_affichage/transc/s_unit_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.547    14.969    sept_seg_affichage/transc/clk_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  sept_seg_affichage/transc/s_unit_reg/CLKARDCLK
                         clock pessimism              0.187    15.156    
                         clock uncertainty           -0.035    15.121    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.741    14.380    sept_seg_affichage/transc/s_unit_reg
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  4.160    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg_affichage/transc/s_diaine_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.245ns (25.655%)  route 3.608ns (74.344%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X46Y82         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.478     5.706 f  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/Q
                         net (fo=24, routed)          0.782     6.488    accelerometre/convertion_accelerometre_degres/Q[2]
    SLICE_X49Y81         LUT2 (Prop_lut2_I0_O)        0.289     6.777 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[4]_i_4/O
                         net (fo=2, routed)           0.658     7.435    accelerometre/convertion_accelerometre_degres/data_in_save_reg[4]_i_4_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I0_O)        0.326     7.761 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[4]_i_3/O
                         net (fo=2, routed)           0.677     8.437    accelerometre/convertion_accelerometre_degres/ACCEL_X_CLIP_reg[3]_0
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.152     8.589 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[4]_i_1/O
                         net (fo=5, routed)           1.491    10.080    sept_seg_affichage/transc/degres_accel[4]
    RAMB18_X1Y32         RAMB18E1                                     r  sept_seg_affichage/transc/s_diaine_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.547    14.969    sept_seg_affichage/transc/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  sept_seg_affichage/transc/s_diaine_reg/CLKARDCLK
                         clock pessimism              0.187    15.156    
                         clock uncertainty           -0.035    15.121    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    14.353    sept_seg_affichage/transc/s_diaine_reg
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg_affichage/transc/s_unit_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.245ns (25.655%)  route 3.608ns (74.344%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X46Y82         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.478     5.706 f  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[2]/Q
                         net (fo=24, routed)          0.782     6.488    accelerometre/convertion_accelerometre_degres/Q[2]
    SLICE_X49Y81         LUT2 (Prop_lut2_I0_O)        0.289     6.777 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[4]_i_4/O
                         net (fo=2, routed)           0.658     7.435    accelerometre/convertion_accelerometre_degres/data_in_save_reg[4]_i_4_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I0_O)        0.326     7.761 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[4]_i_3/O
                         net (fo=2, routed)           0.677     8.437    accelerometre/convertion_accelerometre_degres/ACCEL_X_CLIP_reg[3]_0
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.152     8.589 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[4]_i_1/O
                         net (fo=5, routed)           1.491    10.080    sept_seg_affichage/transc/degres_accel[4]
    RAMB18_X1Y33         RAMB18E1                                     r  sept_seg_affichage/transc/s_unit_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.547    14.969    sept_seg_affichage/transc/clk_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  sept_seg_affichage/transc/s_unit_reg/CLKARDCLK
                         clock pessimism              0.187    15.156    
                         clock uncertainty           -0.035    15.121    
    RAMB18_X1Y33         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    14.353    sept_seg_affichage/transc/s_unit_reg
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.113ns (21.751%)  route 4.004ns (78.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X49Y82         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  Control_servo/ce/s_count_val_2000k_reg[4]/Q
                         net (fo=2, routed)           0.799     6.446    Control_servo/ce/s_count_val_2000k[4]
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.296     6.742 f  Control_servo/ce/data_save_reg[17]_i_8/O
                         net (fo=1, routed)           0.636     7.378    Control_servo/ce/data_save_reg[17]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.502 f  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.263     7.765    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.511     9.400    Control_servo/ce/s_count_val_2000k_reg[2]_1
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.150     9.550 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.795    10.345    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y82         FDCE                                         r  Control_servo/largeur/s_count_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.496    14.919    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  Control_servo/largeur/s_count_val_reg[0]/C
                         clock pessimism              0.187    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y82         FDCE (Setup_fdce_C_CE)      -0.407    14.663    Control_servo/largeur/s_count_val_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.113ns (21.751%)  route 4.004ns (78.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X49Y82         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  Control_servo/ce/s_count_val_2000k_reg[4]/Q
                         net (fo=2, routed)           0.799     6.446    Control_servo/ce/s_count_val_2000k[4]
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.296     6.742 f  Control_servo/ce/data_save_reg[17]_i_8/O
                         net (fo=1, routed)           0.636     7.378    Control_servo/ce/data_save_reg[17]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.502 f  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.263     7.765    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.511     9.400    Control_servo/ce/s_count_val_2000k_reg[2]_1
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.150     9.550 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.795    10.345    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y82         FDCE                                         r  Control_servo/largeur/s_count_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.496    14.919    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  Control_servo/largeur/s_count_val_reg[1]/C
                         clock pessimism              0.187    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y82         FDCE (Setup_fdce_C_CE)      -0.407    14.663    Control_servo/largeur/s_count_val_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.113ns (21.751%)  route 4.004ns (78.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X49Y82         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  Control_servo/ce/s_count_val_2000k_reg[4]/Q
                         net (fo=2, routed)           0.799     6.446    Control_servo/ce/s_count_val_2000k[4]
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.296     6.742 f  Control_servo/ce/data_save_reg[17]_i_8/O
                         net (fo=1, routed)           0.636     7.378    Control_servo/ce/data_save_reg[17]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.502 f  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.263     7.765    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.511     9.400    Control_servo/ce/s_count_val_2000k_reg[2]_1
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.150     9.550 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.795    10.345    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y82         FDCE                                         r  Control_servo/largeur/s_count_val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.496    14.919    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  Control_servo/largeur/s_count_val_reg[2]/C
                         clock pessimism              0.187    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y82         FDCE (Setup_fdce_C_CE)      -0.407    14.663    Control_servo/largeur/s_count_val_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.113ns (21.751%)  route 4.004ns (78.249%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X49Y82         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  Control_servo/ce/s_count_val_2000k_reg[4]/Q
                         net (fo=2, routed)           0.799     6.446    Control_servo/ce/s_count_val_2000k[4]
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.296     6.742 f  Control_servo/ce/data_save_reg[17]_i_8/O
                         net (fo=1, routed)           0.636     7.378    Control_servo/ce/data_save_reg[17]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.502 f  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.263     7.765    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.511     9.400    Control_servo/ce/s_count_val_2000k_reg[2]_1
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.150     9.550 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.795    10.345    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y82         FDCE                                         r  Control_servo/largeur/s_count_val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.496    14.919    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y82         FDCE                                         r  Control_servo/largeur/s_count_val_reg[3]/C
                         clock pessimism              0.187    15.106    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y82         FDCE (Setup_fdce_C_CE)      -0.407    14.663    Control_servo/largeur/s_count_val_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.113ns (22.362%)  route 3.864ns (77.637%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X49Y82         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  Control_servo/ce/s_count_val_2000k_reg[4]/Q
                         net (fo=2, routed)           0.799     6.446    Control_servo/ce/s_count_val_2000k[4]
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.296     6.742 f  Control_servo/ce/data_save_reg[17]_i_8/O
                         net (fo=1, routed)           0.636     7.378    Control_servo/ce/data_save_reg[17]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.502 f  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.263     7.765    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.511     9.400    Control_servo/ce/s_count_val_2000k_reg[2]_1
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.150     9.550 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.655    10.205    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.497    14.920    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[4]/C
                         clock pessimism              0.187    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X55Y83         FDCE (Setup_fdce_C_CE)      -0.407    14.664    Control_servo/largeur/s_count_val_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 Control_servo/ce/s_count_val_2000k_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_servo/largeur/s_count_val_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.113ns (22.362%)  route 3.864ns (77.637%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.625     5.228    Control_servo/ce/clk_IBUF_BUFG
    SLICE_X49Y82         FDCE                                         r  Control_servo/ce/s_count_val_2000k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.419     5.647 f  Control_servo/ce/s_count_val_2000k_reg[4]/Q
                         net (fo=2, routed)           0.799     6.446    Control_servo/ce/s_count_val_2000k[4]
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.296     6.742 f  Control_servo/ce/data_save_reg[17]_i_8/O
                         net (fo=1, routed)           0.636     7.378    Control_servo/ce/data_save_reg[17]_i_8_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.502 f  Control_servo/ce/data_save_reg[17]_i_6/O
                         net (fo=1, routed)           0.263     7.765    Control_servo/ce/data_save_reg[17]_i_6_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  Control_servo/ce/data_save_reg[17]_i_4/O
                         net (fo=46, routed)          1.511     9.400    Control_servo/ce/s_count_val_2000k_reg[2]_1
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.150     9.550 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.655    10.205    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.497    14.920    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y83         FDCE                                         r  Control_servo/largeur/s_count_val_reg[5]/C
                         clock pessimism              0.187    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X55Y83         FDCE (Setup_fdce_C_CE)      -0.407    14.664    Control_servo/largeur/s_count_val_reg[5]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  4.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sept_seg_affichage/transc/s_cent_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg_affichage/transc/cent_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.398%)  route 0.294ns (67.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    sept_seg_affichage/transc/clk_IBUF_BUFG
    SLICE_X51Y80         FDRE                                         r  sept_seg_affichage/transc/s_cent_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sept_seg_affichage/transc/s_cent_reg[1]/Q
                         net (fo=2, routed)           0.294     1.912    sept_seg_affichage/transc/s_cent_reg0
    SLICE_X59Y82         FDPE                                         r  sept_seg_affichage/transc/cent_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.994    sept_seg_affichage/transc/clk_IBUF_BUFG
    SLICE_X59Y82         FDPE                                         r  sept_seg_affichage/transc/cent_reg[5]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X59Y82         FDPE (Hold_fdpe_C_D)         0.070     1.813    sept_seg_affichage/transc/cent_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.565     1.484    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][3]__0/Q
                         net (fo=1, routed)           0.051     1.699    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[2][3]
    SLICE_X43Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.834     1.999    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][3]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X43Y87         FDRE (Hold_fdre_C_D)         0.046     1.543    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.567     1.486    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.102     1.729    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_reg[2][2]
    SLICE_X43Y91         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.837     2.002    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X43Y91         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[2]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.070     1.572    accelerometre/Inst_AccelerometerCtl/ADXL_Control/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.767%)  route 0.115ns (41.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.566     1.485    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.115     1.764    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Dout[0]
    SLICE_X41Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.838     2.003    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][0]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X41Y89         FDRE (Hold_fdre_C_D)         0.070     1.593    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 BTN_L/data_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/FSM_sequential_curent_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    BTN_L/clk_IBUF_BUFG
    SLICE_X46Y79         FDCE                                         r  BTN_L/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  BTN_L/data_out_reg/Q
                         net (fo=2, routed)           0.083     1.723    FSM1/BTN_play_registre
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.049     1.772 r  FSM1/FSM_sequential_curent_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    FSM1/next_state[1]
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.826     1.991    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X47Y79         FDCE (Hold_fdce_C_D)         0.107     1.596    FSM1/FSM_sequential_curent_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.092%)  route 0.125ns (46.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.566     1.485    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X43Y88         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG_reg[3]/Q
                         net (fo=2, routed)           0.125     1.751    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MISO_REG[3]
    SLICE_X42Y88         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.836     2.001    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                         clock pessimism             -0.502     1.498    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.076     1.574    accelerometre/Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.565     1.484    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][3]/Q
                         net (fo=1, routed)           0.113     1.738    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[4][3]
    SLICE_X43Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.834     1.999    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X43Y87         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][3]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X43Y87         FDRE (Hold_fdre_C_D)         0.075     1.559    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.441%)  route 0.127ns (43.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.564     1.483    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[9]/Q
                         net (fo=2, routed)           0.127     1.774    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[9]
    SLICE_X41Y85         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.835     2.000    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X41Y85         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[5]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.070     1.590    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.441%)  route 0.127ns (43.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.564     1.483    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y84         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[5]/Q
                         net (fo=2, routed)           0.127     1.774    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[5]
    SLICE_X41Y84         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.834     1.999    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[1]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y84         FDRE (Hold_fdre_C_D)         0.070     1.589    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.441%)  route 0.127ns (43.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.564     1.483    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X42Y84         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[7]/Q
                         net (fo=2, routed)           0.127     1.774    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_SUM_reg[7]
    SLICE_X41Y84         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.834     1.999    accelerometre/Inst_AccelerometerCtl/ADXL_Control/clk_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[3]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y84         FDRE (Hold_fdre_C_D)         0.070     1.589    accelerometre/Inst_AccelerometerCtl/ADXL_Control/ACCEL_X_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32    sept_seg_affichage/transc/s_diaine_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33    sept_seg_affichage/transc/s_unit_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X46Y79    BTN_L/data_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y80    BTN_L/enable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y79    BTN_R/data_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y80    BTN_R/enable_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y83    Control_servo/ce/s_count_val_2000k_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84    Control_servo/ce/s_count_val_2000k_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y84    Control_servo/ce/s_count_val_2000k_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y87    accelerometre/Inst_AccelerometerCtl/ADXL_Control/Data_Reg_reg[1][5]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.049ns  (logic 1.480ns (29.306%)  route 3.569ns (70.694%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.569     5.049    Control_servo/registre/rst_IBUF
    SLICE_X52Y81         LDCE                                         f  Control_servo/registre/data_save_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.049ns  (logic 1.480ns (29.306%)  route 3.569ns (70.694%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.569     5.049    Control_servo/registre/rst_IBUF
    SLICE_X52Y81         LDCE                                         f  Control_servo/registre/data_save_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.049ns  (logic 1.480ns (29.306%)  route 3.569ns (70.694%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.569     5.049    Control_servo/registre/rst_IBUF
    SLICE_X52Y81         LDCE                                         f  Control_servo/registre/data_save_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.049ns  (logic 1.480ns (29.306%)  route 3.569ns (70.694%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.569     5.049    Control_servo/registre/rst_IBUF
    SLICE_X52Y81         LDCE                                         f  Control_servo/registre/data_save_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.772ns  (logic 1.480ns (31.006%)  route 3.292ns (68.994%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.292     4.772    Control_servo/registre/rst_IBUF
    SLICE_X51Y81         LDCE                                         f  Control_servo/registre/data_save_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.671ns  (logic 1.480ns (31.677%)  route 3.191ns (68.323%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.191     4.671    Control_servo/registre/rst_IBUF
    SLICE_X54Y81         LDCE                                         f  Control_servo/registre/data_save_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.671ns  (logic 1.480ns (31.677%)  route 3.191ns (68.323%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.191     4.671    Control_servo/registre/rst_IBUF
    SLICE_X54Y81         LDCE                                         f  Control_servo/registre/data_save_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_servo/registre/data_save_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.671ns  (logic 1.480ns (31.677%)  route 3.191ns (68.323%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         3.191     4.671    Control_servo/registre/rst_IBUF
    SLICE_X54Y81         LDCE                                         f  Control_servo/registre/data_save_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.255ns  (logic 1.035ns (24.325%)  route 3.220ns (75.675%))
  Logic Levels:           3  (LDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[5]/G
    SLICE_X52Y81         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Control_servo/registre/data_save_reg[5]/Q
                         net (fo=26, routed)          1.874     2.433    Control_servo/conversion/Q[5]
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.150     2.583 r  Control_servo/conversion/data_save_reg[13]_i_4/O
                         net (fo=1, routed)           0.864     3.447    Control_servo/conversion/data_save_reg[13]_i_4_n_0
    SLICE_X52Y81         LUT5 (Prop_lut5_I4_O)        0.326     3.773 r  Control_servo/conversion/data_save_reg[13]_i_1/O
                         net (fo=1, routed)           0.482     4.255    Control_servo/largeur/D[9]
    SLICE_X54Y84         LDCE                                         r  Control_servo/largeur/data_save_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_servo/registre/data_save_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/data_save_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.958ns  (logic 1.125ns (28.424%)  route 2.833ns (71.576%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         LDCE                         0.000     0.000 r  Control_servo/registre/data_save_reg[2]/G
    SLICE_X54Y81         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Control_servo/registre/data_save_reg[2]/Q
                         net (fo=27, routed)          1.487     2.112    Control_servo/conversion/Q[2]
    SLICE_X56Y83         LUT2 (Prop_lut2_I0_O)        0.152     2.264 r  Control_servo/conversion/data_save_reg[9]_i_2/O
                         net (fo=2, routed)           0.961     3.225    Control_servo/conversion/data_save_reg[9]_i_2_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.348     3.573 r  Control_servo/conversion/data_save_reg[8]_i_1/O
                         net (fo=1, routed)           0.385     3.958    Control_servo/largeur/D[4]
    SLICE_X52Y84         LDCE                                         r  Control_servo/largeur/data_save_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM1/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.158ns (61.003%)  route 0.101ns (38.997%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         LDCE                         0.000     0.000 r  FSM1/data_out_reg[3]/G
    SLICE_X53Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[3]/Q
                         net (fo=1, routed)           0.101     0.259    Control_servo/registre/data_save_reg[4]_i_1[3]
    SLICE_X54Y81         LDCE                                         r  Control_servo/registre/data_save_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         LDCE                         0.000     0.000 r  FSM1/data_out_reg[5]/G
    SLICE_X53Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[5]/Q
                         net (fo=1, routed)           0.112     0.270    Control_servo/registre/data_save_reg[4]_i_1[5]
    SLICE_X52Y81         LDCE                                         r  Control_servo/registre/data_save_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         LDCE                         0.000     0.000 r  FSM1/data_out_reg[0]/G
    SLICE_X50Y80         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM1/data_out_reg[0]/Q
                         net (fo=1, routed)           0.112     0.290    Control_servo/registre/data_save_reg[4]_i_1[0]
    SLICE_X51Y81         LDCE                                         r  Control_servo/registre/data_save_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.508%)  route 0.161ns (50.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         LDCE                         0.000     0.000 r  FSM1/data_out_reg[4]/G
    SLICE_X53Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[4]/Q
                         net (fo=1, routed)           0.161     0.319    Control_servo/registre/data_save_reg[4]_i_1[4]
    SLICE_X54Y81         LDCE                                         r  Control_servo/registre/data_save_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.487%)  route 0.161ns (50.513%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         LDCE                         0.000     0.000 r  FSM1/data_out_reg[2]/G
    SLICE_X53Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[2]/Q
                         net (fo=1, routed)           0.161     0.319    Control_servo/registre/data_save_reg[4]_i_1[2]
    SLICE_X54Y81         LDCE                                         r  Control_servo/registre/data_save_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.158ns (47.714%)  route 0.173ns (52.286%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         LDCE                         0.000     0.000 r  FSM1/data_out_reg[6]/G
    SLICE_X53Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[6]/Q
                         net (fo=1, routed)           0.173     0.331    Control_servo/registre/data_save_reg[4]_i_1[6]
    SLICE_X52Y81         LDCE                                         r  Control_servo/registre/data_save_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.158ns (40.726%)  route 0.230ns (59.274%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         LDCE                         0.000     0.000 r  FSM1/data_out_reg[7]/G
    SLICE_X53Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[7]/Q
                         net (fo=1, routed)           0.230     0.388    Control_servo/registre/data_save_reg[4]_i_1[7]
    SLICE_X52Y81         LDCE                                         r  Control_servo/registre/data_save_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/registre/data_save_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.158ns (40.319%)  route 0.234ns (59.681%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         LDCE                         0.000     0.000 r  FSM1/data_out_reg[1]/G
    SLICE_X53Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  FSM1/data_out_reg[1]/Q
                         net (fo=1, routed)           0.234     0.392    Control_servo/registre/data_save_reg[4]_i_1[1]
    SLICE_X52Y81         LDCE                                         r  Control_servo/registre/data_save_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_in_save_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM1/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.265ns (49.828%)  route 0.267ns (50.172%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         LDCE                         0.000     0.000 r  FSM1/data_in_save_reg[3]/G
    SLICE_X52Y80         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_in_save_reg[3]/Q
                         net (fo=1, routed)           0.155     0.375    FSM1/data_in_save[3]
    SLICE_X52Y80         LUT4 (Prop_lut4_I0_O)        0.045     0.420 r  FSM1/data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     0.532    FSM1/data_out_reg[3]_i_1_n_0
    SLICE_X53Y81         LDCE                                         r  FSM1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/data_in_save_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM1/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.265ns (49.571%)  route 0.270ns (50.429%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         LDCE                         0.000     0.000 r  FSM1/data_in_save_reg[0]/G
    SLICE_X48Y79         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM1/data_in_save_reg[0]/Q
                         net (fo=1, routed)           0.151     0.371    FSM1/data_in_save[0]
    SLICE_X48Y79         LUT6 (Prop_lut6_I0_O)        0.045     0.416 r  FSM1/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     0.535    FSM1/data_out_reg[0]_i_1_n_0
    SLICE_X50Y80         LDCE                                         r  FSM1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.804ns  (logic 4.265ns (39.472%)  route 6.540ns (60.528%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.621     5.224    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          1.806     7.485    sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X59Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.609 r  sept_seg_affichage/cpt1/sept_seg_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.986     8.595    sept_seg_affichage/cpt1/sept_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.719 r  sept_seg_affichage/cpt1/sept_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.748    12.467    sept_seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.028 r  sept_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.028    sept_seg[5]
    T11                                                               r  sept_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.774ns  (logic 4.389ns (40.741%)  route 6.384ns (59.259%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.621     5.224    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.419     5.643 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=17, routed)          1.594     7.237    sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.296     7.533 r  sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.744     8.278    sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.402 r  sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.046    12.447    sept_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.997 r  sept_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.997    sept_seg[3]
    K13                                                               r  sept_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.673ns  (logic 4.259ns (39.908%)  route 6.414ns (60.092%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.621     5.224    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          1.793     7.472    sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X58Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.596 r  sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.573     8.169    sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.293 r  sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.048    12.342    sept_seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.897 r  sept_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.897    sept_seg[1]
    R10                                                               r  sept_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.522ns  (logic 4.416ns (41.968%)  route 6.106ns (58.032%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.621     5.224    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.419     5.643 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=17, routed)          1.594     7.237    sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1_0[1]
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.296     7.533 r  sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.510     8.044    sept_seg_affichage/cpt1/sept_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.168 r  sept_seg_affichage/cpt1/sept_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.002    12.169    sept_seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.746 r  sept_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.746    sept_seg[0]
    T10                                                               r  sept_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.459ns  (logic 4.471ns (42.750%)  route 5.988ns (57.250%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.621     5.224    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          1.811     7.490    sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X59Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.614 r  sept_seg_affichage/cpt1/sept_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.665     8.279    sept_seg_affichage/cpt1/sept_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X59Y82         LUT5 (Prop_lut5_I0_O)        0.152     8.431 r  sept_seg_affichage/cpt1/sept_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.512    11.944    sept_seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.739    15.683 r  sept_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.683    sept_seg[6]
    L18                                                               r  sept_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.231ns  (logic 4.238ns (41.418%)  route 5.994ns (58.582%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.621     5.224    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          1.806     7.485    sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X59Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.609 r  sept_seg_affichage/cpt1/sept_seg_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.811     8.421    sept_seg_affichage/cpt1/sept_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124     8.545 r  sept_seg_affichage/cpt1/sept_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.377    11.921    sept_seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.455 r  sept_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.455    sept_seg[4]
    P15                                                               r  sept_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.051ns  (logic 4.154ns (41.334%)  route 5.896ns (58.666%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.626     5.229    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456     5.685 r  sept_seg_affichage/cpt1/s_count_val_3_reg[0]/Q
                         net (fo=22, routed)          3.011     8.696    sept_seg_affichage/cpt1/s_count_val_3_reg[1]_0[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.124     8.820 r  sept_seg_affichage/cpt1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.885    11.705    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.279 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.279    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sept_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.954ns  (logic 4.197ns (42.166%)  route 5.757ns (57.834%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.621     5.224    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          1.793     7.472    sept_seg_affichage/cpt1/sept_seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X58Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.596 r  sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.464     8.060    sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.184 r  sept_seg_affichage/cpt1/sept_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.500    11.684    sept_seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.177 r  sept_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.177    sept_seg[2]
    K16                                                               r  sept_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.897ns  (logic 4.362ns (44.077%)  route 5.534ns (55.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.626     5.229    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456     5.685 f  sept_seg_affichage/cpt1/s_count_val_3_reg[0]/Q
                         net (fo=22, routed)          3.011     8.696    sept_seg_affichage/cpt1/s_count_val_3_reg[1]_0[0]
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.152     8.848 r  sept_seg_affichage/cpt1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.523    11.371    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    15.125 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.125    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sept_seg_affichage/cpt1/s_count_val_3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.487ns  (logic 4.133ns (43.569%)  route 5.354ns (56.431%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.626     5.229    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.456     5.685 f  sept_seg_affichage/cpt1/s_count_val_3_reg[0]/Q
                         net (fo=22, routed)          1.235     6.920    sept_seg_affichage/cpt1/s_count_val_3_reg[1]_0[0]
    SLICE_X59Y82         LUT3 (Prop_lut3_I2_O)        0.124     7.044 r  sept_seg_affichage/cpt1/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.119    11.162    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    14.716 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.716    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.186ns (32.757%)  route 0.382ns (67.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          0.327     1.944    FSM1/Q[0]
    SLICE_X52Y80         LUT4 (Prop_lut4_I2_O)        0.045     1.989 r  FSM1/data_out_reg[4]_i_1/O
                         net (fo=1, routed)           0.055     2.044    FSM1/data_out_reg[4]_i_1_n_0
    SLICE_X53Y80         LDCE                                         r  FSM1/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.226ns (38.512%)  route 0.361ns (61.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.128     1.604 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=17, routed)          0.242     1.846    FSM1/Q[1]
    SLICE_X48Y79         LUT6 (Prop_lut6_I1_O)        0.098     1.944 r  FSM1/data_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     2.063    FSM1/data_out_reg[0]_i_1_n_0
    SLICE_X50Y80         LDCE                                         r  FSM1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.286ns (45.314%)  route 0.345ns (54.686%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.560     1.479    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X46Y82         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.148     1.627 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=14, routed)          0.208     1.835    accelerometre/convertion_accelerometre_degres/Q[8]
    SLICE_X48Y79         MUXF7 (Prop_muxf7_S_O)       0.138     1.973 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[0]_i_1/O
                         net (fo=3, routed)           0.137     2.110    FSM1/degres_accel[0]
    SLICE_X48Y79         LDCE                                         r  FSM1/data_in_save_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.189ns (28.275%)  route 0.479ns (71.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          0.312     1.929    FSM1/Q[0]
    SLICE_X53Y80         LUT4 (Prop_lut4_I2_O)        0.048     1.977 r  FSM1/data_out_reg[7]_i_1/O
                         net (fo=1, routed)           0.167     2.145    FSM1/data_out_reg[7]_i_1_n_0
    SLICE_X53Y81         LDCE                                         r  FSM1/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.183ns (26.902%)  route 0.497ns (73.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          0.243     1.861    FSM1/Q[0]
    SLICE_X47Y80         LUT4 (Prop_lut4_I2_O)        0.042     1.903 r  FSM1/data_out_reg[5]_i_1/O
                         net (fo=1, routed)           0.254     2.157    FSM1/data_out_reg[5]_i_1_n_0
    SLICE_X53Y80         LDCE                                         r  FSM1/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.186ns (26.383%)  route 0.519ns (73.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          0.328     1.945    FSM1/Q[0]
    SLICE_X52Y80         LUT4 (Prop_lut4_I2_O)        0.045     1.990 r  FSM1/data_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.191     2.181    FSM1/data_out_reg[2]_i_1_n_0
    SLICE_X53Y81         LDCE                                         r  FSM1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.186ns (26.181%)  route 0.524ns (73.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          0.425     2.042    FSM1/Q[0]
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.045     2.087 r  FSM1/data_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.100     2.187    FSM1/data_out_reg[1]_i_1_n_0
    SLICE_X53Y81         LDCE                                         r  FSM1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.226ns (30.901%)  route 0.505ns (69.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.128     1.604 r  FSM1/FSM_sequential_curent_state_reg[1]/Q
                         net (fo=17, routed)          0.393     1.997    FSM1/Q[1]
    SLICE_X52Y80         LUT4 (Prop_lut4_I1_O)        0.098     2.095 r  FSM1/data_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     2.208    FSM1/data_out_reg[3]_i_1_n_0
    SLICE_X53Y81         LDCE                                         r  FSM1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_curent_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.769ns  (logic 0.186ns (24.174%)  route 0.583ns (75.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.557     1.476    FSM1/clk_IBUF_BUFG
    SLICE_X47Y79         FDCE                                         r  FSM1/FSM_sequential_curent_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  FSM1/FSM_sequential_curent_state_reg[0]/Q
                         net (fo=17, routed)          0.358     1.975    FSM1/Q[0]
    SLICE_X48Y80         LUT4 (Prop_lut4_I2_O)        0.045     2.020 r  FSM1/data_out_reg[6]_i_1/O
                         net (fo=1, routed)           0.226     2.246    FSM1/data_out_reg[6]_i_1_n_0
    SLICE_X53Y80         LDCE                                         r  FSM1/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM1/data_in_save_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.246ns (31.785%)  route 0.528ns (68.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.560     1.479    accelerometre/Inst_AccelerometerCtl/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X46Y82         FDRE                                         r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.148     1.627 r  accelerometre/Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q
                         net (fo=14, routed)          0.387     2.015    accelerometre/convertion_accelerometre_degres/Q[8]
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.098     2.113 r  accelerometre/convertion_accelerometre_degres/data_in_save_reg[6]_i_1/O
                         net (fo=4, routed)           0.141     2.253    FSM1/degres_accel[6]
    SLICE_X48Y80         LDCE                                         r  FSM1/data_in_save_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/cpt1/s_count_val_3_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.480ns (22.202%)  route 5.185ns (77.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.185     6.664    sept_seg_affichage/cpt1/rst_IBUF
    SLICE_X61Y87         FDCE                                         f  sept_seg_affichage/cpt1/s_count_val_3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.505     4.928    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/cpt1/s_count_val_3_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.480ns (22.202%)  route 5.185ns (77.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.185     6.664    sept_seg_affichage/cpt1/rst_IBUF
    SLICE_X61Y87         FDCE                                         f  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.505     4.928    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/cpt1/s_count_val_3_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.480ns (22.202%)  route 5.185ns (77.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.185     6.664    sept_seg_affichage/cpt1/rst_IBUF
    SLICE_X60Y87         FDCE                                         f  sept_seg_affichage/cpt1/s_count_val_3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.505     4.928    sept_seg_affichage/cpt1/clk_IBUF_BUFG
    SLICE_X60Y87         FDCE                                         r  sept_seg_affichage/cpt1/s_count_val_3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.480ns (22.202%)  route 5.185ns (77.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.185     6.664    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X61Y87         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.505     4.928    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.480ns (22.202%)  route 5.185ns (77.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.185     6.664    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X61Y87         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.505     4.928    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.664ns  (logic 1.480ns (22.202%)  route 5.185ns (77.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.185     6.664    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X61Y87         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.505     4.928    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.480ns (22.716%)  route 5.034ns (77.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.034     6.513    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X61Y86         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504     4.927    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.480ns (22.716%)  route 5.034ns (77.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.034     6.513    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X61Y86         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504     4.927    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.480ns (22.716%)  route 5.034ns (77.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.034     6.513    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X61Y86         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504     4.927    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.480ns (22.716%)  route 5.034ns (77.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=124, routed)         5.034     6.513    sept_seg_affichage/gestion_CE1/rst_IBUF
    SLICE_X61Y86         FDCE                                         f  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.504     4.927    sept_seg_affichage/gestion_CE1/clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  sept_seg_affichage/gestion_CE1/s_count_val_200k_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.526ns (46.287%)  route 0.610ns (53.713%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[10]/G
    SLICE_X54Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Control_servo/largeur/data_save_reg[10]/Q
                         net (fo=2, routed)           0.163     0.341    Control_servo/largeur/data_save[10]
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.043     0.384 r  Control_servo/largeur/s_count_val1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.384    Control_servo/largeur/s_count_val1_carry__0_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.495 r  Control_servo/largeur/s_count_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.495    Control_servo/largeur/s_count_val1_carry__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.568 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.279     0.847    Control_servo/ce/CO[0]
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.121     0.968 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.168     1.136    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y86         FDCE                                         r  Control_servo/largeur/s_count_val_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.994    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y86         FDCE                                         r  Control_servo/largeur/s_count_val_reg[16]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.526ns (46.287%)  route 0.610ns (53.713%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[10]/G
    SLICE_X54Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Control_servo/largeur/data_save_reg[10]/Q
                         net (fo=2, routed)           0.163     0.341    Control_servo/largeur/data_save[10]
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.043     0.384 r  Control_servo/largeur/s_count_val1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.384    Control_servo/largeur/s_count_val1_carry__0_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.495 r  Control_servo/largeur/s_count_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.495    Control_servo/largeur/s_count_val1_carry__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.568 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.279     0.847    Control_servo/ce/CO[0]
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.121     0.968 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.168     1.136    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y86         FDCE                                         r  Control_servo/largeur/s_count_val_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.994    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y86         FDCE                                         r  Control_servo/largeur/s_count_val_reg[17]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.526ns (45.237%)  route 0.637ns (54.763%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[10]/G
    SLICE_X54Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Control_servo/largeur/data_save_reg[10]/Q
                         net (fo=2, routed)           0.163     0.341    Control_servo/largeur/data_save[10]
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.043     0.384 r  Control_servo/largeur/s_count_val1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.384    Control_servo/largeur/s_count_val1_carry__0_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.495 r  Control_servo/largeur/s_count_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.495    Control_servo/largeur/s_count_val1_carry__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.568 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.279     0.847    Control_servo/ce/CO[0]
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.121     0.968 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.195     1.163    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.994    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[12]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.526ns (45.237%)  route 0.637ns (54.763%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[10]/G
    SLICE_X54Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Control_servo/largeur/data_save_reg[10]/Q
                         net (fo=2, routed)           0.163     0.341    Control_servo/largeur/data_save[10]
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.043     0.384 r  Control_servo/largeur/s_count_val1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.384    Control_servo/largeur/s_count_val1_carry__0_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.495 r  Control_servo/largeur/s_count_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.495    Control_servo/largeur/s_count_val1_carry__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.568 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.279     0.847    Control_servo/ce/CO[0]
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.121     0.968 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.195     1.163    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.994    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[13]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.526ns (45.237%)  route 0.637ns (54.763%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[10]/G
    SLICE_X54Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Control_servo/largeur/data_save_reg[10]/Q
                         net (fo=2, routed)           0.163     0.341    Control_servo/largeur/data_save[10]
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.043     0.384 r  Control_servo/largeur/s_count_val1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.384    Control_servo/largeur/s_count_val1_carry__0_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.495 r  Control_servo/largeur/s_count_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.495    Control_servo/largeur/s_count_val1_carry__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.568 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.279     0.847    Control_servo/ce/CO[0]
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.121     0.968 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.195     1.163    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.994    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[14]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.526ns (45.237%)  route 0.637ns (54.763%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[10]/G
    SLICE_X54Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Control_servo/largeur/data_save_reg[10]/Q
                         net (fo=2, routed)           0.163     0.341    Control_servo/largeur/data_save[10]
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.043     0.384 r  Control_servo/largeur/s_count_val1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.384    Control_servo/largeur/s_count_val1_carry__0_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.495 r  Control_servo/largeur/s_count_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.495    Control_servo/largeur/s_count_val1_carry__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.568 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.279     0.847    Control_servo/ce/CO[0]
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.121     0.968 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.195     1.163    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.829     1.994    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y85         FDCE                                         r  Control_servo/largeur/s_count_val_reg[15]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/sortie_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.529ns (44.156%)  route 0.669ns (55.844%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[10]/G
    SLICE_X54Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Control_servo/largeur/data_save_reg[10]/Q
                         net (fo=2, routed)           0.163     0.341    Control_servo/largeur/data_save[10]
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.043     0.384 r  Control_servo/largeur/s_count_val1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.384    Control_servo/largeur/s_count_val1_carry__0_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.495 r  Control_servo/largeur/s_count_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.495    Control_servo/largeur/s_count_val1_carry__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.568 r  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.268     0.836    Control_servo/largeur/CO[0]
    SLICE_X52Y87         LUT3 (Prop_lut3_I0_O)        0.124     0.960 r  Control_servo/largeur/sortie_i_1/O
                         net (fo=1, routed)           0.238     1.198    Control_servo/largeur/sortie0
    SLICE_X48Y87         FDRE                                         r  Control_servo/largeur/sortie_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.833     1.998    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X48Y87         FDRE                                         r  Control_servo/largeur/sortie_reg/C

Slack:                    inf
  Source:                 BTN_pause
                            (input port)
  Destination:            BTN_R/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.235ns (19.599%)  route 0.966ns (80.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_pause (IN)
                         net (fo=0)                   0.000     0.000    BTN_pause
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_pause_IBUF_inst/O
                         net (fo=3, routed)           0.966     1.201    BTN_R/BTN_pause_IBUF
    SLICE_X47Y80         FDRE                                         r  BTN_R/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.827     1.992    BTN_R/clk_IBUF_BUFG
    SLICE_X47Y80         FDRE                                         r  BTN_R/enable_reg/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.526ns (43.270%)  route 0.690ns (56.730%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[10]/G
    SLICE_X54Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Control_servo/largeur/data_save_reg[10]/Q
                         net (fo=2, routed)           0.163     0.341    Control_servo/largeur/data_save[10]
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.043     0.384 r  Control_servo/largeur/s_count_val1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.384    Control_servo/largeur/s_count_val1_carry__0_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.495 r  Control_servo/largeur/s_count_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.495    Control_servo/largeur/s_count_val1_carry__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.568 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.279     0.847    Control_servo/ce/CO[0]
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.121     0.968 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.248     1.216    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.828     1.993    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[10]/C

Slack:                    inf
  Source:                 Control_servo/largeur/data_save_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            Control_servo/largeur/s_count_val_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.526ns (43.270%)  route 0.690ns (56.730%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         LDCE                         0.000     0.000 r  Control_servo/largeur/data_save_reg[10]/G
    SLICE_X54Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Control_servo/largeur/data_save_reg[10]/Q
                         net (fo=2, routed)           0.163     0.341    Control_servo/largeur/data_save[10]
    SLICE_X54Y84         LUT4 (Prop_lut4_I3_O)        0.043     0.384 r  Control_servo/largeur/s_count_val1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.384    Control_servo/largeur/s_count_val1_carry__0_i_3_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.495 r  Control_servo/largeur/s_count_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.495    Control_servo/largeur/s_count_val1_carry__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.568 f  Control_servo/largeur/s_count_val1_carry__1/CO[0]
                         net (fo=2, routed)           0.279     0.847    Control_servo/ce/CO[0]
    SLICE_X52Y87         LUT2 (Prop_lut2_I1_O)        0.121     0.968 r  Control_servo/ce/s_count_val[0]_i_1/O
                         net (fo=18, routed)          0.248     1.216    Control_servo/largeur/s_count_val_reg[17]_0
    SLICE_X55Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.828     1.993    Control_servo/largeur/clk_IBUF_BUFG
    SLICE_X55Y84         FDCE                                         r  Control_servo/largeur/s_count_val_reg[11]/C





