

================================================================
== Vivado HLS Report for 'roundRobin'
================================================================
* Date:           Sun Jul  2 20:16:51 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        roundRobin
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.10|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: val_assign (9)  [1/1] 0.00ns
:0  %val_assign = alloca i32

ST_1: StgValue_6 (10)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetIn_V_packet_V), !map !48

ST_1: StgValue_7 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetIn_V_last_V), !map !52

ST_1: StgValue_8 (12)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetIn_V_dest_V), !map !56

ST_1: StgValue_9 (13)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %packetOut_V_packet_V), !map !60

ST_1: StgValue_10 (14)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %packetOut_V_last_V), !map !64

ST_1: StgValue_11 (15)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %packetOut_V_dest_V), !map !68

ST_1: StgValue_12 (16)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %base_V), !map !72

ST_1: StgValue_13 (17)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %max_V), !map !76

ST_1: StgValue_14 (18)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @roundRobin_str) nounwind

ST_1: StgValue_15 (19)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:10  call void (...)* @_ssdm_op_SpecInterface(i8* %max_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_16 (20)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:11  call void (...)* @_ssdm_op_SpecInterface(i8* %base_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_17 (21)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_18 (22)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:13  call void (...)* @_ssdm_op_SpecInterface(i64* %packetIn_V_packet_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_19 (23)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:31
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: base_V_read (24)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:36
:15  %base_V_read = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %base_V)

ST_1: index (25)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:36
:16  %index = sext i8 %base_V_read to i32

ST_1: index_cast (26)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:50
:17  %index_cast = sext i8 %base_V_read to i9

ST_1: StgValue_23 (27)  [1/1] 0.89ns  loc: ../hlsSources/srcs/roundRobin.cpp:50
:18  store i32 %index, i32* %val_assign

ST_1: StgValue_24 (28)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:37
:19  br label %1


 <State 2>: 0.00ns
ST_2: empty (31)  [2/2] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:42
:1  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_packet_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V)


 <State 3>: 3.10ns
ST_3: val_assign_load (30)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:44
:0  %val_assign_load = load i32* %val_assign

ST_3: empty (31)  [1/2] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:42
:1  %empty = call { i64, i1, i8 } @_ssdm_op_Read.axis.volatile.i64P.i1P.i8P(i64* %packetIn_V_packet_V, i1* %packetIn_V_last_V, i8* %packetIn_V_dest_V)

ST_3: tmp_packet_V (32)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:42
:2  %tmp_packet_V = extractvalue { i64, i1, i8 } %empty, 0

ST_3: tmp_last_V (33)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:42
:3  %tmp_last_V = extractvalue { i64, i1, i8 } %empty, 1

ST_3: StgValue_30 (34)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:46
:4  br i1 %tmp_last_V, label %2, label %._crit_edge

ST_3: max_V_read (36)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:0  %max_V_read = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %max_V)

ST_3: tmp (37)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:1  %tmp = sext i8 %max_V_read to i32

ST_3: tmp_1 (38)  [1/1] 1.50ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:2  %tmp_1 = icmp eq i32 %val_assign_load, %tmp

ST_3: tmp_2 (39)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:48
:3  %tmp_2 = trunc i32 %val_assign_load to i9

ST_3: index_1_cast (40)  [1/1] 1.30ns  loc: ../hlsSources/srcs/roundRobin.cpp:48
:4  %index_1_cast = add i9 1, %tmp_2

ST_3: index_1_index (41)  [1/1] 0.71ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:5  %index_1_index = select i1 %tmp_1, i9 %index_1_cast, i9 %index_cast

ST_3: index_1_index_cast (42)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:6  %index_1_index_cast = sext i9 %index_1_index to i32

ST_3: StgValue_38 (43)  [1/1] 0.89ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:7  store i32 %index_1_index_cast, i32* %val_assign

ST_3: StgValue_39 (44)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:47
:8  br label %._crit_edge

ST_3: tmp_3 (46)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:44
._crit_edge:0  %tmp_3 = trunc i32 %val_assign_load to i8

ST_3: StgValue_41 (47)  [2/2] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:53
._crit_edge:1  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, i64 %tmp_packet_V, i1 %tmp_last_V, i8 %tmp_3)


 <State 4>: 0.00ns
ST_4: StgValue_42 (47)  [1/2] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:53
._crit_edge:1  call void @_ssdm_op_Write.axis.volatile.i64P.i1P.i8P(i64* %packetOut_V_packet_V, i1* %packetOut_V_last_V, i8* %packetOut_V_dest_V, i64 %tmp_packet_V, i1 %tmp_last_V, i8 %tmp_3)

ST_4: StgValue_43 (48)  [1/1] 0.00ns  loc: ../hlsSources/srcs/roundRobin.cpp:55
._crit_edge:2  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.892ns
The critical path consists of the following:
	'alloca' operation ('val') [9]  (0 ns)
	'store' operation (../hlsSources/srcs/roundRobin.cpp:50) of variable 'index', ../hlsSources/srcs/roundRobin.cpp:36 on local variable 'val' [27]  (0.892 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.1ns
The critical path consists of the following:
	'load' operation ('val', ../hlsSources/srcs/roundRobin.cpp:44) on local variable 'val' [30]  (0 ns)
	'icmp' operation ('tmp_1', ../hlsSources/srcs/roundRobin.cpp:47) [38]  (1.5 ns)
	'select' operation ('index_1_index', ../hlsSources/srcs/roundRobin.cpp:47) [41]  (0.71 ns)
	'store' operation (../hlsSources/srcs/roundRobin.cpp:47) of variable 'index_1_index_cast', ../hlsSources/srcs/roundRobin.cpp:47 on local variable 'val' [43]  (0.892 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
