// Seed: 2239439
module module_0 (
    output wand id_0
    , id_2
);
  wire id_3;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1
);
  not primCall (id_1, id_0);
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_3 (
    input tri id_0,
    output wand id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input tri1 id_5
);
  wire id_7;
  assign id_4 = 1'b0;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
  supply1 id_8 = 1;
  wire id_9;
endmodule
