{
    "code": "```verilog\nmodule TopModule(\n    input  [3:0] in,\n    output [1:0] pos\n);\n\n    assign pos = (in[3] == 1'b1) ? 2'd3 :\n                 (in[2] == 1'b1) ? 2'd2 :\n                 (in[1] == 1'b1) ? 2'd1 :\n                 2'd0;\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}