// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module BoomTile_boom(
  input         clock,
                reset,
                auto_buffer_out_a_ready,
                auto_buffer_out_b_valid,
  input  [1:0]  auto_buffer_out_b_bits_param,
  input  [3:0]  auto_buffer_out_b_bits_size,
  input  [2:0]  auto_buffer_out_b_bits_source,
  input  [31:0] auto_buffer_out_b_bits_address,
  input         auto_buffer_out_c_ready,
                auto_buffer_out_d_valid,
  input  [2:0]  auto_buffer_out_d_bits_opcode,
  input  [1:0]  auto_buffer_out_d_bits_param,
  input  [3:0]  auto_buffer_out_d_bits_size,
  input  [2:0]  auto_buffer_out_d_bits_source,
                auto_buffer_out_d_bits_sink,
  input  [63:0] auto_buffer_out_d_bits_data,
  input         auto_buffer_out_e_ready,
                auto_int_local_in_3_0,
                auto_int_local_in_2_0,
                auto_int_local_in_1_0,
                auto_int_local_in_1_1,
                auto_int_local_in_0_0,
                auto_hartid_in,
  output        auto_buffer_out_a_valid,
  output [2:0]  auto_buffer_out_a_bits_opcode,
                auto_buffer_out_a_bits_param,
  output [3:0]  auto_buffer_out_a_bits_size,
  output [2:0]  auto_buffer_out_a_bits_source,
  output [31:0] auto_buffer_out_a_bits_address,
  output [7:0]  auto_buffer_out_a_bits_mask,
  output [63:0] auto_buffer_out_a_bits_data,
  output        auto_buffer_out_a_bits_corrupt,
                auto_buffer_out_b_ready,
                auto_buffer_out_c_valid,
  output [2:0]  auto_buffer_out_c_bits_opcode,
                auto_buffer_out_c_bits_param,
  output [3:0]  auto_buffer_out_c_bits_size,
  output [2:0]  auto_buffer_out_c_bits_source,
  output [31:0] auto_buffer_out_c_bits_address,
  output [63:0] auto_buffer_out_c_bits_data,
  output        auto_buffer_out_c_bits_corrupt,
                auto_buffer_out_d_ready,
                auto_buffer_out_e_valid,
  output [2:0]  auto_buffer_out_e_bits_sink,
  output        auto_broadcast_out_1_insns_0_valid,
  output [39:0] auto_broadcast_out_1_insns_0_iaddr,
  output [31:0] auto_broadcast_out_1_insns_0_insn,
  output [2:0]  auto_broadcast_out_1_insns_0_priv,
  output        auto_broadcast_out_1_insns_0_exception,
                auto_broadcast_out_1_insns_0_interrupt,
  output [63:0] auto_broadcast_out_1_insns_0_cause,
  output [39:0] auto_broadcast_out_1_insns_0_tval,
  output [63:0] auto_broadcast_out_1_insns_0_wdata,
  output        auto_broadcast_out_1_insns_1_valid,
  output [39:0] auto_broadcast_out_1_insns_1_iaddr,
  output [31:0] auto_broadcast_out_1_insns_1_insn,
  output [2:0]  auto_broadcast_out_1_insns_1_priv,
  output        auto_broadcast_out_1_insns_1_exception,
                auto_broadcast_out_1_insns_1_interrupt,
  output [63:0] auto_broadcast_out_1_insns_1_cause,
  output [39:0] auto_broadcast_out_1_insns_1_tval,
  output [63:0] auto_broadcast_out_1_insns_1_wdata,
                auto_broadcast_out_1_time,
  output        auto_broadcast_out_1_custom_rob_empty
);

  wire        _hellaCacheArb_io_requestor_0_req_ready;	// @[tile.scala:234:29]
  wire        _hellaCacheArb_io_requestor_0_s2_nack;	// @[tile.scala:234:29]
  wire        _hellaCacheArb_io_requestor_0_resp_valid;	// @[tile.scala:234:29]
  wire [63:0] _hellaCacheArb_io_requestor_0_resp_bits_data;	// @[tile.scala:234:29]
  wire        _hellaCacheArb_io_requestor_0_s2_xcpt_ae_ld;	// @[tile.scala:234:29]
  wire        _hellaCacheArb_io_mem_req_valid;	// @[tile.scala:234:29]
  wire [39:0] _hellaCacheArb_io_mem_req_bits_addr;	// @[tile.scala:234:29]
  wire        _hellaCacheArb_io_mem_s1_kill;	// @[tile.scala:234:29]
  wire        _ptw_io_requestor_0_req_ready;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_valid;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_ae_final;	// @[tile.scala:228:20]
  wire [43:0] _ptw_io_requestor_0_resp_bits_pte_ppn;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_pte_d;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_pte_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_pte_g;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_pte_u;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_pte_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_pte_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_pte_r;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_pte_v;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_resp_bits_level;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_resp_bits_homogeneous;	// @[tile.scala:228:20]
  wire [3:0]  _ptw_io_requestor_0_ptbr_mode;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_status_dprv;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_status_mxr;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_status_sum;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_0_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_pmp_0_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_0_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_0_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_0_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_0_pmp_0_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_0_pmp_0_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_1_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_pmp_1_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_1_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_1_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_1_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_0_pmp_1_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_0_pmp_1_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_2_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_pmp_2_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_2_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_2_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_2_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_0_pmp_2_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_0_pmp_2_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_3_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_pmp_3_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_3_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_3_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_3_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_0_pmp_3_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_0_pmp_3_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_4_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_pmp_4_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_4_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_4_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_4_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_0_pmp_4_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_0_pmp_4_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_5_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_pmp_5_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_5_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_5_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_5_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_0_pmp_5_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_0_pmp_5_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_6_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_pmp_6_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_6_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_6_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_6_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_0_pmp_6_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_0_pmp_6_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_7_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_0_pmp_7_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_7_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_7_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_0_pmp_7_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_0_pmp_7_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_0_pmp_7_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_req_ready;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_valid;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_ae_ptw;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_ae_final;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_pf;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_gf;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_hr;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_hw;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_hx;	// @[tile.scala:228:20]
  wire [43:0] _ptw_io_requestor_1_resp_bits_pte_ppn;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_pte_d;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_pte_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_pte_g;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_pte_u;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_pte_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_pte_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_pte_r;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_pte_v;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_resp_bits_level;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_resp_bits_homogeneous;	// @[tile.scala:228:20]
  wire [3:0]  _ptw_io_requestor_1_ptbr_mode;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_status_debug;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_status_prv;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_0_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_pmp_0_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_0_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_0_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_0_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_1_pmp_0_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_1_pmp_0_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_1_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_pmp_1_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_1_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_1_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_1_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_1_pmp_1_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_1_pmp_1_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_2_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_pmp_2_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_2_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_2_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_2_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_1_pmp_2_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_1_pmp_2_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_3_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_pmp_3_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_3_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_3_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_3_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_1_pmp_3_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_1_pmp_3_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_4_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_pmp_4_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_4_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_4_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_4_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_1_pmp_4_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_1_pmp_4_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_5_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_pmp_5_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_5_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_5_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_5_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_1_pmp_5_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_1_pmp_5_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_6_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_pmp_6_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_6_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_6_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_6_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_1_pmp_6_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_1_pmp_6_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_7_cfg_l;	// @[tile.scala:228:20]
  wire [1:0]  _ptw_io_requestor_1_pmp_7_cfg_a;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_7_cfg_x;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_7_cfg_w;	// @[tile.scala:228:20]
  wire        _ptw_io_requestor_1_pmp_7_cfg_r;	// @[tile.scala:228:20]
  wire [29:0] _ptw_io_requestor_1_pmp_7_addr;	// @[tile.scala:228:20]
  wire [31:0] _ptw_io_requestor_1_pmp_7_mask;	// @[tile.scala:228:20]
  wire        _ptw_io_mem_req_valid;	// @[tile.scala:228:20]
  wire [39:0] _ptw_io_mem_req_bits_addr;	// @[tile.scala:228:20]
  wire        _ptw_io_mem_s1_kill;	// @[tile.scala:228:20]
  wire        _ptw_io_dpath_perf_l2miss;	// @[tile.scala:228:20]
  wire        _lsu_io_ptw_req_valid;	// @[tile.scala:158:20]
  wire        _lsu_io_ptw_req_bits_valid;	// @[tile.scala:158:20]
  wire [26:0] _lsu_io_ptw_req_bits_bits_addr;	// @[tile.scala:158:20]
  wire        _lsu_io_core_exe_0_iresp_valid;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_core_exe_0_iresp_bits_uop_rob_idx;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_core_exe_0_iresp_bits_uop_pdst;	// @[tile.scala:158:20]
  wire        _lsu_io_core_exe_0_iresp_bits_uop_is_amo;	// @[tile.scala:158:20]
  wire        _lsu_io_core_exe_0_iresp_bits_uop_uses_stq;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_core_exe_0_iresp_bits_uop_dst_rtype;	// @[tile.scala:158:20]
  wire [63:0] _lsu_io_core_exe_0_iresp_bits_data;	// @[tile.scala:158:20]
  wire        _lsu_io_core_exe_0_fresp_valid;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_core_exe_0_fresp_bits_uop_uopc;	// @[tile.scala:158:20]
  wire [11:0] _lsu_io_core_exe_0_fresp_bits_uop_br_mask;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_core_exe_0_fresp_bits_uop_rob_idx;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_core_exe_0_fresp_bits_uop_stq_idx;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_core_exe_0_fresp_bits_uop_pdst;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_core_exe_0_fresp_bits_uop_mem_size;	// @[tile.scala:158:20]
  wire        _lsu_io_core_exe_0_fresp_bits_uop_is_amo;	// @[tile.scala:158:20]
  wire        _lsu_io_core_exe_0_fresp_bits_uop_uses_stq;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_core_exe_0_fresp_bits_uop_dst_rtype;	// @[tile.scala:158:20]
  wire        _lsu_io_core_exe_0_fresp_bits_uop_fp_val;	// @[tile.scala:158:20]
  wire [64:0] _lsu_io_core_exe_0_fresp_bits_data;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_core_dis_ldq_idx_0;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_core_dis_ldq_idx_1;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_core_dis_stq_idx_0;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_core_dis_stq_idx_1;	// @[tile.scala:158:20]
  wire        _lsu_io_core_ldq_full_0;	// @[tile.scala:158:20]
  wire        _lsu_io_core_ldq_full_1;	// @[tile.scala:158:20]
  wire        _lsu_io_core_stq_full_0;	// @[tile.scala:158:20]
  wire        _lsu_io_core_stq_full_1;	// @[tile.scala:158:20]
  wire        _lsu_io_core_fp_stdata_ready;	// @[tile.scala:158:20]
  wire        _lsu_io_core_clr_bsy_0_valid;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_core_clr_bsy_0_bits;	// @[tile.scala:158:20]
  wire        _lsu_io_core_clr_bsy_1_valid;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_core_clr_bsy_1_bits;	// @[tile.scala:158:20]
  wire        _lsu_io_core_spec_ld_wakeup_0_valid;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_core_spec_ld_wakeup_0_bits;	// @[tile.scala:158:20]
  wire        _lsu_io_core_ld_miss;	// @[tile.scala:158:20]
  wire        _lsu_io_core_fencei_rdy;	// @[tile.scala:158:20]
  wire        _lsu_io_core_lxcpt_valid;	// @[tile.scala:158:20]
  wire [11:0] _lsu_io_core_lxcpt_bits_uop_br_mask;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_core_lxcpt_bits_uop_rob_idx;	// @[tile.scala:158:20]
  wire [4:0]  _lsu_io_core_lxcpt_bits_cause;	// @[tile.scala:158:20]
  wire [39:0] _lsu_io_core_lxcpt_bits_badvaddr;	// @[tile.scala:158:20]
  wire        _lsu_io_core_perf_acquire;	// @[tile.scala:158:20]
  wire        _lsu_io_core_perf_release;	// @[tile.scala:158:20]
  wire        _lsu_io_core_perf_tlbMiss;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_valid;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_valid;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_dmem_req_bits_0_bits_uop_uopc;	// @[tile.scala:158:20]
  wire [31:0] _lsu_io_dmem_req_bits_0_bits_uop_inst;	// @[tile.scala:158:20]
  wire [31:0] _lsu_io_dmem_req_bits_0_bits_uop_debug_inst;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_rvc;	// @[tile.scala:158:20]
  wire [39:0] _lsu_io_dmem_req_bits_0_bits_uop_debug_pc;	// @[tile.scala:158:20]
  wire [2:0]  _lsu_io_dmem_req_bits_0_bits_uop_iq_type;	// @[tile.scala:158:20]
  wire [9:0]  _lsu_io_dmem_req_bits_0_bits_uop_fu_code;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_dmem_req_bits_0_bits_uop_ctrl_br_type;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_dmem_req_bits_0_bits_uop_ctrl_op1_sel;	// @[tile.scala:158:20]
  wire [2:0]  _lsu_io_dmem_req_bits_0_bits_uop_ctrl_op2_sel;	// @[tile.scala:158:20]
  wire [2:0]  _lsu_io_dmem_req_bits_0_bits_uop_ctrl_imm_sel;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_dmem_req_bits_0_bits_uop_ctrl_op_fcn;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw;	// @[tile.scala:158:20]
  wire [2:0]  _lsu_io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_ctrl_is_load;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_ctrl_is_sta;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_ctrl_is_std;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_dmem_req_bits_0_bits_uop_iw_state;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_iw_p1_poisoned;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_iw_p2_poisoned;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_br;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_jalr;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_jal;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_sfb;	// @[tile.scala:158:20]
  wire [11:0] _lsu_io_dmem_req_bits_0_bits_uop_br_mask;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_dmem_req_bits_0_bits_uop_br_tag;	// @[tile.scala:158:20]
  wire [4:0]  _lsu_io_dmem_req_bits_0_bits_uop_ftq_idx;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_edge_inst;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_dmem_req_bits_0_bits_uop_pc_lob;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_taken;	// @[tile.scala:158:20]
  wire [19:0] _lsu_io_dmem_req_bits_0_bits_uop_imm_packed;	// @[tile.scala:158:20]
  wire [11:0] _lsu_io_dmem_req_bits_0_bits_uop_csr_addr;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_dmem_req_bits_0_bits_uop_rob_idx;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_dmem_req_bits_0_bits_uop_ldq_idx;	// @[tile.scala:158:20]
  wire [3:0]  _lsu_io_dmem_req_bits_0_bits_uop_stq_idx;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_dmem_req_bits_0_bits_uop_rxq_idx;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_dmem_req_bits_0_bits_uop_pdst;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_dmem_req_bits_0_bits_uop_prs1;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_dmem_req_bits_0_bits_uop_prs2;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_dmem_req_bits_0_bits_uop_prs3;	// @[tile.scala:158:20]
  wire [4:0]  _lsu_io_dmem_req_bits_0_bits_uop_ppred;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_prs1_busy;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_prs2_busy;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_prs3_busy;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_ppred_busy;	// @[tile.scala:158:20]
  wire [6:0]  _lsu_io_dmem_req_bits_0_bits_uop_stale_pdst;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_exception;	// @[tile.scala:158:20]
  wire [63:0] _lsu_io_dmem_req_bits_0_bits_uop_exc_cause;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_bypassable;	// @[tile.scala:158:20]
  wire [4:0]  _lsu_io_dmem_req_bits_0_bits_uop_mem_cmd;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_dmem_req_bits_0_bits_uop_mem_size;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_mem_signed;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_fence;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_fencei;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_amo;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_uses_ldq;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_uses_stq;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_sys_pc2epc;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_is_unique;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_flush_on_commit;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_ldst_is_rs1;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_dmem_req_bits_0_bits_uop_ldst;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_dmem_req_bits_0_bits_uop_lrs1;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_dmem_req_bits_0_bits_uop_lrs2;	// @[tile.scala:158:20]
  wire [5:0]  _lsu_io_dmem_req_bits_0_bits_uop_lrs3;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_ldst_val;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_dmem_req_bits_0_bits_uop_dst_rtype;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_dmem_req_bits_0_bits_uop_lrs1_rtype;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_dmem_req_bits_0_bits_uop_lrs2_rtype;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_frs3_en;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_fp_val;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_fp_single;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_xcpt_pf_if;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_xcpt_ae_if;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_xcpt_ma_if;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_bp_debug_if;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_uop_bp_xcpt_if;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_dmem_req_bits_0_bits_uop_debug_fsrc;	// @[tile.scala:158:20]
  wire [1:0]  _lsu_io_dmem_req_bits_0_bits_uop_debug_tsrc;	// @[tile.scala:158:20]
  wire [39:0] _lsu_io_dmem_req_bits_0_bits_addr;	// @[tile.scala:158:20]
  wire [63:0] _lsu_io_dmem_req_bits_0_bits_data;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_req_bits_0_bits_is_hella;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_s1_kill_0;	// @[tile.scala:158:20]
  wire [11:0] _lsu_io_dmem_brupdate_b1_resolve_mask;	// @[tile.scala:158:20]
  wire [11:0] _lsu_io_dmem_brupdate_b1_mispredict_mask;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_exception;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_release_ready;	// @[tile.scala:158:20]
  wire        _lsu_io_dmem_force_order;	// @[tile.scala:158:20]
  wire        _lsu_io_hellacache_req_ready;	// @[tile.scala:158:20]
  wire        _lsu_io_hellacache_s2_nack;	// @[tile.scala:158:20]
  wire        _lsu_io_hellacache_resp_valid;	// @[tile.scala:158:20]
  wire [63:0] _lsu_io_hellacache_resp_bits_data;	// @[tile.scala:158:20]
  wire        _lsu_io_hellacache_s2_xcpt_ae_ld;	// @[tile.scala:158:20]
  wire        _core_io_ifu_fetchpacket_ready;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_ifu_get_pc_0_ftq_idx;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_ifu_get_pc_1_ftq_idx;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_ifu_debug_ftq_idx_0;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_ifu_debug_ftq_idx_1;	// @[tile.scala:157:20]
  wire        _core_io_ifu_sfence_valid;	// @[tile.scala:157:20]
  wire        _core_io_ifu_sfence_bits_rs1;	// @[tile.scala:157:20]
  wire        _core_io_ifu_sfence_bits_rs2;	// @[tile.scala:157:20]
  wire [38:0] _core_io_ifu_sfence_bits_addr;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_ifu_brupdate_b2_uop_ftq_idx;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_ifu_brupdate_b2_uop_pc_lob;	// @[tile.scala:157:20]
  wire        _core_io_ifu_brupdate_b2_mispredict;	// @[tile.scala:157:20]
  wire        _core_io_ifu_brupdate_b2_taken;	// @[tile.scala:157:20]
  wire        _core_io_ifu_redirect_flush;	// @[tile.scala:157:20]
  wire        _core_io_ifu_redirect_val;	// @[tile.scala:157:20]
  wire [39:0] _core_io_ifu_redirect_pc;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_ifu_redirect_ftq_idx;	// @[tile.scala:157:20]
  wire [63:0] _core_io_ifu_redirect_ghist_old_history;	// @[tile.scala:157:20]
  wire        _core_io_ifu_redirect_ghist_current_saw_branch_not_taken;	// @[tile.scala:157:20]
  wire        _core_io_ifu_redirect_ghist_new_saw_branch_not_taken;	// @[tile.scala:157:20]
  wire        _core_io_ifu_redirect_ghist_new_saw_branch_taken;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_ifu_redirect_ghist_ras_idx;	// @[tile.scala:157:20]
  wire        _core_io_ifu_commit_valid;	// @[tile.scala:157:20]
  wire [31:0] _core_io_ifu_commit_bits;	// @[tile.scala:157:20]
  wire        _core_io_ifu_flush_icache;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_ptw_ptbr_mode;	// @[tile.scala:157:20]
  wire [43:0] _core_io_ptw_ptbr_ppn;	// @[tile.scala:157:20]
  wire        _core_io_ptw_sfence_valid;	// @[tile.scala:157:20]
  wire        _core_io_ptw_sfence_bits_rs1;	// @[tile.scala:157:20]
  wire        _core_io_ptw_sfence_bits_rs2;	// @[tile.scala:157:20]
  wire [38:0] _core_io_ptw_sfence_bits_addr;	// @[tile.scala:157:20]
  wire        _core_io_ptw_status_debug;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_status_dprv;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_status_prv;	// @[tile.scala:157:20]
  wire        _core_io_ptw_status_mxr;	// @[tile.scala:157:20]
  wire        _core_io_ptw_status_sum;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_0_cfg_l;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_pmp_0_cfg_a;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_0_cfg_x;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_0_cfg_w;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_0_cfg_r;	// @[tile.scala:157:20]
  wire [29:0] _core_io_ptw_pmp_0_addr;	// @[tile.scala:157:20]
  wire [31:0] _core_io_ptw_pmp_0_mask;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_1_cfg_l;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_pmp_1_cfg_a;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_1_cfg_x;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_1_cfg_w;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_1_cfg_r;	// @[tile.scala:157:20]
  wire [29:0] _core_io_ptw_pmp_1_addr;	// @[tile.scala:157:20]
  wire [31:0] _core_io_ptw_pmp_1_mask;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_2_cfg_l;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_pmp_2_cfg_a;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_2_cfg_x;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_2_cfg_w;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_2_cfg_r;	// @[tile.scala:157:20]
  wire [29:0] _core_io_ptw_pmp_2_addr;	// @[tile.scala:157:20]
  wire [31:0] _core_io_ptw_pmp_2_mask;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_3_cfg_l;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_pmp_3_cfg_a;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_3_cfg_x;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_3_cfg_w;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_3_cfg_r;	// @[tile.scala:157:20]
  wire [29:0] _core_io_ptw_pmp_3_addr;	// @[tile.scala:157:20]
  wire [31:0] _core_io_ptw_pmp_3_mask;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_4_cfg_l;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_pmp_4_cfg_a;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_4_cfg_x;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_4_cfg_w;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_4_cfg_r;	// @[tile.scala:157:20]
  wire [29:0] _core_io_ptw_pmp_4_addr;	// @[tile.scala:157:20]
  wire [31:0] _core_io_ptw_pmp_4_mask;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_5_cfg_l;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_pmp_5_cfg_a;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_5_cfg_x;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_5_cfg_w;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_5_cfg_r;	// @[tile.scala:157:20]
  wire [29:0] _core_io_ptw_pmp_5_addr;	// @[tile.scala:157:20]
  wire [31:0] _core_io_ptw_pmp_5_mask;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_6_cfg_l;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_pmp_6_cfg_a;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_6_cfg_x;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_6_cfg_w;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_6_cfg_r;	// @[tile.scala:157:20]
  wire [29:0] _core_io_ptw_pmp_6_addr;	// @[tile.scala:157:20]
  wire [31:0] _core_io_ptw_pmp_6_mask;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_7_cfg_l;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_ptw_pmp_7_cfg_a;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_7_cfg_x;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_7_cfg_w;	// @[tile.scala:157:20]
  wire        _core_io_ptw_pmp_7_cfg_r;	// @[tile.scala:157:20]
  wire [29:0] _core_io_ptw_pmp_7_addr;	// @[tile.scala:157:20]
  wire [31:0] _core_io_ptw_pmp_7_mask;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_valid;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_exe_0_req_bits_uop_uopc;	// @[tile.scala:157:20]
  wire [31:0] _core_io_lsu_exe_0_req_bits_uop_inst;	// @[tile.scala:157:20]
  wire [31:0] _core_io_lsu_exe_0_req_bits_uop_debug_inst;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_rvc;	// @[tile.scala:157:20]
  wire [39:0] _core_io_lsu_exe_0_req_bits_uop_debug_pc;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_exe_0_req_bits_uop_iq_type;	// @[tile.scala:157:20]
  wire [9:0]  _core_io_lsu_exe_0_req_bits_uop_fu_code;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_exe_0_req_bits_uop_ctrl_br_type;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_exe_0_req_bits_uop_ctrl_op1_sel;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_exe_0_req_bits_uop_ctrl_op2_sel;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_exe_0_req_bits_uop_ctrl_imm_sel;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_exe_0_req_bits_uop_ctrl_op_fcn;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_ctrl_fcn_dw;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_exe_0_req_bits_uop_ctrl_csr_cmd;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_ctrl_is_load;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_ctrl_is_sta;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_ctrl_is_std;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_exe_0_req_bits_uop_iw_state;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_iw_p1_poisoned;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_iw_p2_poisoned;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_br;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_jalr;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_jal;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_sfb;	// @[tile.scala:157:20]
  wire [11:0] _core_io_lsu_exe_0_req_bits_uop_br_mask;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_exe_0_req_bits_uop_br_tag;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_lsu_exe_0_req_bits_uop_ftq_idx;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_edge_inst;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_exe_0_req_bits_uop_pc_lob;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_taken;	// @[tile.scala:157:20]
  wire [19:0] _core_io_lsu_exe_0_req_bits_uop_imm_packed;	// @[tile.scala:157:20]
  wire [11:0] _core_io_lsu_exe_0_req_bits_uop_csr_addr;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_exe_0_req_bits_uop_rob_idx;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_exe_0_req_bits_uop_ldq_idx;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_exe_0_req_bits_uop_stq_idx;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_exe_0_req_bits_uop_rxq_idx;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_exe_0_req_bits_uop_pdst;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_exe_0_req_bits_uop_prs1;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_exe_0_req_bits_uop_prs2;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_exe_0_req_bits_uop_prs3;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_lsu_exe_0_req_bits_uop_ppred;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_prs1_busy;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_prs2_busy;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_prs3_busy;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_ppred_busy;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_exe_0_req_bits_uop_stale_pdst;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_exception;	// @[tile.scala:157:20]
  wire [63:0] _core_io_lsu_exe_0_req_bits_uop_exc_cause;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_bypassable;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_lsu_exe_0_req_bits_uop_mem_cmd;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_exe_0_req_bits_uop_mem_size;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_mem_signed;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_fence;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_fencei;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_amo;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_uses_ldq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_uses_stq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_sys_pc2epc;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_is_unique;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_flush_on_commit;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_ldst_is_rs1;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_exe_0_req_bits_uop_ldst;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_exe_0_req_bits_uop_lrs1;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_exe_0_req_bits_uop_lrs2;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_exe_0_req_bits_uop_lrs3;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_ldst_val;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_exe_0_req_bits_uop_dst_rtype;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_exe_0_req_bits_uop_lrs1_rtype;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_exe_0_req_bits_uop_lrs2_rtype;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_frs3_en;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_fp_val;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_fp_single;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_xcpt_pf_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_xcpt_ae_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_xcpt_ma_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_bp_debug_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_uop_bp_xcpt_if;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_exe_0_req_bits_uop_debug_fsrc;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_exe_0_req_bits_uop_debug_tsrc;	// @[tile.scala:157:20]
  wire [63:0] _core_io_lsu_exe_0_req_bits_data;	// @[tile.scala:157:20]
  wire [39:0] _core_io_lsu_exe_0_req_bits_addr;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_mxcpt_valid;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_sfence_valid;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_sfence_bits_rs1;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exe_0_req_bits_sfence_bits_rs2;	// @[tile.scala:157:20]
  wire [38:0] _core_io_lsu_exe_0_req_bits_sfence_bits_addr;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_valid;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_0_bits_uopc;	// @[tile.scala:157:20]
  wire [31:0] _core_io_lsu_dis_uops_0_bits_inst;	// @[tile.scala:157:20]
  wire [31:0] _core_io_lsu_dis_uops_0_bits_debug_inst;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_rvc;	// @[tile.scala:157:20]
  wire [39:0] _core_io_lsu_dis_uops_0_bits_debug_pc;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_dis_uops_0_bits_iq_type;	// @[tile.scala:157:20]
  wire [9:0]  _core_io_lsu_dis_uops_0_bits_fu_code;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_0_bits_ctrl_br_type;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_0_bits_ctrl_op1_sel;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_dis_uops_0_bits_ctrl_op2_sel;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_dis_uops_0_bits_ctrl_imm_sel;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_0_bits_ctrl_op_fcn;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_ctrl_fcn_dw;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_dis_uops_0_bits_ctrl_csr_cmd;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_ctrl_is_load;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_ctrl_is_sta;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_ctrl_is_std;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_0_bits_iw_state;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_iw_p1_poisoned;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_iw_p2_poisoned;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_br;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_jalr;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_jal;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_sfb;	// @[tile.scala:157:20]
  wire [11:0] _core_io_lsu_dis_uops_0_bits_br_mask;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_0_bits_br_tag;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_lsu_dis_uops_0_bits_ftq_idx;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_edge_inst;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_0_bits_pc_lob;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_taken;	// @[tile.scala:157:20]
  wire [19:0] _core_io_lsu_dis_uops_0_bits_imm_packed;	// @[tile.scala:157:20]
  wire [11:0] _core_io_lsu_dis_uops_0_bits_csr_addr;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_0_bits_rob_idx;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_0_bits_ldq_idx;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_0_bits_stq_idx;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_0_bits_rxq_idx;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_0_bits_pdst;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_0_bits_prs1;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_0_bits_prs2;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_0_bits_prs3;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_prs1_busy;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_prs2_busy;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_prs3_busy;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_0_bits_stale_pdst;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_exception;	// @[tile.scala:157:20]
  wire [63:0] _core_io_lsu_dis_uops_0_bits_exc_cause;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_bypassable;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_lsu_dis_uops_0_bits_mem_cmd;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_0_bits_mem_size;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_mem_signed;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_fence;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_fencei;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_amo;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_uses_ldq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_uses_stq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_sys_pc2epc;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_is_unique;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_flush_on_commit;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_ldst_is_rs1;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_0_bits_ldst;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_0_bits_lrs1;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_0_bits_lrs2;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_0_bits_lrs3;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_ldst_val;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_0_bits_dst_rtype;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_0_bits_lrs1_rtype;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_0_bits_lrs2_rtype;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_frs3_en;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_fp_val;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_fp_single;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_xcpt_pf_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_xcpt_ae_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_xcpt_ma_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_bp_debug_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_0_bits_bp_xcpt_if;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_0_bits_debug_fsrc;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_0_bits_debug_tsrc;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_valid;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_1_bits_uopc;	// @[tile.scala:157:20]
  wire [31:0] _core_io_lsu_dis_uops_1_bits_inst;	// @[tile.scala:157:20]
  wire [31:0] _core_io_lsu_dis_uops_1_bits_debug_inst;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_rvc;	// @[tile.scala:157:20]
  wire [39:0] _core_io_lsu_dis_uops_1_bits_debug_pc;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_dis_uops_1_bits_iq_type;	// @[tile.scala:157:20]
  wire [9:0]  _core_io_lsu_dis_uops_1_bits_fu_code;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_1_bits_ctrl_br_type;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_1_bits_ctrl_op1_sel;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_dis_uops_1_bits_ctrl_op2_sel;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_dis_uops_1_bits_ctrl_imm_sel;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_1_bits_ctrl_op_fcn;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_ctrl_fcn_dw;	// @[tile.scala:157:20]
  wire [2:0]  _core_io_lsu_dis_uops_1_bits_ctrl_csr_cmd;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_ctrl_is_load;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_ctrl_is_sta;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_ctrl_is_std;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_1_bits_iw_state;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_iw_p1_poisoned;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_iw_p2_poisoned;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_br;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_jalr;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_jal;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_sfb;	// @[tile.scala:157:20]
  wire [11:0] _core_io_lsu_dis_uops_1_bits_br_mask;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_1_bits_br_tag;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_lsu_dis_uops_1_bits_ftq_idx;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_edge_inst;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_1_bits_pc_lob;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_taken;	// @[tile.scala:157:20]
  wire [19:0] _core_io_lsu_dis_uops_1_bits_imm_packed;	// @[tile.scala:157:20]
  wire [11:0] _core_io_lsu_dis_uops_1_bits_csr_addr;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_1_bits_rob_idx;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_1_bits_ldq_idx;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_dis_uops_1_bits_stq_idx;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_1_bits_rxq_idx;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_1_bits_pdst;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_1_bits_prs1;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_1_bits_prs2;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_1_bits_prs3;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_prs1_busy;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_prs2_busy;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_prs3_busy;	// @[tile.scala:157:20]
  wire [6:0]  _core_io_lsu_dis_uops_1_bits_stale_pdst;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_exception;	// @[tile.scala:157:20]
  wire [63:0] _core_io_lsu_dis_uops_1_bits_exc_cause;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_bypassable;	// @[tile.scala:157:20]
  wire [4:0]  _core_io_lsu_dis_uops_1_bits_mem_cmd;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_1_bits_mem_size;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_mem_signed;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_fence;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_fencei;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_amo;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_uses_ldq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_uses_stq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_sys_pc2epc;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_is_unique;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_flush_on_commit;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_ldst_is_rs1;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_1_bits_ldst;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_1_bits_lrs1;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_1_bits_lrs2;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_dis_uops_1_bits_lrs3;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_ldst_val;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_1_bits_dst_rtype;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_1_bits_lrs1_rtype;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_1_bits_lrs2_rtype;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_frs3_en;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_fp_val;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_fp_single;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_xcpt_pf_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_xcpt_ae_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_xcpt_ma_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_bp_debug_if;	// @[tile.scala:157:20]
  wire        _core_io_lsu_dis_uops_1_bits_bp_xcpt_if;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_1_bits_debug_fsrc;	// @[tile.scala:157:20]
  wire [1:0]  _core_io_lsu_dis_uops_1_bits_debug_tsrc;	// @[tile.scala:157:20]
  wire        _core_io_lsu_fp_stdata_valid;	// @[tile.scala:157:20]
  wire [11:0] _core_io_lsu_fp_stdata_bits_uop_br_mask;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_fp_stdata_bits_uop_rob_idx;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_fp_stdata_bits_uop_stq_idx;	// @[tile.scala:157:20]
  wire [63:0] _core_io_lsu_fp_stdata_bits_data;	// @[tile.scala:157:20]
  wire        _core_io_lsu_commit_valids_0;	// @[tile.scala:157:20]
  wire        _core_io_lsu_commit_valids_1;	// @[tile.scala:157:20]
  wire        _core_io_lsu_commit_uops_0_uses_ldq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_commit_uops_0_uses_stq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_commit_uops_1_uses_ldq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_commit_uops_1_uses_stq;	// @[tile.scala:157:20]
  wire        _core_io_lsu_commit_load_at_rob_head;	// @[tile.scala:157:20]
  wire        _core_io_lsu_fence_dmem;	// @[tile.scala:157:20]
  wire [11:0] _core_io_lsu_brupdate_b1_resolve_mask;	// @[tile.scala:157:20]
  wire [11:0] _core_io_lsu_brupdate_b1_mispredict_mask;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_brupdate_b2_uop_ldq_idx;	// @[tile.scala:157:20]
  wire [3:0]  _core_io_lsu_brupdate_b2_uop_stq_idx;	// @[tile.scala:157:20]
  wire        _core_io_lsu_brupdate_b2_mispredict;	// @[tile.scala:157:20]
  wire [5:0]  _core_io_lsu_rob_head_idx;	// @[tile.scala:157:20]
  wire        _core_io_lsu_exception;	// @[tile.scala:157:20]
  wire        _frontend_auto_icache_master_out_a_valid;	// @[tile.scala:136:28]
  wire [31:0] _frontend_auto_icache_master_out_a_bits_address;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_valid;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_valid;	// @[tile.scala:136:28]
  wire [31:0] _frontend_io_cpu_fetchpacket_bits_uops_0_bits_inst;	// @[tile.scala:136:28]
  wire [31:0] _frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_inst;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_is_rvc;	// @[tile.scala:136:28]
  wire [39:0] _frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_pc;	// @[tile.scala:136:28]
  wire [3:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_br_type;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op1_sel;	// @[tile.scala:136:28]
  wire [2:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op2_sel;	// @[tile.scala:136:28]
  wire [2:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_imm_sel;	// @[tile.scala:136:28]
  wire [3:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op_fcn;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_fcn_dw;	// @[tile.scala:136:28]
  wire [2:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_csr_cmd;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_load;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_sta;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_std;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_iw_state;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_iw_p1_poisoned;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_iw_p2_poisoned;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_is_sfb;	// @[tile.scala:136:28]
  wire [4:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_edge_inst;	// @[tile.scala:136:28]
  wire [5:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_pc_lob;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_taken;	// @[tile.scala:136:28]
  wire [11:0] _frontend_io_cpu_fetchpacket_bits_uops_0_bits_csr_addr;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_rxq_idx;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ma_if;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_tsrc;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_valid;	// @[tile.scala:136:28]
  wire [31:0] _frontend_io_cpu_fetchpacket_bits_uops_1_bits_inst;	// @[tile.scala:136:28]
  wire [31:0] _frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_inst;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_is_rvc;	// @[tile.scala:136:28]
  wire [39:0] _frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_pc;	// @[tile.scala:136:28]
  wire [3:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_br_type;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op1_sel;	// @[tile.scala:136:28]
  wire [2:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op2_sel;	// @[tile.scala:136:28]
  wire [2:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_imm_sel;	// @[tile.scala:136:28]
  wire [3:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op_fcn;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_fcn_dw;	// @[tile.scala:136:28]
  wire [2:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_csr_cmd;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_load;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_sta;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_std;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_iw_state;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_iw_p1_poisoned;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_iw_p2_poisoned;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_is_sfb;	// @[tile.scala:136:28]
  wire [4:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_edge_inst;	// @[tile.scala:136:28]
  wire [5:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_pc_lob;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_taken;	// @[tile.scala:136:28]
  wire [11:0] _frontend_io_cpu_fetchpacket_bits_uops_1_bits_csr_addr;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_rxq_idx;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ma_if;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_tsrc;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_get_pc_0_entry_cfi_idx_valid;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_get_pc_0_entry_cfi_idx_bits;	// @[tile.scala:136:28]
  wire [4:0]  _frontend_io_cpu_get_pc_0_entry_ras_idx;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_get_pc_0_entry_start_bank;	// @[tile.scala:136:28]
  wire [39:0] _frontend_io_cpu_get_pc_0_pc;	// @[tile.scala:136:28]
  wire [39:0] _frontend_io_cpu_get_pc_0_com_pc;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_get_pc_0_next_val;	// @[tile.scala:136:28]
  wire [39:0] _frontend_io_cpu_get_pc_0_next_pc;	// @[tile.scala:136:28]
  wire [1:0]  _frontend_io_cpu_get_pc_1_entry_cfi_idx_bits;	// @[tile.scala:136:28]
  wire [3:0]  _frontend_io_cpu_get_pc_1_entry_br_mask;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_get_pc_1_entry_cfi_is_call;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_get_pc_1_entry_cfi_is_ret;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_get_pc_1_entry_start_bank;	// @[tile.scala:136:28]
  wire [63:0] _frontend_io_cpu_get_pc_1_ghist_old_history;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_get_pc_1_ghist_current_saw_branch_not_taken;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_get_pc_1_ghist_new_saw_branch_not_taken;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_get_pc_1_ghist_new_saw_branch_taken;	// @[tile.scala:136:28]
  wire [4:0]  _frontend_io_cpu_get_pc_1_ghist_ras_idx;	// @[tile.scala:136:28]
  wire [39:0] _frontend_io_cpu_get_pc_1_pc;	// @[tile.scala:136:28]
  wire [39:0] _frontend_io_cpu_debug_fetch_pc_0;	// @[tile.scala:136:28]
  wire [39:0] _frontend_io_cpu_debug_fetch_pc_1;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_perf_acquire;	// @[tile.scala:136:28]
  wire        _frontend_io_cpu_perf_tlbMiss;	// @[tile.scala:136:28]
  wire        _frontend_io_ptw_req_valid;	// @[tile.scala:136:28]
  wire [26:0] _frontend_io_ptw_req_bits_bits_addr;	// @[tile.scala:136:28]
  wire        _frontend_io_ptw_req_bits_bits_need_gpa;	// @[tile.scala:136:28]
  wire        _frontend_io_ptw_req_bits_bits_vstage1;	// @[tile.scala:136:28]
  wire        _frontend_io_ptw_req_bits_bits_stage2;	// @[tile.scala:136:28]
  wire        _dcache_auto_out_a_valid;	// @[tile.scala:130:54]
  wire [2:0]  _dcache_auto_out_a_bits_opcode;	// @[tile.scala:130:54]
  wire [2:0]  _dcache_auto_out_a_bits_param;	// @[tile.scala:130:54]
  wire [3:0]  _dcache_auto_out_a_bits_size;	// @[tile.scala:130:54]
  wire [1:0]  _dcache_auto_out_a_bits_source;	// @[tile.scala:130:54]
  wire [31:0] _dcache_auto_out_a_bits_address;	// @[tile.scala:130:54]
  wire [7:0]  _dcache_auto_out_a_bits_mask;	// @[tile.scala:130:54]
  wire [63:0] _dcache_auto_out_a_bits_data;	// @[tile.scala:130:54]
  wire        _dcache_auto_out_a_bits_corrupt;	// @[tile.scala:130:54]
  wire        _dcache_auto_out_b_ready;	// @[tile.scala:130:54]
  wire        _dcache_auto_out_c_valid;	// @[tile.scala:130:54]
  wire [2:0]  _dcache_auto_out_c_bits_opcode;	// @[tile.scala:130:54]
  wire [2:0]  _dcache_auto_out_c_bits_param;	// @[tile.scala:130:54]
  wire [3:0]  _dcache_auto_out_c_bits_size;	// @[tile.scala:130:54]
  wire [1:0]  _dcache_auto_out_c_bits_source;	// @[tile.scala:130:54]
  wire [31:0] _dcache_auto_out_c_bits_address;	// @[tile.scala:130:54]
  wire [63:0] _dcache_auto_out_c_bits_data;	// @[tile.scala:130:54]
  wire        _dcache_auto_out_d_ready;	// @[tile.scala:130:54]
  wire        _dcache_auto_out_e_valid;	// @[tile.scala:130:54]
  wire [2:0]  _dcache_auto_out_e_bits_sink;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_req_ready;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_resp_0_valid;	// @[tile.scala:130:54]
  wire [3:0]  _dcache_io_lsu_resp_0_bits_uop_ldq_idx;	// @[tile.scala:130:54]
  wire [3:0]  _dcache_io_lsu_resp_0_bits_uop_stq_idx;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_resp_0_bits_uop_is_amo;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_resp_0_bits_uop_uses_ldq;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_resp_0_bits_uop_uses_stq;	// @[tile.scala:130:54]
  wire [63:0] _dcache_io_lsu_resp_0_bits_data;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_resp_0_bits_is_hella;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_nack_0_valid;	// @[tile.scala:130:54]
  wire [3:0]  _dcache_io_lsu_nack_0_bits_uop_ldq_idx;	// @[tile.scala:130:54]
  wire [3:0]  _dcache_io_lsu_nack_0_bits_uop_stq_idx;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_nack_0_bits_uop_uses_ldq;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_nack_0_bits_uop_uses_stq;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_nack_0_bits_is_hella;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_release_valid;	// @[tile.scala:130:54]
  wire [31:0] _dcache_io_lsu_release_bits_address;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_ordered;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_perf_acquire;	// @[tile.scala:130:54]
  wire        _dcache_io_lsu_perf_release;	// @[tile.scala:130:54]
  wire        _intXbar_auto_int_out_0;	// @[BaseTile.scala:225:37]
  wire        _intXbar_auto_int_out_1;	// @[BaseTile.scala:225:37]
  wire        _intXbar_auto_int_out_2;	// @[BaseTile.scala:225:37]
  wire        _intXbar_auto_int_out_3;	// @[BaseTile.scala:225:37]
  wire        _intXbar_auto_int_out_4;	// @[BaseTile.scala:225:37]
  wire        _tlMasterXbar_auto_in_1_a_ready;	// @[BaseTile.scala:223:42]
  wire        _tlMasterXbar_auto_in_1_d_valid;	// @[BaseTile.scala:223:42]
  wire [2:0]  _tlMasterXbar_auto_in_1_d_bits_opcode;	// @[BaseTile.scala:223:42]
  wire [3:0]  _tlMasterXbar_auto_in_1_d_bits_size;	// @[BaseTile.scala:223:42]
  wire [63:0] _tlMasterXbar_auto_in_1_d_bits_data;	// @[BaseTile.scala:223:42]
  wire        _tlMasterXbar_auto_in_0_a_ready;	// @[BaseTile.scala:223:42]
  wire        _tlMasterXbar_auto_in_0_b_valid;	// @[BaseTile.scala:223:42]
  wire [1:0]  _tlMasterXbar_auto_in_0_b_bits_param;	// @[BaseTile.scala:223:42]
  wire [3:0]  _tlMasterXbar_auto_in_0_b_bits_size;	// @[BaseTile.scala:223:42]
  wire [1:0]  _tlMasterXbar_auto_in_0_b_bits_source;	// @[BaseTile.scala:223:42]
  wire [31:0] _tlMasterXbar_auto_in_0_b_bits_address;	// @[BaseTile.scala:223:42]
  wire        _tlMasterXbar_auto_in_0_c_ready;	// @[BaseTile.scala:223:42]
  wire        _tlMasterXbar_auto_in_0_d_valid;	// @[BaseTile.scala:223:42]
  wire [2:0]  _tlMasterXbar_auto_in_0_d_bits_opcode;	// @[BaseTile.scala:223:42]
  wire [1:0]  _tlMasterXbar_auto_in_0_d_bits_param;	// @[BaseTile.scala:223:42]
  wire [3:0]  _tlMasterXbar_auto_in_0_d_bits_size;	// @[BaseTile.scala:223:42]
  wire [1:0]  _tlMasterXbar_auto_in_0_d_bits_source;	// @[BaseTile.scala:223:42]
  wire [2:0]  _tlMasterXbar_auto_in_0_d_bits_sink;	// @[BaseTile.scala:223:42]
  wire [63:0] _tlMasterXbar_auto_in_0_d_bits_data;	// @[BaseTile.scala:223:42]
  wire        _tlMasterXbar_auto_in_0_e_ready;	// @[BaseTile.scala:223:42]
  TLXbar_8_boom tlMasterXbar (	// @[BaseTile.scala:223:42]
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_1_a_valid        (_frontend_auto_icache_master_out_a_valid),	// @[tile.scala:136:28]
    .auto_in_1_a_bits_address (_frontend_auto_icache_master_out_a_bits_address),	// @[tile.scala:136:28]
    .auto_in_0_a_valid        (_dcache_auto_out_a_valid),	// @[tile.scala:130:54]
    .auto_in_0_a_bits_opcode  (_dcache_auto_out_a_bits_opcode),	// @[tile.scala:130:54]
    .auto_in_0_a_bits_param   (_dcache_auto_out_a_bits_param),	// @[tile.scala:130:54]
    .auto_in_0_a_bits_size    (_dcache_auto_out_a_bits_size),	// @[tile.scala:130:54]
    .auto_in_0_a_bits_source  (_dcache_auto_out_a_bits_source),	// @[tile.scala:130:54]
    .auto_in_0_a_bits_address (_dcache_auto_out_a_bits_address),	// @[tile.scala:130:54]
    .auto_in_0_a_bits_mask    (_dcache_auto_out_a_bits_mask),	// @[tile.scala:130:54]
    .auto_in_0_a_bits_data    (_dcache_auto_out_a_bits_data),	// @[tile.scala:130:54]
    .auto_in_0_a_bits_corrupt (_dcache_auto_out_a_bits_corrupt),	// @[tile.scala:130:54]
    .auto_in_0_b_ready        (_dcache_auto_out_b_ready),	// @[tile.scala:130:54]
    .auto_in_0_c_valid        (_dcache_auto_out_c_valid),	// @[tile.scala:130:54]
    .auto_in_0_c_bits_opcode  (_dcache_auto_out_c_bits_opcode),	// @[tile.scala:130:54]
    .auto_in_0_c_bits_param   (_dcache_auto_out_c_bits_param),	// @[tile.scala:130:54]
    .auto_in_0_c_bits_size    (_dcache_auto_out_c_bits_size),	// @[tile.scala:130:54]
    .auto_in_0_c_bits_source  (_dcache_auto_out_c_bits_source),	// @[tile.scala:130:54]
    .auto_in_0_c_bits_address (_dcache_auto_out_c_bits_address),	// @[tile.scala:130:54]
    .auto_in_0_c_bits_data    (_dcache_auto_out_c_bits_data),	// @[tile.scala:130:54]
    .auto_in_0_c_bits_corrupt (1'h0),	// @[tile.scala:130:54]
    .auto_in_0_d_ready        (_dcache_auto_out_d_ready),	// @[tile.scala:130:54]
    .auto_in_0_e_valid        (_dcache_auto_out_e_valid),	// @[tile.scala:130:54]
    .auto_in_0_e_bits_sink    (_dcache_auto_out_e_bits_sink),	// @[tile.scala:130:54]
    .auto_out_a_ready         (auto_buffer_out_a_ready),
    .auto_out_b_valid         (auto_buffer_out_b_valid),
    .auto_out_b_bits_param    (auto_buffer_out_b_bits_param),
    .auto_out_b_bits_size     (auto_buffer_out_b_bits_size),
    .auto_out_b_bits_source   (auto_buffer_out_b_bits_source),
    .auto_out_b_bits_address  (auto_buffer_out_b_bits_address),
    .auto_out_c_ready         (auto_buffer_out_c_ready),
    .auto_out_d_valid         (auto_buffer_out_d_valid),
    .auto_out_d_bits_opcode   (auto_buffer_out_d_bits_opcode),
    .auto_out_d_bits_param    (auto_buffer_out_d_bits_param),
    .auto_out_d_bits_size     (auto_buffer_out_d_bits_size),
    .auto_out_d_bits_source   (auto_buffer_out_d_bits_source),
    .auto_out_d_bits_sink     (auto_buffer_out_d_bits_sink),
    .auto_out_d_bits_data     (auto_buffer_out_d_bits_data),
    .auto_out_e_ready         (auto_buffer_out_e_ready),
    .auto_in_1_a_ready        (_tlMasterXbar_auto_in_1_a_ready),
    .auto_in_1_d_valid        (_tlMasterXbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode  (_tlMasterXbar_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_size    (_tlMasterXbar_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_data    (_tlMasterXbar_auto_in_1_d_bits_data),
    .auto_in_0_a_ready        (_tlMasterXbar_auto_in_0_a_ready),
    .auto_in_0_b_valid        (_tlMasterXbar_auto_in_0_b_valid),
    .auto_in_0_b_bits_param   (_tlMasterXbar_auto_in_0_b_bits_param),
    .auto_in_0_b_bits_size    (_tlMasterXbar_auto_in_0_b_bits_size),
    .auto_in_0_b_bits_source  (_tlMasterXbar_auto_in_0_b_bits_source),
    .auto_in_0_b_bits_address (_tlMasterXbar_auto_in_0_b_bits_address),
    .auto_in_0_c_ready        (_tlMasterXbar_auto_in_0_c_ready),
    .auto_in_0_d_valid        (_tlMasterXbar_auto_in_0_d_valid),
    .auto_in_0_d_bits_opcode  (_tlMasterXbar_auto_in_0_d_bits_opcode),
    .auto_in_0_d_bits_param   (_tlMasterXbar_auto_in_0_d_bits_param),
    .auto_in_0_d_bits_size    (_tlMasterXbar_auto_in_0_d_bits_size),
    .auto_in_0_d_bits_source  (_tlMasterXbar_auto_in_0_d_bits_source),
    .auto_in_0_d_bits_sink    (_tlMasterXbar_auto_in_0_d_bits_sink),
    .auto_in_0_d_bits_data    (_tlMasterXbar_auto_in_0_d_bits_data),
    .auto_in_0_e_ready        (_tlMasterXbar_auto_in_0_e_ready),
    .auto_out_a_valid         (auto_buffer_out_a_valid),
    .auto_out_a_bits_opcode   (auto_buffer_out_a_bits_opcode),
    .auto_out_a_bits_param    (auto_buffer_out_a_bits_param),
    .auto_out_a_bits_size     (auto_buffer_out_a_bits_size),
    .auto_out_a_bits_source   (auto_buffer_out_a_bits_source),
    .auto_out_a_bits_address  (auto_buffer_out_a_bits_address),
    .auto_out_a_bits_mask     (auto_buffer_out_a_bits_mask),
    .auto_out_a_bits_data     (auto_buffer_out_a_bits_data),
    .auto_out_a_bits_corrupt  (auto_buffer_out_a_bits_corrupt),
    .auto_out_b_ready         (auto_buffer_out_b_ready),
    .auto_out_c_valid         (auto_buffer_out_c_valid),
    .auto_out_c_bits_opcode   (auto_buffer_out_c_bits_opcode),
    .auto_out_c_bits_param    (auto_buffer_out_c_bits_param),
    .auto_out_c_bits_size     (auto_buffer_out_c_bits_size),
    .auto_out_c_bits_source   (auto_buffer_out_c_bits_source),
    .auto_out_c_bits_address  (auto_buffer_out_c_bits_address),
    .auto_out_c_bits_data     (auto_buffer_out_c_bits_data),
    .auto_out_c_bits_corrupt  (auto_buffer_out_c_bits_corrupt),
    .auto_out_d_ready         (auto_buffer_out_d_ready),
    .auto_out_e_valid         (auto_buffer_out_e_valid),
    .auto_out_e_bits_sink     (auto_buffer_out_e_bits_sink)
  );
  IntXbar_1_boom intXbar (	// @[BaseTile.scala:225:37]
    .auto_int_in_3_0 (auto_int_local_in_3_0),
    .auto_int_in_2_0 (auto_int_local_in_2_0),
    .auto_int_in_1_0 (auto_int_local_in_1_0),
    .auto_int_in_1_1 (auto_int_local_in_1_1),
    .auto_int_in_0_0 (auto_int_local_in_0_0),
    .auto_int_out_0  (_intXbar_auto_int_out_0),
    .auto_int_out_1  (_intXbar_auto_int_out_1),
    .auto_int_out_2  (_intXbar_auto_int_out_2),
    .auto_int_out_3  (_intXbar_auto_int_out_3),
    .auto_int_out_4  (_intXbar_auto_int_out_4)
  );
  BoomNonBlockingDCache_boom dcache (	// @[tile.scala:130:54]
    .clock                                      (clock),
    .reset                                      (reset),
    .auto_out_a_ready                           (_tlMasterXbar_auto_in_0_a_ready),	// @[BaseTile.scala:223:42]
    .auto_out_b_valid                           (_tlMasterXbar_auto_in_0_b_valid),	// @[BaseTile.scala:223:42]
    .auto_out_b_bits_param                      (_tlMasterXbar_auto_in_0_b_bits_param),	// @[BaseTile.scala:223:42]
    .auto_out_b_bits_size                       (_tlMasterXbar_auto_in_0_b_bits_size),	// @[BaseTile.scala:223:42]
    .auto_out_b_bits_source                     (_tlMasterXbar_auto_in_0_b_bits_source),	// @[BaseTile.scala:223:42]
    .auto_out_b_bits_address                    (_tlMasterXbar_auto_in_0_b_bits_address),	// @[BaseTile.scala:223:42]
    .auto_out_c_ready                           (_tlMasterXbar_auto_in_0_c_ready),	// @[BaseTile.scala:223:42]
    .auto_out_d_valid                           (_tlMasterXbar_auto_in_0_d_valid),	// @[BaseTile.scala:223:42]
    .auto_out_d_bits_opcode                     (_tlMasterXbar_auto_in_0_d_bits_opcode),	// @[BaseTile.scala:223:42]
    .auto_out_d_bits_param                      (_tlMasterXbar_auto_in_0_d_bits_param),	// @[BaseTile.scala:223:42]
    .auto_out_d_bits_size                       (_tlMasterXbar_auto_in_0_d_bits_size),	// @[BaseTile.scala:223:42]
    .auto_out_d_bits_source                     (_tlMasterXbar_auto_in_0_d_bits_source),	// @[BaseTile.scala:223:42]
    .auto_out_d_bits_sink                       (_tlMasterXbar_auto_in_0_d_bits_sink),	// @[BaseTile.scala:223:42]
    .auto_out_d_bits_data                       (_tlMasterXbar_auto_in_0_d_bits_data),	// @[BaseTile.scala:223:42]
    .auto_out_e_ready                           (_tlMasterXbar_auto_in_0_e_ready),	// @[BaseTile.scala:223:42]
    .io_lsu_req_valid                           (_lsu_io_dmem_req_valid),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_valid                    (_lsu_io_dmem_req_bits_0_valid),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_uopc            (_lsu_io_dmem_req_bits_0_bits_uop_uopc),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_inst            (_lsu_io_dmem_req_bits_0_bits_uop_inst),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_debug_inst      (_lsu_io_dmem_req_bits_0_bits_uop_debug_inst),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_rvc          (_lsu_io_dmem_req_bits_0_bits_uop_is_rvc),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_debug_pc        (_lsu_io_dmem_req_bits_0_bits_uop_debug_pc),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_iq_type         (_lsu_io_dmem_req_bits_0_bits_uop_iq_type),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_fu_code         (_lsu_io_dmem_req_bits_0_bits_uop_fu_code),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_br_type    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_br_type),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_op1_sel    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_op1_sel),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_op2_sel    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_op2_sel),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_imm_sel    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_imm_sel),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_op_fcn     (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_op_fcn),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_fcn_dw     (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_csr_cmd    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_is_load    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_is_load),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_is_sta     (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_is_sta),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ctrl_is_std     (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_is_std),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_iw_state        (_lsu_io_dmem_req_bits_0_bits_uop_iw_state),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_iw_p1_poisoned  (_lsu_io_dmem_req_bits_0_bits_uop_iw_p1_poisoned),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_iw_p2_poisoned  (_lsu_io_dmem_req_bits_0_bits_uop_iw_p2_poisoned),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_br           (_lsu_io_dmem_req_bits_0_bits_uop_is_br),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_jalr         (_lsu_io_dmem_req_bits_0_bits_uop_is_jalr),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_jal          (_lsu_io_dmem_req_bits_0_bits_uop_is_jal),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_sfb          (_lsu_io_dmem_req_bits_0_bits_uop_is_sfb),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_br_mask         (_lsu_io_dmem_req_bits_0_bits_uop_br_mask),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_br_tag          (_lsu_io_dmem_req_bits_0_bits_uop_br_tag),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ftq_idx         (_lsu_io_dmem_req_bits_0_bits_uop_ftq_idx),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_edge_inst       (_lsu_io_dmem_req_bits_0_bits_uop_edge_inst),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_pc_lob          (_lsu_io_dmem_req_bits_0_bits_uop_pc_lob),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_taken           (_lsu_io_dmem_req_bits_0_bits_uop_taken),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_imm_packed      (_lsu_io_dmem_req_bits_0_bits_uop_imm_packed),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_csr_addr        (_lsu_io_dmem_req_bits_0_bits_uop_csr_addr),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_rob_idx         (_lsu_io_dmem_req_bits_0_bits_uop_rob_idx),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ldq_idx         (_lsu_io_dmem_req_bits_0_bits_uop_ldq_idx),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_stq_idx         (_lsu_io_dmem_req_bits_0_bits_uop_stq_idx),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_rxq_idx         (_lsu_io_dmem_req_bits_0_bits_uop_rxq_idx),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_pdst            (_lsu_io_dmem_req_bits_0_bits_uop_pdst),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_prs1            (_lsu_io_dmem_req_bits_0_bits_uop_prs1),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_prs2            (_lsu_io_dmem_req_bits_0_bits_uop_prs2),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_prs3            (_lsu_io_dmem_req_bits_0_bits_uop_prs3),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ppred           (_lsu_io_dmem_req_bits_0_bits_uop_ppred),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_prs1_busy       (_lsu_io_dmem_req_bits_0_bits_uop_prs1_busy),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_prs2_busy       (_lsu_io_dmem_req_bits_0_bits_uop_prs2_busy),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_prs3_busy       (_lsu_io_dmem_req_bits_0_bits_uop_prs3_busy),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ppred_busy      (_lsu_io_dmem_req_bits_0_bits_uop_ppred_busy),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_stale_pdst      (_lsu_io_dmem_req_bits_0_bits_uop_stale_pdst),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_exception       (_lsu_io_dmem_req_bits_0_bits_uop_exception),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_exc_cause       (_lsu_io_dmem_req_bits_0_bits_uop_exc_cause),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_bypassable      (_lsu_io_dmem_req_bits_0_bits_uop_bypassable),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_mem_cmd         (_lsu_io_dmem_req_bits_0_bits_uop_mem_cmd),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_mem_size        (_lsu_io_dmem_req_bits_0_bits_uop_mem_size),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_mem_signed      (_lsu_io_dmem_req_bits_0_bits_uop_mem_signed),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_fence        (_lsu_io_dmem_req_bits_0_bits_uop_is_fence),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_fencei       (_lsu_io_dmem_req_bits_0_bits_uop_is_fencei),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_amo          (_lsu_io_dmem_req_bits_0_bits_uop_is_amo),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_uses_ldq        (_lsu_io_dmem_req_bits_0_bits_uop_uses_ldq),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_uses_stq        (_lsu_io_dmem_req_bits_0_bits_uop_uses_stq),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_sys_pc2epc   (_lsu_io_dmem_req_bits_0_bits_uop_is_sys_pc2epc),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_is_unique       (_lsu_io_dmem_req_bits_0_bits_uop_is_unique),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_flush_on_commit (_lsu_io_dmem_req_bits_0_bits_uop_flush_on_commit),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ldst_is_rs1     (_lsu_io_dmem_req_bits_0_bits_uop_ldst_is_rs1),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ldst            (_lsu_io_dmem_req_bits_0_bits_uop_ldst),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_lrs1            (_lsu_io_dmem_req_bits_0_bits_uop_lrs1),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_lrs2            (_lsu_io_dmem_req_bits_0_bits_uop_lrs2),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_lrs3            (_lsu_io_dmem_req_bits_0_bits_uop_lrs3),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_ldst_val        (_lsu_io_dmem_req_bits_0_bits_uop_ldst_val),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_dst_rtype       (_lsu_io_dmem_req_bits_0_bits_uop_dst_rtype),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_lrs1_rtype      (_lsu_io_dmem_req_bits_0_bits_uop_lrs1_rtype),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_lrs2_rtype      (_lsu_io_dmem_req_bits_0_bits_uop_lrs2_rtype),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_frs3_en         (_lsu_io_dmem_req_bits_0_bits_uop_frs3_en),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_fp_val          (_lsu_io_dmem_req_bits_0_bits_uop_fp_val),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_fp_single       (_lsu_io_dmem_req_bits_0_bits_uop_fp_single),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_xcpt_pf_if      (_lsu_io_dmem_req_bits_0_bits_uop_xcpt_pf_if),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_xcpt_ae_if      (_lsu_io_dmem_req_bits_0_bits_uop_xcpt_ae_if),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_xcpt_ma_if      (_lsu_io_dmem_req_bits_0_bits_uop_xcpt_ma_if),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_bp_debug_if     (_lsu_io_dmem_req_bits_0_bits_uop_bp_debug_if),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_bp_xcpt_if      (_lsu_io_dmem_req_bits_0_bits_uop_bp_xcpt_if),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_debug_fsrc      (_lsu_io_dmem_req_bits_0_bits_uop_debug_fsrc),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_uop_debug_tsrc      (_lsu_io_dmem_req_bits_0_bits_uop_debug_tsrc),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_addr                (_lsu_io_dmem_req_bits_0_bits_addr),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_data                (_lsu_io_dmem_req_bits_0_bits_data),	// @[tile.scala:158:20]
    .io_lsu_req_bits_0_bits_is_hella            (_lsu_io_dmem_req_bits_0_bits_is_hella),	// @[tile.scala:158:20]
    .io_lsu_s1_kill_0                           (_lsu_io_dmem_s1_kill_0),	// @[tile.scala:158:20]
    .io_lsu_brupdate_b1_resolve_mask            (_lsu_io_dmem_brupdate_b1_resolve_mask),	// @[tile.scala:158:20]
    .io_lsu_brupdate_b1_mispredict_mask         (_lsu_io_dmem_brupdate_b1_mispredict_mask),	// @[tile.scala:158:20]
    .io_lsu_exception                           (_lsu_io_dmem_exception),	// @[tile.scala:158:20]
    .io_lsu_release_ready                       (_lsu_io_dmem_release_ready),	// @[tile.scala:158:20]
    .io_lsu_force_order                         (_lsu_io_dmem_force_order),	// @[tile.scala:158:20]
    .auto_out_a_valid                           (_dcache_auto_out_a_valid),
    .auto_out_a_bits_opcode                     (_dcache_auto_out_a_bits_opcode),
    .auto_out_a_bits_param                      (_dcache_auto_out_a_bits_param),
    .auto_out_a_bits_size                       (_dcache_auto_out_a_bits_size),
    .auto_out_a_bits_source                     (_dcache_auto_out_a_bits_source),
    .auto_out_a_bits_address                    (_dcache_auto_out_a_bits_address),
    .auto_out_a_bits_mask                       (_dcache_auto_out_a_bits_mask),
    .auto_out_a_bits_data                       (_dcache_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt                    (_dcache_auto_out_a_bits_corrupt),
    .auto_out_b_ready                           (_dcache_auto_out_b_ready),
    .auto_out_c_valid                           (_dcache_auto_out_c_valid),
    .auto_out_c_bits_opcode                     (_dcache_auto_out_c_bits_opcode),
    .auto_out_c_bits_param                      (_dcache_auto_out_c_bits_param),
    .auto_out_c_bits_size                       (_dcache_auto_out_c_bits_size),
    .auto_out_c_bits_source                     (_dcache_auto_out_c_bits_source),
    .auto_out_c_bits_address                    (_dcache_auto_out_c_bits_address),
    .auto_out_c_bits_data                       (_dcache_auto_out_c_bits_data),
    .auto_out_d_ready                           (_dcache_auto_out_d_ready),
    .auto_out_e_valid                           (_dcache_auto_out_e_valid),
    .auto_out_e_bits_sink                       (_dcache_auto_out_e_bits_sink),
    .io_lsu_req_ready                           (_dcache_io_lsu_req_ready),
    .io_lsu_resp_0_valid                        (_dcache_io_lsu_resp_0_valid),
    .io_lsu_resp_0_bits_uop_ldq_idx             (_dcache_io_lsu_resp_0_bits_uop_ldq_idx),
    .io_lsu_resp_0_bits_uop_stq_idx             (_dcache_io_lsu_resp_0_bits_uop_stq_idx),
    .io_lsu_resp_0_bits_uop_is_amo              (_dcache_io_lsu_resp_0_bits_uop_is_amo),
    .io_lsu_resp_0_bits_uop_uses_ldq            (_dcache_io_lsu_resp_0_bits_uop_uses_ldq),
    .io_lsu_resp_0_bits_uop_uses_stq            (_dcache_io_lsu_resp_0_bits_uop_uses_stq),
    .io_lsu_resp_0_bits_data                    (_dcache_io_lsu_resp_0_bits_data),
    .io_lsu_resp_0_bits_is_hella                (_dcache_io_lsu_resp_0_bits_is_hella),
    .io_lsu_nack_0_valid                        (_dcache_io_lsu_nack_0_valid),
    .io_lsu_nack_0_bits_uop_ldq_idx             (_dcache_io_lsu_nack_0_bits_uop_ldq_idx),
    .io_lsu_nack_0_bits_uop_stq_idx             (_dcache_io_lsu_nack_0_bits_uop_stq_idx),
    .io_lsu_nack_0_bits_uop_uses_ldq            (_dcache_io_lsu_nack_0_bits_uop_uses_ldq),
    .io_lsu_nack_0_bits_uop_uses_stq            (_dcache_io_lsu_nack_0_bits_uop_uses_stq),
    .io_lsu_nack_0_bits_is_hella                (_dcache_io_lsu_nack_0_bits_is_hella),
    .io_lsu_release_valid                       (_dcache_io_lsu_release_valid),
    .io_lsu_release_bits_address                (_dcache_io_lsu_release_bits_address),
    .io_lsu_ordered                             (_dcache_io_lsu_ordered),
    .io_lsu_perf_acquire                        (_dcache_io_lsu_perf_acquire),
    .io_lsu_perf_release                        (_dcache_io_lsu_perf_release)
  );
  BoomFrontend_boom frontend (	// @[tile.scala:136:28]
    .clock                                              (clock),
    .reset                                              (reset),
    .auto_icache_master_out_a_ready                     (_tlMasterXbar_auto_in_1_a_ready),	// @[BaseTile.scala:223:42]
    .auto_icache_master_out_d_valid                     (_tlMasterXbar_auto_in_1_d_valid),	// @[BaseTile.scala:223:42]
    .auto_icache_master_out_d_bits_opcode               (_tlMasterXbar_auto_in_1_d_bits_opcode),	// @[BaseTile.scala:223:42]
    .auto_icache_master_out_d_bits_size                 (_tlMasterXbar_auto_in_1_d_bits_size),	// @[BaseTile.scala:223:42]
    .auto_icache_master_out_d_bits_data                 (_tlMasterXbar_auto_in_1_d_bits_data),	// @[BaseTile.scala:223:42]
    .io_cpu_fetchpacket_ready                           (_core_io_ifu_fetchpacket_ready),	// @[tile.scala:157:20]
    .io_cpu_get_pc_0_ftq_idx                            (_core_io_ifu_get_pc_0_ftq_idx),	// @[tile.scala:157:20]
    .io_cpu_get_pc_1_ftq_idx                            (_core_io_ifu_get_pc_1_ftq_idx),	// @[tile.scala:157:20]
    .io_cpu_debug_ftq_idx_0                             (_core_io_ifu_debug_ftq_idx_0),	// @[tile.scala:157:20]
    .io_cpu_debug_ftq_idx_1                             (_core_io_ifu_debug_ftq_idx_1),	// @[tile.scala:157:20]
    .io_cpu_sfence_valid                                (_core_io_ifu_sfence_valid),	// @[tile.scala:157:20]
    .io_cpu_sfence_bits_rs1                             (_core_io_ifu_sfence_bits_rs1),	// @[tile.scala:157:20]
    .io_cpu_sfence_bits_rs2                             (_core_io_ifu_sfence_bits_rs2),	// @[tile.scala:157:20]
    .io_cpu_sfence_bits_addr                            (_core_io_ifu_sfence_bits_addr),	// @[tile.scala:157:20]
    .io_cpu_brupdate_b2_uop_ftq_idx                     (_core_io_ifu_brupdate_b2_uop_ftq_idx),	// @[tile.scala:157:20]
    .io_cpu_brupdate_b2_uop_pc_lob                      (_core_io_ifu_brupdate_b2_uop_pc_lob),	// @[tile.scala:157:20]
    .io_cpu_brupdate_b2_mispredict                      (_core_io_ifu_brupdate_b2_mispredict),	// @[tile.scala:157:20]
    .io_cpu_brupdate_b2_taken                           (_core_io_ifu_brupdate_b2_taken),	// @[tile.scala:157:20]
    .io_cpu_redirect_flush                              (_core_io_ifu_redirect_flush),	// @[tile.scala:157:20]
    .io_cpu_redirect_val                                (_core_io_ifu_redirect_val),	// @[tile.scala:157:20]
    .io_cpu_redirect_pc                                 (_core_io_ifu_redirect_pc),	// @[tile.scala:157:20]
    .io_cpu_redirect_ftq_idx                            (_core_io_ifu_redirect_ftq_idx),	// @[tile.scala:157:20]
    .io_cpu_redirect_ghist_old_history                  (_core_io_ifu_redirect_ghist_old_history),	// @[tile.scala:157:20]
    .io_cpu_redirect_ghist_current_saw_branch_not_taken (_core_io_ifu_redirect_ghist_current_saw_branch_not_taken),	// @[tile.scala:157:20]
    .io_cpu_redirect_ghist_new_saw_branch_not_taken     (_core_io_ifu_redirect_ghist_new_saw_branch_not_taken),	// @[tile.scala:157:20]
    .io_cpu_redirect_ghist_new_saw_branch_taken         (_core_io_ifu_redirect_ghist_new_saw_branch_taken),	// @[tile.scala:157:20]
    .io_cpu_redirect_ghist_ras_idx                      (_core_io_ifu_redirect_ghist_ras_idx),	// @[tile.scala:157:20]
    .io_cpu_commit_valid                                (_core_io_ifu_commit_valid),	// @[tile.scala:157:20]
    .io_cpu_commit_bits                                 (_core_io_ifu_commit_bits),	// @[tile.scala:157:20]
    .io_cpu_flush_icache                                (_core_io_ifu_flush_icache),	// @[tile.scala:157:20]
    .io_ptw_req_ready                                   (_ptw_io_requestor_1_req_ready),	// @[tile.scala:228:20]
    .io_ptw_resp_valid                                  (_ptw_io_requestor_1_resp_valid),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_ae_ptw                            (_ptw_io_requestor_1_resp_bits_ae_ptw),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_ae_final                          (_ptw_io_requestor_1_resp_bits_ae_final),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pf                                (_ptw_io_requestor_1_resp_bits_pf),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_gf                                (_ptw_io_requestor_1_resp_bits_gf),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_hr                                (_ptw_io_requestor_1_resp_bits_hr),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_hw                                (_ptw_io_requestor_1_resp_bits_hw),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_hx                                (_ptw_io_requestor_1_resp_bits_hx),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_ppn                           (_ptw_io_requestor_1_resp_bits_pte_ppn),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_d                             (_ptw_io_requestor_1_resp_bits_pte_d),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_a                             (_ptw_io_requestor_1_resp_bits_pte_a),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_g                             (_ptw_io_requestor_1_resp_bits_pte_g),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_u                             (_ptw_io_requestor_1_resp_bits_pte_u),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_x                             (_ptw_io_requestor_1_resp_bits_pte_x),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_w                             (_ptw_io_requestor_1_resp_bits_pte_w),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_r                             (_ptw_io_requestor_1_resp_bits_pte_r),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_v                             (_ptw_io_requestor_1_resp_bits_pte_v),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_level                             (_ptw_io_requestor_1_resp_bits_level),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_homogeneous                       (_ptw_io_requestor_1_resp_bits_homogeneous),	// @[tile.scala:228:20]
    .io_ptw_ptbr_mode                                   (_ptw_io_requestor_1_ptbr_mode),	// @[tile.scala:228:20]
    .io_ptw_status_debug                                (_ptw_io_requestor_1_status_debug),	// @[tile.scala:228:20]
    .io_ptw_status_prv                                  (_ptw_io_requestor_1_status_prv),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_l                                 (_ptw_io_requestor_1_pmp_0_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_a                                 (_ptw_io_requestor_1_pmp_0_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_x                                 (_ptw_io_requestor_1_pmp_0_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_w                                 (_ptw_io_requestor_1_pmp_0_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_r                                 (_ptw_io_requestor_1_pmp_0_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_addr                                  (_ptw_io_requestor_1_pmp_0_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_mask                                  (_ptw_io_requestor_1_pmp_0_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_l                                 (_ptw_io_requestor_1_pmp_1_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_a                                 (_ptw_io_requestor_1_pmp_1_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_x                                 (_ptw_io_requestor_1_pmp_1_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_w                                 (_ptw_io_requestor_1_pmp_1_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_r                                 (_ptw_io_requestor_1_pmp_1_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_addr                                  (_ptw_io_requestor_1_pmp_1_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_mask                                  (_ptw_io_requestor_1_pmp_1_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_l                                 (_ptw_io_requestor_1_pmp_2_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_a                                 (_ptw_io_requestor_1_pmp_2_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_x                                 (_ptw_io_requestor_1_pmp_2_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_w                                 (_ptw_io_requestor_1_pmp_2_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_r                                 (_ptw_io_requestor_1_pmp_2_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_addr                                  (_ptw_io_requestor_1_pmp_2_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_mask                                  (_ptw_io_requestor_1_pmp_2_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_l                                 (_ptw_io_requestor_1_pmp_3_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_a                                 (_ptw_io_requestor_1_pmp_3_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_x                                 (_ptw_io_requestor_1_pmp_3_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_w                                 (_ptw_io_requestor_1_pmp_3_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_r                                 (_ptw_io_requestor_1_pmp_3_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_addr                                  (_ptw_io_requestor_1_pmp_3_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_mask                                  (_ptw_io_requestor_1_pmp_3_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_l                                 (_ptw_io_requestor_1_pmp_4_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_a                                 (_ptw_io_requestor_1_pmp_4_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_x                                 (_ptw_io_requestor_1_pmp_4_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_w                                 (_ptw_io_requestor_1_pmp_4_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_r                                 (_ptw_io_requestor_1_pmp_4_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_addr                                  (_ptw_io_requestor_1_pmp_4_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_mask                                  (_ptw_io_requestor_1_pmp_4_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_l                                 (_ptw_io_requestor_1_pmp_5_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_a                                 (_ptw_io_requestor_1_pmp_5_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_x                                 (_ptw_io_requestor_1_pmp_5_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_w                                 (_ptw_io_requestor_1_pmp_5_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_r                                 (_ptw_io_requestor_1_pmp_5_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_addr                                  (_ptw_io_requestor_1_pmp_5_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_mask                                  (_ptw_io_requestor_1_pmp_5_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_l                                 (_ptw_io_requestor_1_pmp_6_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_a                                 (_ptw_io_requestor_1_pmp_6_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_x                                 (_ptw_io_requestor_1_pmp_6_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_w                                 (_ptw_io_requestor_1_pmp_6_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_r                                 (_ptw_io_requestor_1_pmp_6_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_addr                                  (_ptw_io_requestor_1_pmp_6_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_mask                                  (_ptw_io_requestor_1_pmp_6_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_l                                 (_ptw_io_requestor_1_pmp_7_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_a                                 (_ptw_io_requestor_1_pmp_7_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_x                                 (_ptw_io_requestor_1_pmp_7_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_w                                 (_ptw_io_requestor_1_pmp_7_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_r                                 (_ptw_io_requestor_1_pmp_7_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_addr                                  (_ptw_io_requestor_1_pmp_7_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_mask                                  (_ptw_io_requestor_1_pmp_7_mask),	// @[tile.scala:228:20]
    .auto_icache_master_out_a_valid                     (_frontend_auto_icache_master_out_a_valid),
    .auto_icache_master_out_a_bits_address              (_frontend_auto_icache_master_out_a_bits_address),
    .io_cpu_fetchpacket_valid                           (_frontend_io_cpu_fetchpacket_valid),
    .io_cpu_fetchpacket_bits_uops_0_valid               (_frontend_io_cpu_fetchpacket_bits_uops_0_valid),
    .io_cpu_fetchpacket_bits_uops_0_bits_inst           (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_inst),
    .io_cpu_fetchpacket_bits_uops_0_bits_debug_inst     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_inst),
    .io_cpu_fetchpacket_bits_uops_0_bits_is_rvc         (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_is_rvc),
    .io_cpu_fetchpacket_bits_uops_0_bits_debug_pc       (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_pc),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_br_type   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_br_type),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op1_sel   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op1_sel),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op2_sel   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op2_sel),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_imm_sel   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_imm_sel),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op_fcn    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op_fcn),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_fcn_dw    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_fcn_dw),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_csr_cmd   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_csr_cmd),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_load   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_load),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_sta    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_sta),
    .io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_std    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_std),
    .io_cpu_fetchpacket_bits_uops_0_bits_iw_state       (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_iw_state),
    .io_cpu_fetchpacket_bits_uops_0_bits_iw_p1_poisoned (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_iw_p1_poisoned),
    .io_cpu_fetchpacket_bits_uops_0_bits_iw_p2_poisoned (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_iw_p2_poisoned),
    .io_cpu_fetchpacket_bits_uops_0_bits_is_sfb         (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_is_sfb),
    .io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx        (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx),
    .io_cpu_fetchpacket_bits_uops_0_bits_edge_inst      (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_edge_inst),
    .io_cpu_fetchpacket_bits_uops_0_bits_pc_lob         (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_pc_lob),
    .io_cpu_fetchpacket_bits_uops_0_bits_taken          (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_taken),
    .io_cpu_fetchpacket_bits_uops_0_bits_csr_addr       (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_csr_addr),
    .io_cpu_fetchpacket_bits_uops_0_bits_rxq_idx        (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_rxq_idx),
    .io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if),
    .io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if),
    .io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ma_if     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ma_if),
    .io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if),
    .io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if),
    .io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc),
    .io_cpu_fetchpacket_bits_uops_0_bits_debug_tsrc     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_tsrc),
    .io_cpu_fetchpacket_bits_uops_1_valid               (_frontend_io_cpu_fetchpacket_bits_uops_1_valid),
    .io_cpu_fetchpacket_bits_uops_1_bits_inst           (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_inst),
    .io_cpu_fetchpacket_bits_uops_1_bits_debug_inst     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_inst),
    .io_cpu_fetchpacket_bits_uops_1_bits_is_rvc         (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_is_rvc),
    .io_cpu_fetchpacket_bits_uops_1_bits_debug_pc       (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_pc),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_br_type   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_br_type),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op1_sel   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op1_sel),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op2_sel   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op2_sel),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_imm_sel   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_imm_sel),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op_fcn    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op_fcn),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_fcn_dw    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_fcn_dw),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_csr_cmd   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_csr_cmd),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_load   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_load),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_sta    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_sta),
    .io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_std    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_std),
    .io_cpu_fetchpacket_bits_uops_1_bits_iw_state       (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_iw_state),
    .io_cpu_fetchpacket_bits_uops_1_bits_iw_p1_poisoned (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_iw_p1_poisoned),
    .io_cpu_fetchpacket_bits_uops_1_bits_iw_p2_poisoned (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_iw_p2_poisoned),
    .io_cpu_fetchpacket_bits_uops_1_bits_is_sfb         (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_is_sfb),
    .io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx        (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx),
    .io_cpu_fetchpacket_bits_uops_1_bits_edge_inst      (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_edge_inst),
    .io_cpu_fetchpacket_bits_uops_1_bits_pc_lob         (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_pc_lob),
    .io_cpu_fetchpacket_bits_uops_1_bits_taken          (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_taken),
    .io_cpu_fetchpacket_bits_uops_1_bits_csr_addr       (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_csr_addr),
    .io_cpu_fetchpacket_bits_uops_1_bits_rxq_idx        (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_rxq_idx),
    .io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if),
    .io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if),
    .io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ma_if     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ma_if),
    .io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if),
    .io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if),
    .io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc),
    .io_cpu_fetchpacket_bits_uops_1_bits_debug_tsrc     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_tsrc),
    .io_cpu_get_pc_0_entry_cfi_idx_valid                (_frontend_io_cpu_get_pc_0_entry_cfi_idx_valid),
    .io_cpu_get_pc_0_entry_cfi_idx_bits                 (_frontend_io_cpu_get_pc_0_entry_cfi_idx_bits),
    .io_cpu_get_pc_0_entry_ras_idx                      (_frontend_io_cpu_get_pc_0_entry_ras_idx),
    .io_cpu_get_pc_0_entry_start_bank                   (_frontend_io_cpu_get_pc_0_entry_start_bank),
    .io_cpu_get_pc_0_pc                                 (_frontend_io_cpu_get_pc_0_pc),
    .io_cpu_get_pc_0_com_pc                             (_frontend_io_cpu_get_pc_0_com_pc),
    .io_cpu_get_pc_0_next_val                           (_frontend_io_cpu_get_pc_0_next_val),
    .io_cpu_get_pc_0_next_pc                            (_frontend_io_cpu_get_pc_0_next_pc),
    .io_cpu_get_pc_1_entry_cfi_idx_bits                 (_frontend_io_cpu_get_pc_1_entry_cfi_idx_bits),
    .io_cpu_get_pc_1_entry_br_mask                      (_frontend_io_cpu_get_pc_1_entry_br_mask),
    .io_cpu_get_pc_1_entry_cfi_is_call                  (_frontend_io_cpu_get_pc_1_entry_cfi_is_call),
    .io_cpu_get_pc_1_entry_cfi_is_ret                   (_frontend_io_cpu_get_pc_1_entry_cfi_is_ret),
    .io_cpu_get_pc_1_entry_start_bank                   (_frontend_io_cpu_get_pc_1_entry_start_bank),
    .io_cpu_get_pc_1_ghist_old_history                  (_frontend_io_cpu_get_pc_1_ghist_old_history),
    .io_cpu_get_pc_1_ghist_current_saw_branch_not_taken (_frontend_io_cpu_get_pc_1_ghist_current_saw_branch_not_taken),
    .io_cpu_get_pc_1_ghist_new_saw_branch_not_taken     (_frontend_io_cpu_get_pc_1_ghist_new_saw_branch_not_taken),
    .io_cpu_get_pc_1_ghist_new_saw_branch_taken         (_frontend_io_cpu_get_pc_1_ghist_new_saw_branch_taken),
    .io_cpu_get_pc_1_ghist_ras_idx                      (_frontend_io_cpu_get_pc_1_ghist_ras_idx),
    .io_cpu_get_pc_1_pc                                 (_frontend_io_cpu_get_pc_1_pc),
    .io_cpu_debug_fetch_pc_0                            (_frontend_io_cpu_debug_fetch_pc_0),
    .io_cpu_debug_fetch_pc_1                            (_frontend_io_cpu_debug_fetch_pc_1),
    .io_cpu_perf_acquire                                (_frontend_io_cpu_perf_acquire),
    .io_cpu_perf_tlbMiss                                (_frontend_io_cpu_perf_tlbMiss),
    .io_ptw_req_valid                                   (_frontend_io_ptw_req_valid),
    .io_ptw_req_bits_bits_addr                          (_frontend_io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa                      (_frontend_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_vstage1                       (_frontend_io_ptw_req_bits_bits_vstage1),
    .io_ptw_req_bits_bits_stage2                        (_frontend_io_ptw_req_bits_bits_stage2)
  );
  BoomCore_boom core (	// @[tile.scala:157:20]
    .clock                                              (clock),
    .reset                                              (reset),
    .io_hartid                                          (auto_hartid_in),
    .io_interrupts_debug                                (_intXbar_auto_int_out_0),	// @[BaseTile.scala:225:37]
    .io_interrupts_mtip                                 (_intXbar_auto_int_out_2),	// @[BaseTile.scala:225:37]
    .io_interrupts_msip                                 (_intXbar_auto_int_out_1),	// @[BaseTile.scala:225:37]
    .io_interrupts_meip                                 (_intXbar_auto_int_out_3),	// @[BaseTile.scala:225:37]
    .io_interrupts_seip                                 (_intXbar_auto_int_out_4),	// @[BaseTile.scala:225:37]
    .io_ifu_fetchpacket_valid                           (_frontend_io_cpu_fetchpacket_valid),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_valid               (_frontend_io_cpu_fetchpacket_bits_uops_0_valid),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_inst           (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_inst),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_debug_inst     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_inst),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_is_rvc         (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_is_rvc),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_debug_pc       (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_pc),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_br_type   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_br_type),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_op1_sel   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op1_sel),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_op2_sel   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op2_sel),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_imm_sel   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_imm_sel),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_op_fcn    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_op_fcn),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_fcn_dw    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_fcn_dw),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_csr_cmd   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_csr_cmd),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_is_load   (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_load),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_is_sta    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_sta),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ctrl_is_std    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ctrl_is_std),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_iw_state       (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_iw_state),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_iw_p1_poisoned (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_iw_p1_poisoned),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_iw_p2_poisoned (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_iw_p2_poisoned),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_is_sfb         (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_is_sfb),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_ftq_idx        (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_ftq_idx),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_edge_inst      (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_edge_inst),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_pc_lob         (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_pc_lob),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_taken          (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_taken),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_csr_addr       (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_csr_addr),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_rxq_idx        (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_rxq_idx),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_xcpt_pf_if     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_xcpt_pf_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_xcpt_ae_if     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ae_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_xcpt_ma_if     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_xcpt_ma_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_bp_debug_if    (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_bp_debug_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_bp_xcpt_if     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_bp_xcpt_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_debug_fsrc     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_fsrc),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_0_bits_debug_tsrc     (_frontend_io_cpu_fetchpacket_bits_uops_0_bits_debug_tsrc),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_valid               (_frontend_io_cpu_fetchpacket_bits_uops_1_valid),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_inst           (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_inst),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_debug_inst     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_inst),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_is_rvc         (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_is_rvc),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_debug_pc       (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_pc),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_br_type   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_br_type),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_op1_sel   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op1_sel),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_op2_sel   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op2_sel),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_imm_sel   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_imm_sel),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_op_fcn    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_op_fcn),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_fcn_dw    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_fcn_dw),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_csr_cmd   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_csr_cmd),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_is_load   (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_load),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_is_sta    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_sta),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ctrl_is_std    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ctrl_is_std),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_iw_state       (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_iw_state),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_iw_p1_poisoned (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_iw_p1_poisoned),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_iw_p2_poisoned (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_iw_p2_poisoned),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_is_sfb         (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_is_sfb),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_ftq_idx        (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_ftq_idx),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_edge_inst      (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_edge_inst),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_pc_lob         (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_pc_lob),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_taken          (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_taken),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_csr_addr       (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_csr_addr),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_rxq_idx        (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_rxq_idx),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_xcpt_pf_if     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_xcpt_pf_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_xcpt_ae_if     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ae_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_xcpt_ma_if     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_xcpt_ma_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_bp_debug_if    (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_bp_debug_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_bp_xcpt_if     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_bp_xcpt_if),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_debug_fsrc     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_fsrc),	// @[tile.scala:136:28]
    .io_ifu_fetchpacket_bits_uops_1_bits_debug_tsrc     (_frontend_io_cpu_fetchpacket_bits_uops_1_bits_debug_tsrc),	// @[tile.scala:136:28]
    .io_ifu_get_pc_0_entry_cfi_idx_valid                (_frontend_io_cpu_get_pc_0_entry_cfi_idx_valid),	// @[tile.scala:136:28]
    .io_ifu_get_pc_0_entry_cfi_idx_bits                 (_frontend_io_cpu_get_pc_0_entry_cfi_idx_bits),	// @[tile.scala:136:28]
    .io_ifu_get_pc_0_entry_ras_idx                      (_frontend_io_cpu_get_pc_0_entry_ras_idx),	// @[tile.scala:136:28]
    .io_ifu_get_pc_0_entry_start_bank                   (_frontend_io_cpu_get_pc_0_entry_start_bank),	// @[tile.scala:136:28]
    .io_ifu_get_pc_0_pc                                 (_frontend_io_cpu_get_pc_0_pc),	// @[tile.scala:136:28]
    .io_ifu_get_pc_0_com_pc                             (_frontend_io_cpu_get_pc_0_com_pc),	// @[tile.scala:136:28]
    .io_ifu_get_pc_0_next_val                           (_frontend_io_cpu_get_pc_0_next_val),	// @[tile.scala:136:28]
    .io_ifu_get_pc_0_next_pc                            (_frontend_io_cpu_get_pc_0_next_pc),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_entry_cfi_idx_bits                 (_frontend_io_cpu_get_pc_1_entry_cfi_idx_bits),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_entry_br_mask                      (_frontend_io_cpu_get_pc_1_entry_br_mask),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_entry_cfi_is_call                  (_frontend_io_cpu_get_pc_1_entry_cfi_is_call),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_entry_cfi_is_ret                   (_frontend_io_cpu_get_pc_1_entry_cfi_is_ret),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_entry_start_bank                   (_frontend_io_cpu_get_pc_1_entry_start_bank),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_ghist_old_history                  (_frontend_io_cpu_get_pc_1_ghist_old_history),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_ghist_current_saw_branch_not_taken (_frontend_io_cpu_get_pc_1_ghist_current_saw_branch_not_taken),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_ghist_new_saw_branch_not_taken     (_frontend_io_cpu_get_pc_1_ghist_new_saw_branch_not_taken),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_ghist_new_saw_branch_taken         (_frontend_io_cpu_get_pc_1_ghist_new_saw_branch_taken),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_ghist_ras_idx                      (_frontend_io_cpu_get_pc_1_ghist_ras_idx),	// @[tile.scala:136:28]
    .io_ifu_get_pc_1_pc                                 (_frontend_io_cpu_get_pc_1_pc),	// @[tile.scala:136:28]
    .io_ifu_debug_fetch_pc_0                            (_frontend_io_cpu_debug_fetch_pc_0),	// @[tile.scala:136:28]
    .io_ifu_debug_fetch_pc_1                            (_frontend_io_cpu_debug_fetch_pc_1),	// @[tile.scala:136:28]
    .io_ifu_perf_acquire                                (_frontend_io_cpu_perf_acquire),	// @[tile.scala:136:28]
    .io_ifu_perf_tlbMiss                                (_frontend_io_cpu_perf_tlbMiss),	// @[tile.scala:136:28]
    .io_ptw_perf_l2miss                                 (_ptw_io_dpath_perf_l2miss),	// @[tile.scala:228:20]
    .io_lsu_exe_0_iresp_valid                           (_lsu_io_core_exe_0_iresp_valid),	// @[tile.scala:158:20]
    .io_lsu_exe_0_iresp_bits_uop_rob_idx                (_lsu_io_core_exe_0_iresp_bits_uop_rob_idx),	// @[tile.scala:158:20]
    .io_lsu_exe_0_iresp_bits_uop_pdst                   (_lsu_io_core_exe_0_iresp_bits_uop_pdst),	// @[tile.scala:158:20]
    .io_lsu_exe_0_iresp_bits_uop_is_amo                 (_lsu_io_core_exe_0_iresp_bits_uop_is_amo),	// @[tile.scala:158:20]
    .io_lsu_exe_0_iresp_bits_uop_uses_stq               (_lsu_io_core_exe_0_iresp_bits_uop_uses_stq),	// @[tile.scala:158:20]
    .io_lsu_exe_0_iresp_bits_uop_dst_rtype              (_lsu_io_core_exe_0_iresp_bits_uop_dst_rtype),	// @[tile.scala:158:20]
    .io_lsu_exe_0_iresp_bits_data                       (_lsu_io_core_exe_0_iresp_bits_data),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_valid                           (_lsu_io_core_exe_0_fresp_valid),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_uopc                   (_lsu_io_core_exe_0_fresp_bits_uop_uopc),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_br_mask                (_lsu_io_core_exe_0_fresp_bits_uop_br_mask),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_rob_idx                (_lsu_io_core_exe_0_fresp_bits_uop_rob_idx),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_stq_idx                (_lsu_io_core_exe_0_fresp_bits_uop_stq_idx),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_pdst                   (_lsu_io_core_exe_0_fresp_bits_uop_pdst),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_mem_size               (_lsu_io_core_exe_0_fresp_bits_uop_mem_size),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_is_amo                 (_lsu_io_core_exe_0_fresp_bits_uop_is_amo),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_uses_stq               (_lsu_io_core_exe_0_fresp_bits_uop_uses_stq),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_dst_rtype              (_lsu_io_core_exe_0_fresp_bits_uop_dst_rtype),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_uop_fp_val                 (_lsu_io_core_exe_0_fresp_bits_uop_fp_val),	// @[tile.scala:158:20]
    .io_lsu_exe_0_fresp_bits_data                       (_lsu_io_core_exe_0_fresp_bits_data),	// @[tile.scala:158:20]
    .io_lsu_dis_ldq_idx_0                               (_lsu_io_core_dis_ldq_idx_0),	// @[tile.scala:158:20]
    .io_lsu_dis_ldq_idx_1                               (_lsu_io_core_dis_ldq_idx_1),	// @[tile.scala:158:20]
    .io_lsu_dis_stq_idx_0                               (_lsu_io_core_dis_stq_idx_0),	// @[tile.scala:158:20]
    .io_lsu_dis_stq_idx_1                               (_lsu_io_core_dis_stq_idx_1),	// @[tile.scala:158:20]
    .io_lsu_ldq_full_0                                  (_lsu_io_core_ldq_full_0),	// @[tile.scala:158:20]
    .io_lsu_ldq_full_1                                  (_lsu_io_core_ldq_full_1),	// @[tile.scala:158:20]
    .io_lsu_stq_full_0                                  (_lsu_io_core_stq_full_0),	// @[tile.scala:158:20]
    .io_lsu_stq_full_1                                  (_lsu_io_core_stq_full_1),	// @[tile.scala:158:20]
    .io_lsu_fp_stdata_ready                             (_lsu_io_core_fp_stdata_ready),	// @[tile.scala:158:20]
    .io_lsu_clr_bsy_0_valid                             (_lsu_io_core_clr_bsy_0_valid),	// @[tile.scala:158:20]
    .io_lsu_clr_bsy_0_bits                              (_lsu_io_core_clr_bsy_0_bits),	// @[tile.scala:158:20]
    .io_lsu_clr_bsy_1_valid                             (_lsu_io_core_clr_bsy_1_valid),	// @[tile.scala:158:20]
    .io_lsu_clr_bsy_1_bits                              (_lsu_io_core_clr_bsy_1_bits),	// @[tile.scala:158:20]
    .io_lsu_spec_ld_wakeup_0_valid                      (_lsu_io_core_spec_ld_wakeup_0_valid),	// @[tile.scala:158:20]
    .io_lsu_spec_ld_wakeup_0_bits                       (_lsu_io_core_spec_ld_wakeup_0_bits),	// @[tile.scala:158:20]
    .io_lsu_ld_miss                                     (_lsu_io_core_ld_miss),	// @[tile.scala:158:20]
    .io_lsu_fencei_rdy                                  (_lsu_io_core_fencei_rdy),	// @[tile.scala:158:20]
    .io_lsu_lxcpt_valid                                 (_lsu_io_core_lxcpt_valid),	// @[tile.scala:158:20]
    .io_lsu_lxcpt_bits_uop_br_mask                      (_lsu_io_core_lxcpt_bits_uop_br_mask),	// @[tile.scala:158:20]
    .io_lsu_lxcpt_bits_uop_rob_idx                      (_lsu_io_core_lxcpt_bits_uop_rob_idx),	// @[tile.scala:158:20]
    .io_lsu_lxcpt_bits_cause                            (_lsu_io_core_lxcpt_bits_cause),	// @[tile.scala:158:20]
    .io_lsu_lxcpt_bits_badvaddr                         (_lsu_io_core_lxcpt_bits_badvaddr),	// @[tile.scala:158:20]
    .io_lsu_perf_acquire                                (_lsu_io_core_perf_acquire),	// @[tile.scala:158:20]
    .io_lsu_perf_release                                (_lsu_io_core_perf_release),	// @[tile.scala:158:20]
    .io_lsu_perf_tlbMiss                                (_lsu_io_core_perf_tlbMiss),	// @[tile.scala:158:20]
    .io_ifu_fetchpacket_ready                           (_core_io_ifu_fetchpacket_ready),
    .io_ifu_get_pc_0_ftq_idx                            (_core_io_ifu_get_pc_0_ftq_idx),
    .io_ifu_get_pc_1_ftq_idx                            (_core_io_ifu_get_pc_1_ftq_idx),
    .io_ifu_debug_ftq_idx_0                             (_core_io_ifu_debug_ftq_idx_0),
    .io_ifu_debug_ftq_idx_1                             (_core_io_ifu_debug_ftq_idx_1),
    .io_ifu_sfence_valid                                (_core_io_ifu_sfence_valid),
    .io_ifu_sfence_bits_rs1                             (_core_io_ifu_sfence_bits_rs1),
    .io_ifu_sfence_bits_rs2                             (_core_io_ifu_sfence_bits_rs2),
    .io_ifu_sfence_bits_addr                            (_core_io_ifu_sfence_bits_addr),
    .io_ifu_brupdate_b2_uop_ftq_idx                     (_core_io_ifu_brupdate_b2_uop_ftq_idx),
    .io_ifu_brupdate_b2_uop_pc_lob                      (_core_io_ifu_brupdate_b2_uop_pc_lob),
    .io_ifu_brupdate_b2_mispredict                      (_core_io_ifu_brupdate_b2_mispredict),
    .io_ifu_brupdate_b2_taken                           (_core_io_ifu_brupdate_b2_taken),
    .io_ifu_redirect_flush                              (_core_io_ifu_redirect_flush),
    .io_ifu_redirect_val                                (_core_io_ifu_redirect_val),
    .io_ifu_redirect_pc                                 (_core_io_ifu_redirect_pc),
    .io_ifu_redirect_ftq_idx                            (_core_io_ifu_redirect_ftq_idx),
    .io_ifu_redirect_ghist_old_history                  (_core_io_ifu_redirect_ghist_old_history),
    .io_ifu_redirect_ghist_current_saw_branch_not_taken (_core_io_ifu_redirect_ghist_current_saw_branch_not_taken),
    .io_ifu_redirect_ghist_new_saw_branch_not_taken     (_core_io_ifu_redirect_ghist_new_saw_branch_not_taken),
    .io_ifu_redirect_ghist_new_saw_branch_taken         (_core_io_ifu_redirect_ghist_new_saw_branch_taken),
    .io_ifu_redirect_ghist_ras_idx                      (_core_io_ifu_redirect_ghist_ras_idx),
    .io_ifu_commit_valid                                (_core_io_ifu_commit_valid),
    .io_ifu_commit_bits                                 (_core_io_ifu_commit_bits),
    .io_ifu_flush_icache                                (_core_io_ifu_flush_icache),
    .io_ptw_ptbr_mode                                   (_core_io_ptw_ptbr_mode),
    .io_ptw_ptbr_ppn                                    (_core_io_ptw_ptbr_ppn),
    .io_ptw_sfence_valid                                (_core_io_ptw_sfence_valid),
    .io_ptw_sfence_bits_rs1                             (_core_io_ptw_sfence_bits_rs1),
    .io_ptw_sfence_bits_rs2                             (_core_io_ptw_sfence_bits_rs2),
    .io_ptw_sfence_bits_addr                            (_core_io_ptw_sfence_bits_addr),
    .io_ptw_status_debug                                (_core_io_ptw_status_debug),
    .io_ptw_status_dprv                                 (_core_io_ptw_status_dprv),
    .io_ptw_status_prv                                  (_core_io_ptw_status_prv),
    .io_ptw_status_mxr                                  (_core_io_ptw_status_mxr),
    .io_ptw_status_sum                                  (_core_io_ptw_status_sum),
    .io_ptw_pmp_0_cfg_l                                 (_core_io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a                                 (_core_io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x                                 (_core_io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w                                 (_core_io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r                                 (_core_io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr                                  (_core_io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask                                  (_core_io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l                                 (_core_io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a                                 (_core_io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x                                 (_core_io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w                                 (_core_io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r                                 (_core_io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr                                  (_core_io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask                                  (_core_io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l                                 (_core_io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a                                 (_core_io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x                                 (_core_io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w                                 (_core_io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r                                 (_core_io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr                                  (_core_io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask                                  (_core_io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l                                 (_core_io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a                                 (_core_io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x                                 (_core_io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w                                 (_core_io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r                                 (_core_io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr                                  (_core_io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask                                  (_core_io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l                                 (_core_io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a                                 (_core_io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x                                 (_core_io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w                                 (_core_io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r                                 (_core_io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr                                  (_core_io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask                                  (_core_io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l                                 (_core_io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a                                 (_core_io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x                                 (_core_io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w                                 (_core_io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r                                 (_core_io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr                                  (_core_io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask                                  (_core_io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l                                 (_core_io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a                                 (_core_io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x                                 (_core_io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w                                 (_core_io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r                                 (_core_io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr                                  (_core_io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask                                  (_core_io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l                                 (_core_io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a                                 (_core_io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x                                 (_core_io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w                                 (_core_io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r                                 (_core_io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr                                  (_core_io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask                                  (_core_io_ptw_pmp_7_mask),
    .io_lsu_exe_0_req_valid                             (_core_io_lsu_exe_0_req_valid),
    .io_lsu_exe_0_req_bits_uop_uopc                     (_core_io_lsu_exe_0_req_bits_uop_uopc),
    .io_lsu_exe_0_req_bits_uop_inst                     (_core_io_lsu_exe_0_req_bits_uop_inst),
    .io_lsu_exe_0_req_bits_uop_debug_inst               (_core_io_lsu_exe_0_req_bits_uop_debug_inst),
    .io_lsu_exe_0_req_bits_uop_is_rvc                   (_core_io_lsu_exe_0_req_bits_uop_is_rvc),
    .io_lsu_exe_0_req_bits_uop_debug_pc                 (_core_io_lsu_exe_0_req_bits_uop_debug_pc),
    .io_lsu_exe_0_req_bits_uop_iq_type                  (_core_io_lsu_exe_0_req_bits_uop_iq_type),
    .io_lsu_exe_0_req_bits_uop_fu_code                  (_core_io_lsu_exe_0_req_bits_uop_fu_code),
    .io_lsu_exe_0_req_bits_uop_ctrl_br_type             (_core_io_lsu_exe_0_req_bits_uop_ctrl_br_type),
    .io_lsu_exe_0_req_bits_uop_ctrl_op1_sel             (_core_io_lsu_exe_0_req_bits_uop_ctrl_op1_sel),
    .io_lsu_exe_0_req_bits_uop_ctrl_op2_sel             (_core_io_lsu_exe_0_req_bits_uop_ctrl_op2_sel),
    .io_lsu_exe_0_req_bits_uop_ctrl_imm_sel             (_core_io_lsu_exe_0_req_bits_uop_ctrl_imm_sel),
    .io_lsu_exe_0_req_bits_uop_ctrl_op_fcn              (_core_io_lsu_exe_0_req_bits_uop_ctrl_op_fcn),
    .io_lsu_exe_0_req_bits_uop_ctrl_fcn_dw              (_core_io_lsu_exe_0_req_bits_uop_ctrl_fcn_dw),
    .io_lsu_exe_0_req_bits_uop_ctrl_csr_cmd             (_core_io_lsu_exe_0_req_bits_uop_ctrl_csr_cmd),
    .io_lsu_exe_0_req_bits_uop_ctrl_is_load             (_core_io_lsu_exe_0_req_bits_uop_ctrl_is_load),
    .io_lsu_exe_0_req_bits_uop_ctrl_is_sta              (_core_io_lsu_exe_0_req_bits_uop_ctrl_is_sta),
    .io_lsu_exe_0_req_bits_uop_ctrl_is_std              (_core_io_lsu_exe_0_req_bits_uop_ctrl_is_std),
    .io_lsu_exe_0_req_bits_uop_iw_state                 (_core_io_lsu_exe_0_req_bits_uop_iw_state),
    .io_lsu_exe_0_req_bits_uop_iw_p1_poisoned           (_core_io_lsu_exe_0_req_bits_uop_iw_p1_poisoned),
    .io_lsu_exe_0_req_bits_uop_iw_p2_poisoned           (_core_io_lsu_exe_0_req_bits_uop_iw_p2_poisoned),
    .io_lsu_exe_0_req_bits_uop_is_br                    (_core_io_lsu_exe_0_req_bits_uop_is_br),
    .io_lsu_exe_0_req_bits_uop_is_jalr                  (_core_io_lsu_exe_0_req_bits_uop_is_jalr),
    .io_lsu_exe_0_req_bits_uop_is_jal                   (_core_io_lsu_exe_0_req_bits_uop_is_jal),
    .io_lsu_exe_0_req_bits_uop_is_sfb                   (_core_io_lsu_exe_0_req_bits_uop_is_sfb),
    .io_lsu_exe_0_req_bits_uop_br_mask                  (_core_io_lsu_exe_0_req_bits_uop_br_mask),
    .io_lsu_exe_0_req_bits_uop_br_tag                   (_core_io_lsu_exe_0_req_bits_uop_br_tag),
    .io_lsu_exe_0_req_bits_uop_ftq_idx                  (_core_io_lsu_exe_0_req_bits_uop_ftq_idx),
    .io_lsu_exe_0_req_bits_uop_edge_inst                (_core_io_lsu_exe_0_req_bits_uop_edge_inst),
    .io_lsu_exe_0_req_bits_uop_pc_lob                   (_core_io_lsu_exe_0_req_bits_uop_pc_lob),
    .io_lsu_exe_0_req_bits_uop_taken                    (_core_io_lsu_exe_0_req_bits_uop_taken),
    .io_lsu_exe_0_req_bits_uop_imm_packed               (_core_io_lsu_exe_0_req_bits_uop_imm_packed),
    .io_lsu_exe_0_req_bits_uop_csr_addr                 (_core_io_lsu_exe_0_req_bits_uop_csr_addr),
    .io_lsu_exe_0_req_bits_uop_rob_idx                  (_core_io_lsu_exe_0_req_bits_uop_rob_idx),
    .io_lsu_exe_0_req_bits_uop_ldq_idx                  (_core_io_lsu_exe_0_req_bits_uop_ldq_idx),
    .io_lsu_exe_0_req_bits_uop_stq_idx                  (_core_io_lsu_exe_0_req_bits_uop_stq_idx),
    .io_lsu_exe_0_req_bits_uop_rxq_idx                  (_core_io_lsu_exe_0_req_bits_uop_rxq_idx),
    .io_lsu_exe_0_req_bits_uop_pdst                     (_core_io_lsu_exe_0_req_bits_uop_pdst),
    .io_lsu_exe_0_req_bits_uop_prs1                     (_core_io_lsu_exe_0_req_bits_uop_prs1),
    .io_lsu_exe_0_req_bits_uop_prs2                     (_core_io_lsu_exe_0_req_bits_uop_prs2),
    .io_lsu_exe_0_req_bits_uop_prs3                     (_core_io_lsu_exe_0_req_bits_uop_prs3),
    .io_lsu_exe_0_req_bits_uop_ppred                    (_core_io_lsu_exe_0_req_bits_uop_ppred),
    .io_lsu_exe_0_req_bits_uop_prs1_busy                (_core_io_lsu_exe_0_req_bits_uop_prs1_busy),
    .io_lsu_exe_0_req_bits_uop_prs2_busy                (_core_io_lsu_exe_0_req_bits_uop_prs2_busy),
    .io_lsu_exe_0_req_bits_uop_prs3_busy                (_core_io_lsu_exe_0_req_bits_uop_prs3_busy),
    .io_lsu_exe_0_req_bits_uop_ppred_busy               (_core_io_lsu_exe_0_req_bits_uop_ppred_busy),
    .io_lsu_exe_0_req_bits_uop_stale_pdst               (_core_io_lsu_exe_0_req_bits_uop_stale_pdst),
    .io_lsu_exe_0_req_bits_uop_exception                (_core_io_lsu_exe_0_req_bits_uop_exception),
    .io_lsu_exe_0_req_bits_uop_exc_cause                (_core_io_lsu_exe_0_req_bits_uop_exc_cause),
    .io_lsu_exe_0_req_bits_uop_bypassable               (_core_io_lsu_exe_0_req_bits_uop_bypassable),
    .io_lsu_exe_0_req_bits_uop_mem_cmd                  (_core_io_lsu_exe_0_req_bits_uop_mem_cmd),
    .io_lsu_exe_0_req_bits_uop_mem_size                 (_core_io_lsu_exe_0_req_bits_uop_mem_size),
    .io_lsu_exe_0_req_bits_uop_mem_signed               (_core_io_lsu_exe_0_req_bits_uop_mem_signed),
    .io_lsu_exe_0_req_bits_uop_is_fence                 (_core_io_lsu_exe_0_req_bits_uop_is_fence),
    .io_lsu_exe_0_req_bits_uop_is_fencei                (_core_io_lsu_exe_0_req_bits_uop_is_fencei),
    .io_lsu_exe_0_req_bits_uop_is_amo                   (_core_io_lsu_exe_0_req_bits_uop_is_amo),
    .io_lsu_exe_0_req_bits_uop_uses_ldq                 (_core_io_lsu_exe_0_req_bits_uop_uses_ldq),
    .io_lsu_exe_0_req_bits_uop_uses_stq                 (_core_io_lsu_exe_0_req_bits_uop_uses_stq),
    .io_lsu_exe_0_req_bits_uop_is_sys_pc2epc            (_core_io_lsu_exe_0_req_bits_uop_is_sys_pc2epc),
    .io_lsu_exe_0_req_bits_uop_is_unique                (_core_io_lsu_exe_0_req_bits_uop_is_unique),
    .io_lsu_exe_0_req_bits_uop_flush_on_commit          (_core_io_lsu_exe_0_req_bits_uop_flush_on_commit),
    .io_lsu_exe_0_req_bits_uop_ldst_is_rs1              (_core_io_lsu_exe_0_req_bits_uop_ldst_is_rs1),
    .io_lsu_exe_0_req_bits_uop_ldst                     (_core_io_lsu_exe_0_req_bits_uop_ldst),
    .io_lsu_exe_0_req_bits_uop_lrs1                     (_core_io_lsu_exe_0_req_bits_uop_lrs1),
    .io_lsu_exe_0_req_bits_uop_lrs2                     (_core_io_lsu_exe_0_req_bits_uop_lrs2),
    .io_lsu_exe_0_req_bits_uop_lrs3                     (_core_io_lsu_exe_0_req_bits_uop_lrs3),
    .io_lsu_exe_0_req_bits_uop_ldst_val                 (_core_io_lsu_exe_0_req_bits_uop_ldst_val),
    .io_lsu_exe_0_req_bits_uop_dst_rtype                (_core_io_lsu_exe_0_req_bits_uop_dst_rtype),
    .io_lsu_exe_0_req_bits_uop_lrs1_rtype               (_core_io_lsu_exe_0_req_bits_uop_lrs1_rtype),
    .io_lsu_exe_0_req_bits_uop_lrs2_rtype               (_core_io_lsu_exe_0_req_bits_uop_lrs2_rtype),
    .io_lsu_exe_0_req_bits_uop_frs3_en                  (_core_io_lsu_exe_0_req_bits_uop_frs3_en),
    .io_lsu_exe_0_req_bits_uop_fp_val                   (_core_io_lsu_exe_0_req_bits_uop_fp_val),
    .io_lsu_exe_0_req_bits_uop_fp_single                (_core_io_lsu_exe_0_req_bits_uop_fp_single),
    .io_lsu_exe_0_req_bits_uop_xcpt_pf_if               (_core_io_lsu_exe_0_req_bits_uop_xcpt_pf_if),
    .io_lsu_exe_0_req_bits_uop_xcpt_ae_if               (_core_io_lsu_exe_0_req_bits_uop_xcpt_ae_if),
    .io_lsu_exe_0_req_bits_uop_xcpt_ma_if               (_core_io_lsu_exe_0_req_bits_uop_xcpt_ma_if),
    .io_lsu_exe_0_req_bits_uop_bp_debug_if              (_core_io_lsu_exe_0_req_bits_uop_bp_debug_if),
    .io_lsu_exe_0_req_bits_uop_bp_xcpt_if               (_core_io_lsu_exe_0_req_bits_uop_bp_xcpt_if),
    .io_lsu_exe_0_req_bits_uop_debug_fsrc               (_core_io_lsu_exe_0_req_bits_uop_debug_fsrc),
    .io_lsu_exe_0_req_bits_uop_debug_tsrc               (_core_io_lsu_exe_0_req_bits_uop_debug_tsrc),
    .io_lsu_exe_0_req_bits_data                         (_core_io_lsu_exe_0_req_bits_data),
    .io_lsu_exe_0_req_bits_addr                         (_core_io_lsu_exe_0_req_bits_addr),
    .io_lsu_exe_0_req_bits_mxcpt_valid                  (_core_io_lsu_exe_0_req_bits_mxcpt_valid),
    .io_lsu_exe_0_req_bits_sfence_valid                 (_core_io_lsu_exe_0_req_bits_sfence_valid),
    .io_lsu_exe_0_req_bits_sfence_bits_rs1              (_core_io_lsu_exe_0_req_bits_sfence_bits_rs1),
    .io_lsu_exe_0_req_bits_sfence_bits_rs2              (_core_io_lsu_exe_0_req_bits_sfence_bits_rs2),
    .io_lsu_exe_0_req_bits_sfence_bits_addr             (_core_io_lsu_exe_0_req_bits_sfence_bits_addr),
    .io_lsu_dis_uops_0_valid                            (_core_io_lsu_dis_uops_0_valid),
    .io_lsu_dis_uops_0_bits_uopc                        (_core_io_lsu_dis_uops_0_bits_uopc),
    .io_lsu_dis_uops_0_bits_inst                        (_core_io_lsu_dis_uops_0_bits_inst),
    .io_lsu_dis_uops_0_bits_debug_inst                  (_core_io_lsu_dis_uops_0_bits_debug_inst),
    .io_lsu_dis_uops_0_bits_is_rvc                      (_core_io_lsu_dis_uops_0_bits_is_rvc),
    .io_lsu_dis_uops_0_bits_debug_pc                    (_core_io_lsu_dis_uops_0_bits_debug_pc),
    .io_lsu_dis_uops_0_bits_iq_type                     (_core_io_lsu_dis_uops_0_bits_iq_type),
    .io_lsu_dis_uops_0_bits_fu_code                     (_core_io_lsu_dis_uops_0_bits_fu_code),
    .io_lsu_dis_uops_0_bits_ctrl_br_type                (_core_io_lsu_dis_uops_0_bits_ctrl_br_type),
    .io_lsu_dis_uops_0_bits_ctrl_op1_sel                (_core_io_lsu_dis_uops_0_bits_ctrl_op1_sel),
    .io_lsu_dis_uops_0_bits_ctrl_op2_sel                (_core_io_lsu_dis_uops_0_bits_ctrl_op2_sel),
    .io_lsu_dis_uops_0_bits_ctrl_imm_sel                (_core_io_lsu_dis_uops_0_bits_ctrl_imm_sel),
    .io_lsu_dis_uops_0_bits_ctrl_op_fcn                 (_core_io_lsu_dis_uops_0_bits_ctrl_op_fcn),
    .io_lsu_dis_uops_0_bits_ctrl_fcn_dw                 (_core_io_lsu_dis_uops_0_bits_ctrl_fcn_dw),
    .io_lsu_dis_uops_0_bits_ctrl_csr_cmd                (_core_io_lsu_dis_uops_0_bits_ctrl_csr_cmd),
    .io_lsu_dis_uops_0_bits_ctrl_is_load                (_core_io_lsu_dis_uops_0_bits_ctrl_is_load),
    .io_lsu_dis_uops_0_bits_ctrl_is_sta                 (_core_io_lsu_dis_uops_0_bits_ctrl_is_sta),
    .io_lsu_dis_uops_0_bits_ctrl_is_std                 (_core_io_lsu_dis_uops_0_bits_ctrl_is_std),
    .io_lsu_dis_uops_0_bits_iw_state                    (_core_io_lsu_dis_uops_0_bits_iw_state),
    .io_lsu_dis_uops_0_bits_iw_p1_poisoned              (_core_io_lsu_dis_uops_0_bits_iw_p1_poisoned),
    .io_lsu_dis_uops_0_bits_iw_p2_poisoned              (_core_io_lsu_dis_uops_0_bits_iw_p2_poisoned),
    .io_lsu_dis_uops_0_bits_is_br                       (_core_io_lsu_dis_uops_0_bits_is_br),
    .io_lsu_dis_uops_0_bits_is_jalr                     (_core_io_lsu_dis_uops_0_bits_is_jalr),
    .io_lsu_dis_uops_0_bits_is_jal                      (_core_io_lsu_dis_uops_0_bits_is_jal),
    .io_lsu_dis_uops_0_bits_is_sfb                      (_core_io_lsu_dis_uops_0_bits_is_sfb),
    .io_lsu_dis_uops_0_bits_br_mask                     (_core_io_lsu_dis_uops_0_bits_br_mask),
    .io_lsu_dis_uops_0_bits_br_tag                      (_core_io_lsu_dis_uops_0_bits_br_tag),
    .io_lsu_dis_uops_0_bits_ftq_idx                     (_core_io_lsu_dis_uops_0_bits_ftq_idx),
    .io_lsu_dis_uops_0_bits_edge_inst                   (_core_io_lsu_dis_uops_0_bits_edge_inst),
    .io_lsu_dis_uops_0_bits_pc_lob                      (_core_io_lsu_dis_uops_0_bits_pc_lob),
    .io_lsu_dis_uops_0_bits_taken                       (_core_io_lsu_dis_uops_0_bits_taken),
    .io_lsu_dis_uops_0_bits_imm_packed                  (_core_io_lsu_dis_uops_0_bits_imm_packed),
    .io_lsu_dis_uops_0_bits_csr_addr                    (_core_io_lsu_dis_uops_0_bits_csr_addr),
    .io_lsu_dis_uops_0_bits_rob_idx                     (_core_io_lsu_dis_uops_0_bits_rob_idx),
    .io_lsu_dis_uops_0_bits_ldq_idx                     (_core_io_lsu_dis_uops_0_bits_ldq_idx),
    .io_lsu_dis_uops_0_bits_stq_idx                     (_core_io_lsu_dis_uops_0_bits_stq_idx),
    .io_lsu_dis_uops_0_bits_rxq_idx                     (_core_io_lsu_dis_uops_0_bits_rxq_idx),
    .io_lsu_dis_uops_0_bits_pdst                        (_core_io_lsu_dis_uops_0_bits_pdst),
    .io_lsu_dis_uops_0_bits_prs1                        (_core_io_lsu_dis_uops_0_bits_prs1),
    .io_lsu_dis_uops_0_bits_prs2                        (_core_io_lsu_dis_uops_0_bits_prs2),
    .io_lsu_dis_uops_0_bits_prs3                        (_core_io_lsu_dis_uops_0_bits_prs3),
    .io_lsu_dis_uops_0_bits_prs1_busy                   (_core_io_lsu_dis_uops_0_bits_prs1_busy),
    .io_lsu_dis_uops_0_bits_prs2_busy                   (_core_io_lsu_dis_uops_0_bits_prs2_busy),
    .io_lsu_dis_uops_0_bits_prs3_busy                   (_core_io_lsu_dis_uops_0_bits_prs3_busy),
    .io_lsu_dis_uops_0_bits_stale_pdst                  (_core_io_lsu_dis_uops_0_bits_stale_pdst),
    .io_lsu_dis_uops_0_bits_exception                   (_core_io_lsu_dis_uops_0_bits_exception),
    .io_lsu_dis_uops_0_bits_exc_cause                   (_core_io_lsu_dis_uops_0_bits_exc_cause),
    .io_lsu_dis_uops_0_bits_bypassable                  (_core_io_lsu_dis_uops_0_bits_bypassable),
    .io_lsu_dis_uops_0_bits_mem_cmd                     (_core_io_lsu_dis_uops_0_bits_mem_cmd),
    .io_lsu_dis_uops_0_bits_mem_size                    (_core_io_lsu_dis_uops_0_bits_mem_size),
    .io_lsu_dis_uops_0_bits_mem_signed                  (_core_io_lsu_dis_uops_0_bits_mem_signed),
    .io_lsu_dis_uops_0_bits_is_fence                    (_core_io_lsu_dis_uops_0_bits_is_fence),
    .io_lsu_dis_uops_0_bits_is_fencei                   (_core_io_lsu_dis_uops_0_bits_is_fencei),
    .io_lsu_dis_uops_0_bits_is_amo                      (_core_io_lsu_dis_uops_0_bits_is_amo),
    .io_lsu_dis_uops_0_bits_uses_ldq                    (_core_io_lsu_dis_uops_0_bits_uses_ldq),
    .io_lsu_dis_uops_0_bits_uses_stq                    (_core_io_lsu_dis_uops_0_bits_uses_stq),
    .io_lsu_dis_uops_0_bits_is_sys_pc2epc               (_core_io_lsu_dis_uops_0_bits_is_sys_pc2epc),
    .io_lsu_dis_uops_0_bits_is_unique                   (_core_io_lsu_dis_uops_0_bits_is_unique),
    .io_lsu_dis_uops_0_bits_flush_on_commit             (_core_io_lsu_dis_uops_0_bits_flush_on_commit),
    .io_lsu_dis_uops_0_bits_ldst_is_rs1                 (_core_io_lsu_dis_uops_0_bits_ldst_is_rs1),
    .io_lsu_dis_uops_0_bits_ldst                        (_core_io_lsu_dis_uops_0_bits_ldst),
    .io_lsu_dis_uops_0_bits_lrs1                        (_core_io_lsu_dis_uops_0_bits_lrs1),
    .io_lsu_dis_uops_0_bits_lrs2                        (_core_io_lsu_dis_uops_0_bits_lrs2),
    .io_lsu_dis_uops_0_bits_lrs3                        (_core_io_lsu_dis_uops_0_bits_lrs3),
    .io_lsu_dis_uops_0_bits_ldst_val                    (_core_io_lsu_dis_uops_0_bits_ldst_val),
    .io_lsu_dis_uops_0_bits_dst_rtype                   (_core_io_lsu_dis_uops_0_bits_dst_rtype),
    .io_lsu_dis_uops_0_bits_lrs1_rtype                  (_core_io_lsu_dis_uops_0_bits_lrs1_rtype),
    .io_lsu_dis_uops_0_bits_lrs2_rtype                  (_core_io_lsu_dis_uops_0_bits_lrs2_rtype),
    .io_lsu_dis_uops_0_bits_frs3_en                     (_core_io_lsu_dis_uops_0_bits_frs3_en),
    .io_lsu_dis_uops_0_bits_fp_val                      (_core_io_lsu_dis_uops_0_bits_fp_val),
    .io_lsu_dis_uops_0_bits_fp_single                   (_core_io_lsu_dis_uops_0_bits_fp_single),
    .io_lsu_dis_uops_0_bits_xcpt_pf_if                  (_core_io_lsu_dis_uops_0_bits_xcpt_pf_if),
    .io_lsu_dis_uops_0_bits_xcpt_ae_if                  (_core_io_lsu_dis_uops_0_bits_xcpt_ae_if),
    .io_lsu_dis_uops_0_bits_xcpt_ma_if                  (_core_io_lsu_dis_uops_0_bits_xcpt_ma_if),
    .io_lsu_dis_uops_0_bits_bp_debug_if                 (_core_io_lsu_dis_uops_0_bits_bp_debug_if),
    .io_lsu_dis_uops_0_bits_bp_xcpt_if                  (_core_io_lsu_dis_uops_0_bits_bp_xcpt_if),
    .io_lsu_dis_uops_0_bits_debug_fsrc                  (_core_io_lsu_dis_uops_0_bits_debug_fsrc),
    .io_lsu_dis_uops_0_bits_debug_tsrc                  (_core_io_lsu_dis_uops_0_bits_debug_tsrc),
    .io_lsu_dis_uops_1_valid                            (_core_io_lsu_dis_uops_1_valid),
    .io_lsu_dis_uops_1_bits_uopc                        (_core_io_lsu_dis_uops_1_bits_uopc),
    .io_lsu_dis_uops_1_bits_inst                        (_core_io_lsu_dis_uops_1_bits_inst),
    .io_lsu_dis_uops_1_bits_debug_inst                  (_core_io_lsu_dis_uops_1_bits_debug_inst),
    .io_lsu_dis_uops_1_bits_is_rvc                      (_core_io_lsu_dis_uops_1_bits_is_rvc),
    .io_lsu_dis_uops_1_bits_debug_pc                    (_core_io_lsu_dis_uops_1_bits_debug_pc),
    .io_lsu_dis_uops_1_bits_iq_type                     (_core_io_lsu_dis_uops_1_bits_iq_type),
    .io_lsu_dis_uops_1_bits_fu_code                     (_core_io_lsu_dis_uops_1_bits_fu_code),
    .io_lsu_dis_uops_1_bits_ctrl_br_type                (_core_io_lsu_dis_uops_1_bits_ctrl_br_type),
    .io_lsu_dis_uops_1_bits_ctrl_op1_sel                (_core_io_lsu_dis_uops_1_bits_ctrl_op1_sel),
    .io_lsu_dis_uops_1_bits_ctrl_op2_sel                (_core_io_lsu_dis_uops_1_bits_ctrl_op2_sel),
    .io_lsu_dis_uops_1_bits_ctrl_imm_sel                (_core_io_lsu_dis_uops_1_bits_ctrl_imm_sel),
    .io_lsu_dis_uops_1_bits_ctrl_op_fcn                 (_core_io_lsu_dis_uops_1_bits_ctrl_op_fcn),
    .io_lsu_dis_uops_1_bits_ctrl_fcn_dw                 (_core_io_lsu_dis_uops_1_bits_ctrl_fcn_dw),
    .io_lsu_dis_uops_1_bits_ctrl_csr_cmd                (_core_io_lsu_dis_uops_1_bits_ctrl_csr_cmd),
    .io_lsu_dis_uops_1_bits_ctrl_is_load                (_core_io_lsu_dis_uops_1_bits_ctrl_is_load),
    .io_lsu_dis_uops_1_bits_ctrl_is_sta                 (_core_io_lsu_dis_uops_1_bits_ctrl_is_sta),
    .io_lsu_dis_uops_1_bits_ctrl_is_std                 (_core_io_lsu_dis_uops_1_bits_ctrl_is_std),
    .io_lsu_dis_uops_1_bits_iw_state                    (_core_io_lsu_dis_uops_1_bits_iw_state),
    .io_lsu_dis_uops_1_bits_iw_p1_poisoned              (_core_io_lsu_dis_uops_1_bits_iw_p1_poisoned),
    .io_lsu_dis_uops_1_bits_iw_p2_poisoned              (_core_io_lsu_dis_uops_1_bits_iw_p2_poisoned),
    .io_lsu_dis_uops_1_bits_is_br                       (_core_io_lsu_dis_uops_1_bits_is_br),
    .io_lsu_dis_uops_1_bits_is_jalr                     (_core_io_lsu_dis_uops_1_bits_is_jalr),
    .io_lsu_dis_uops_1_bits_is_jal                      (_core_io_lsu_dis_uops_1_bits_is_jal),
    .io_lsu_dis_uops_1_bits_is_sfb                      (_core_io_lsu_dis_uops_1_bits_is_sfb),
    .io_lsu_dis_uops_1_bits_br_mask                     (_core_io_lsu_dis_uops_1_bits_br_mask),
    .io_lsu_dis_uops_1_bits_br_tag                      (_core_io_lsu_dis_uops_1_bits_br_tag),
    .io_lsu_dis_uops_1_bits_ftq_idx                     (_core_io_lsu_dis_uops_1_bits_ftq_idx),
    .io_lsu_dis_uops_1_bits_edge_inst                   (_core_io_lsu_dis_uops_1_bits_edge_inst),
    .io_lsu_dis_uops_1_bits_pc_lob                      (_core_io_lsu_dis_uops_1_bits_pc_lob),
    .io_lsu_dis_uops_1_bits_taken                       (_core_io_lsu_dis_uops_1_bits_taken),
    .io_lsu_dis_uops_1_bits_imm_packed                  (_core_io_lsu_dis_uops_1_bits_imm_packed),
    .io_lsu_dis_uops_1_bits_csr_addr                    (_core_io_lsu_dis_uops_1_bits_csr_addr),
    .io_lsu_dis_uops_1_bits_rob_idx                     (_core_io_lsu_dis_uops_1_bits_rob_idx),
    .io_lsu_dis_uops_1_bits_ldq_idx                     (_core_io_lsu_dis_uops_1_bits_ldq_idx),
    .io_lsu_dis_uops_1_bits_stq_idx                     (_core_io_lsu_dis_uops_1_bits_stq_idx),
    .io_lsu_dis_uops_1_bits_rxq_idx                     (_core_io_lsu_dis_uops_1_bits_rxq_idx),
    .io_lsu_dis_uops_1_bits_pdst                        (_core_io_lsu_dis_uops_1_bits_pdst),
    .io_lsu_dis_uops_1_bits_prs1                        (_core_io_lsu_dis_uops_1_bits_prs1),
    .io_lsu_dis_uops_1_bits_prs2                        (_core_io_lsu_dis_uops_1_bits_prs2),
    .io_lsu_dis_uops_1_bits_prs3                        (_core_io_lsu_dis_uops_1_bits_prs3),
    .io_lsu_dis_uops_1_bits_prs1_busy                   (_core_io_lsu_dis_uops_1_bits_prs1_busy),
    .io_lsu_dis_uops_1_bits_prs2_busy                   (_core_io_lsu_dis_uops_1_bits_prs2_busy),
    .io_lsu_dis_uops_1_bits_prs3_busy                   (_core_io_lsu_dis_uops_1_bits_prs3_busy),
    .io_lsu_dis_uops_1_bits_stale_pdst                  (_core_io_lsu_dis_uops_1_bits_stale_pdst),
    .io_lsu_dis_uops_1_bits_exception                   (_core_io_lsu_dis_uops_1_bits_exception),
    .io_lsu_dis_uops_1_bits_exc_cause                   (_core_io_lsu_dis_uops_1_bits_exc_cause),
    .io_lsu_dis_uops_1_bits_bypassable                  (_core_io_lsu_dis_uops_1_bits_bypassable),
    .io_lsu_dis_uops_1_bits_mem_cmd                     (_core_io_lsu_dis_uops_1_bits_mem_cmd),
    .io_lsu_dis_uops_1_bits_mem_size                    (_core_io_lsu_dis_uops_1_bits_mem_size),
    .io_lsu_dis_uops_1_bits_mem_signed                  (_core_io_lsu_dis_uops_1_bits_mem_signed),
    .io_lsu_dis_uops_1_bits_is_fence                    (_core_io_lsu_dis_uops_1_bits_is_fence),
    .io_lsu_dis_uops_1_bits_is_fencei                   (_core_io_lsu_dis_uops_1_bits_is_fencei),
    .io_lsu_dis_uops_1_bits_is_amo                      (_core_io_lsu_dis_uops_1_bits_is_amo),
    .io_lsu_dis_uops_1_bits_uses_ldq                    (_core_io_lsu_dis_uops_1_bits_uses_ldq),
    .io_lsu_dis_uops_1_bits_uses_stq                    (_core_io_lsu_dis_uops_1_bits_uses_stq),
    .io_lsu_dis_uops_1_bits_is_sys_pc2epc               (_core_io_lsu_dis_uops_1_bits_is_sys_pc2epc),
    .io_lsu_dis_uops_1_bits_is_unique                   (_core_io_lsu_dis_uops_1_bits_is_unique),
    .io_lsu_dis_uops_1_bits_flush_on_commit             (_core_io_lsu_dis_uops_1_bits_flush_on_commit),
    .io_lsu_dis_uops_1_bits_ldst_is_rs1                 (_core_io_lsu_dis_uops_1_bits_ldst_is_rs1),
    .io_lsu_dis_uops_1_bits_ldst                        (_core_io_lsu_dis_uops_1_bits_ldst),
    .io_lsu_dis_uops_1_bits_lrs1                        (_core_io_lsu_dis_uops_1_bits_lrs1),
    .io_lsu_dis_uops_1_bits_lrs2                        (_core_io_lsu_dis_uops_1_bits_lrs2),
    .io_lsu_dis_uops_1_bits_lrs3                        (_core_io_lsu_dis_uops_1_bits_lrs3),
    .io_lsu_dis_uops_1_bits_ldst_val                    (_core_io_lsu_dis_uops_1_bits_ldst_val),
    .io_lsu_dis_uops_1_bits_dst_rtype                   (_core_io_lsu_dis_uops_1_bits_dst_rtype),
    .io_lsu_dis_uops_1_bits_lrs1_rtype                  (_core_io_lsu_dis_uops_1_bits_lrs1_rtype),
    .io_lsu_dis_uops_1_bits_lrs2_rtype                  (_core_io_lsu_dis_uops_1_bits_lrs2_rtype),
    .io_lsu_dis_uops_1_bits_frs3_en                     (_core_io_lsu_dis_uops_1_bits_frs3_en),
    .io_lsu_dis_uops_1_bits_fp_val                      (_core_io_lsu_dis_uops_1_bits_fp_val),
    .io_lsu_dis_uops_1_bits_fp_single                   (_core_io_lsu_dis_uops_1_bits_fp_single),
    .io_lsu_dis_uops_1_bits_xcpt_pf_if                  (_core_io_lsu_dis_uops_1_bits_xcpt_pf_if),
    .io_lsu_dis_uops_1_bits_xcpt_ae_if                  (_core_io_lsu_dis_uops_1_bits_xcpt_ae_if),
    .io_lsu_dis_uops_1_bits_xcpt_ma_if                  (_core_io_lsu_dis_uops_1_bits_xcpt_ma_if),
    .io_lsu_dis_uops_1_bits_bp_debug_if                 (_core_io_lsu_dis_uops_1_bits_bp_debug_if),
    .io_lsu_dis_uops_1_bits_bp_xcpt_if                  (_core_io_lsu_dis_uops_1_bits_bp_xcpt_if),
    .io_lsu_dis_uops_1_bits_debug_fsrc                  (_core_io_lsu_dis_uops_1_bits_debug_fsrc),
    .io_lsu_dis_uops_1_bits_debug_tsrc                  (_core_io_lsu_dis_uops_1_bits_debug_tsrc),
    .io_lsu_fp_stdata_valid                             (_core_io_lsu_fp_stdata_valid),
    .io_lsu_fp_stdata_bits_uop_br_mask                  (_core_io_lsu_fp_stdata_bits_uop_br_mask),
    .io_lsu_fp_stdata_bits_uop_rob_idx                  (_core_io_lsu_fp_stdata_bits_uop_rob_idx),
    .io_lsu_fp_stdata_bits_uop_stq_idx                  (_core_io_lsu_fp_stdata_bits_uop_stq_idx),
    .io_lsu_fp_stdata_bits_data                         (_core_io_lsu_fp_stdata_bits_data),
    .io_lsu_commit_valids_0                             (_core_io_lsu_commit_valids_0),
    .io_lsu_commit_valids_1                             (_core_io_lsu_commit_valids_1),
    .io_lsu_commit_uops_0_uses_ldq                      (_core_io_lsu_commit_uops_0_uses_ldq),
    .io_lsu_commit_uops_0_uses_stq                      (_core_io_lsu_commit_uops_0_uses_stq),
    .io_lsu_commit_uops_1_uses_ldq                      (_core_io_lsu_commit_uops_1_uses_ldq),
    .io_lsu_commit_uops_1_uses_stq                      (_core_io_lsu_commit_uops_1_uses_stq),
    .io_lsu_commit_load_at_rob_head                     (_core_io_lsu_commit_load_at_rob_head),
    .io_lsu_fence_dmem                                  (_core_io_lsu_fence_dmem),
    .io_lsu_brupdate_b1_resolve_mask                    (_core_io_lsu_brupdate_b1_resolve_mask),
    .io_lsu_brupdate_b1_mispredict_mask                 (_core_io_lsu_brupdate_b1_mispredict_mask),
    .io_lsu_brupdate_b2_uop_ldq_idx                     (_core_io_lsu_brupdate_b2_uop_ldq_idx),
    .io_lsu_brupdate_b2_uop_stq_idx                     (_core_io_lsu_brupdate_b2_uop_stq_idx),
    .io_lsu_brupdate_b2_mispredict                      (_core_io_lsu_brupdate_b2_mispredict),
    .io_lsu_rob_head_idx                                (_core_io_lsu_rob_head_idx),
    .io_lsu_exception                                   (_core_io_lsu_exception),
    .io_trace_insns_0_valid                             (auto_broadcast_out_1_insns_0_valid),
    .io_trace_insns_0_iaddr                             (auto_broadcast_out_1_insns_0_iaddr),
    .io_trace_insns_0_insn                              (auto_broadcast_out_1_insns_0_insn),
    .io_trace_insns_0_priv                              (auto_broadcast_out_1_insns_0_priv),
    .io_trace_insns_0_exception                         (auto_broadcast_out_1_insns_0_exception),
    .io_trace_insns_0_interrupt                         (auto_broadcast_out_1_insns_0_interrupt),
    .io_trace_insns_0_cause                             (auto_broadcast_out_1_insns_0_cause),
    .io_trace_insns_0_tval                              (auto_broadcast_out_1_insns_0_tval),
    .io_trace_insns_0_wdata                             (auto_broadcast_out_1_insns_0_wdata),
    .io_trace_insns_1_valid                             (auto_broadcast_out_1_insns_1_valid),
    .io_trace_insns_1_iaddr                             (auto_broadcast_out_1_insns_1_iaddr),
    .io_trace_insns_1_insn                              (auto_broadcast_out_1_insns_1_insn),
    .io_trace_insns_1_priv                              (auto_broadcast_out_1_insns_1_priv),
    .io_trace_insns_1_exception                         (auto_broadcast_out_1_insns_1_exception),
    .io_trace_insns_1_interrupt                         (auto_broadcast_out_1_insns_1_interrupt),
    .io_trace_insns_1_cause                             (auto_broadcast_out_1_insns_1_cause),
    .io_trace_insns_1_tval                              (auto_broadcast_out_1_insns_1_tval),
    .io_trace_insns_1_wdata                             (auto_broadcast_out_1_insns_1_wdata),
    .io_trace_time                                      (auto_broadcast_out_1_time),
    .io_trace_custom_rob_empty                          (auto_broadcast_out_1_custom_rob_empty)
  );
  LSU_boom lsu (	// @[tile.scala:158:20]
    .clock                                       (clock),
    .reset                                       (reset),
    .io_ptw_req_ready                            (_ptw_io_requestor_0_req_ready),	// @[tile.scala:228:20]
    .io_ptw_resp_valid                           (_ptw_io_requestor_0_resp_valid),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_ae_final                   (_ptw_io_requestor_0_resp_bits_ae_final),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_ppn                    (_ptw_io_requestor_0_resp_bits_pte_ppn),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_d                      (_ptw_io_requestor_0_resp_bits_pte_d),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_a                      (_ptw_io_requestor_0_resp_bits_pte_a),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_g                      (_ptw_io_requestor_0_resp_bits_pte_g),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_u                      (_ptw_io_requestor_0_resp_bits_pte_u),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_x                      (_ptw_io_requestor_0_resp_bits_pte_x),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_w                      (_ptw_io_requestor_0_resp_bits_pte_w),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_r                      (_ptw_io_requestor_0_resp_bits_pte_r),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_pte_v                      (_ptw_io_requestor_0_resp_bits_pte_v),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_level                      (_ptw_io_requestor_0_resp_bits_level),	// @[tile.scala:228:20]
    .io_ptw_resp_bits_homogeneous                (_ptw_io_requestor_0_resp_bits_homogeneous),	// @[tile.scala:228:20]
    .io_ptw_ptbr_mode                            (_ptw_io_requestor_0_ptbr_mode),	// @[tile.scala:228:20]
    .io_ptw_status_dprv                          (_ptw_io_requestor_0_status_dprv),	// @[tile.scala:228:20]
    .io_ptw_status_mxr                           (_ptw_io_requestor_0_status_mxr),	// @[tile.scala:228:20]
    .io_ptw_status_sum                           (_ptw_io_requestor_0_status_sum),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_l                          (_ptw_io_requestor_0_pmp_0_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_a                          (_ptw_io_requestor_0_pmp_0_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_x                          (_ptw_io_requestor_0_pmp_0_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_w                          (_ptw_io_requestor_0_pmp_0_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_cfg_r                          (_ptw_io_requestor_0_pmp_0_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_addr                           (_ptw_io_requestor_0_pmp_0_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_0_mask                           (_ptw_io_requestor_0_pmp_0_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_l                          (_ptw_io_requestor_0_pmp_1_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_a                          (_ptw_io_requestor_0_pmp_1_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_x                          (_ptw_io_requestor_0_pmp_1_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_w                          (_ptw_io_requestor_0_pmp_1_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_cfg_r                          (_ptw_io_requestor_0_pmp_1_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_addr                           (_ptw_io_requestor_0_pmp_1_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_1_mask                           (_ptw_io_requestor_0_pmp_1_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_l                          (_ptw_io_requestor_0_pmp_2_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_a                          (_ptw_io_requestor_0_pmp_2_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_x                          (_ptw_io_requestor_0_pmp_2_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_w                          (_ptw_io_requestor_0_pmp_2_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_cfg_r                          (_ptw_io_requestor_0_pmp_2_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_addr                           (_ptw_io_requestor_0_pmp_2_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_2_mask                           (_ptw_io_requestor_0_pmp_2_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_l                          (_ptw_io_requestor_0_pmp_3_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_a                          (_ptw_io_requestor_0_pmp_3_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_x                          (_ptw_io_requestor_0_pmp_3_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_w                          (_ptw_io_requestor_0_pmp_3_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_cfg_r                          (_ptw_io_requestor_0_pmp_3_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_addr                           (_ptw_io_requestor_0_pmp_3_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_3_mask                           (_ptw_io_requestor_0_pmp_3_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_l                          (_ptw_io_requestor_0_pmp_4_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_a                          (_ptw_io_requestor_0_pmp_4_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_x                          (_ptw_io_requestor_0_pmp_4_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_w                          (_ptw_io_requestor_0_pmp_4_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_cfg_r                          (_ptw_io_requestor_0_pmp_4_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_addr                           (_ptw_io_requestor_0_pmp_4_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_4_mask                           (_ptw_io_requestor_0_pmp_4_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_l                          (_ptw_io_requestor_0_pmp_5_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_a                          (_ptw_io_requestor_0_pmp_5_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_x                          (_ptw_io_requestor_0_pmp_5_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_w                          (_ptw_io_requestor_0_pmp_5_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_cfg_r                          (_ptw_io_requestor_0_pmp_5_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_addr                           (_ptw_io_requestor_0_pmp_5_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_5_mask                           (_ptw_io_requestor_0_pmp_5_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_l                          (_ptw_io_requestor_0_pmp_6_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_a                          (_ptw_io_requestor_0_pmp_6_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_x                          (_ptw_io_requestor_0_pmp_6_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_w                          (_ptw_io_requestor_0_pmp_6_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_cfg_r                          (_ptw_io_requestor_0_pmp_6_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_addr                           (_ptw_io_requestor_0_pmp_6_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_6_mask                           (_ptw_io_requestor_0_pmp_6_mask),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_l                          (_ptw_io_requestor_0_pmp_7_cfg_l),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_a                          (_ptw_io_requestor_0_pmp_7_cfg_a),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_x                          (_ptw_io_requestor_0_pmp_7_cfg_x),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_w                          (_ptw_io_requestor_0_pmp_7_cfg_w),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_cfg_r                          (_ptw_io_requestor_0_pmp_7_cfg_r),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_addr                           (_ptw_io_requestor_0_pmp_7_addr),	// @[tile.scala:228:20]
    .io_ptw_pmp_7_mask                           (_ptw_io_requestor_0_pmp_7_mask),	// @[tile.scala:228:20]
    .io_core_exe_0_req_valid                     (_core_io_lsu_exe_0_req_valid),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_uopc             (_core_io_lsu_exe_0_req_bits_uop_uopc),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_inst             (_core_io_lsu_exe_0_req_bits_uop_inst),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_debug_inst       (_core_io_lsu_exe_0_req_bits_uop_debug_inst),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_rvc           (_core_io_lsu_exe_0_req_bits_uop_is_rvc),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_debug_pc         (_core_io_lsu_exe_0_req_bits_uop_debug_pc),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_iq_type          (_core_io_lsu_exe_0_req_bits_uop_iq_type),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_fu_code          (_core_io_lsu_exe_0_req_bits_uop_fu_code),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_br_type     (_core_io_lsu_exe_0_req_bits_uop_ctrl_br_type),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_op1_sel     (_core_io_lsu_exe_0_req_bits_uop_ctrl_op1_sel),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_op2_sel     (_core_io_lsu_exe_0_req_bits_uop_ctrl_op2_sel),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_imm_sel     (_core_io_lsu_exe_0_req_bits_uop_ctrl_imm_sel),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_op_fcn      (_core_io_lsu_exe_0_req_bits_uop_ctrl_op_fcn),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_fcn_dw      (_core_io_lsu_exe_0_req_bits_uop_ctrl_fcn_dw),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_csr_cmd     (_core_io_lsu_exe_0_req_bits_uop_ctrl_csr_cmd),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_is_load     (_core_io_lsu_exe_0_req_bits_uop_ctrl_is_load),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_is_sta      (_core_io_lsu_exe_0_req_bits_uop_ctrl_is_sta),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ctrl_is_std      (_core_io_lsu_exe_0_req_bits_uop_ctrl_is_std),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_iw_state         (_core_io_lsu_exe_0_req_bits_uop_iw_state),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_iw_p1_poisoned   (_core_io_lsu_exe_0_req_bits_uop_iw_p1_poisoned),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_iw_p2_poisoned   (_core_io_lsu_exe_0_req_bits_uop_iw_p2_poisoned),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_br            (_core_io_lsu_exe_0_req_bits_uop_is_br),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_jalr          (_core_io_lsu_exe_0_req_bits_uop_is_jalr),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_jal           (_core_io_lsu_exe_0_req_bits_uop_is_jal),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_sfb           (_core_io_lsu_exe_0_req_bits_uop_is_sfb),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_br_mask          (_core_io_lsu_exe_0_req_bits_uop_br_mask),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_br_tag           (_core_io_lsu_exe_0_req_bits_uop_br_tag),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ftq_idx          (_core_io_lsu_exe_0_req_bits_uop_ftq_idx),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_edge_inst        (_core_io_lsu_exe_0_req_bits_uop_edge_inst),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_pc_lob           (_core_io_lsu_exe_0_req_bits_uop_pc_lob),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_taken            (_core_io_lsu_exe_0_req_bits_uop_taken),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_imm_packed       (_core_io_lsu_exe_0_req_bits_uop_imm_packed),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_csr_addr         (_core_io_lsu_exe_0_req_bits_uop_csr_addr),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_rob_idx          (_core_io_lsu_exe_0_req_bits_uop_rob_idx),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ldq_idx          (_core_io_lsu_exe_0_req_bits_uop_ldq_idx),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_stq_idx          (_core_io_lsu_exe_0_req_bits_uop_stq_idx),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_rxq_idx          (_core_io_lsu_exe_0_req_bits_uop_rxq_idx),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_pdst             (_core_io_lsu_exe_0_req_bits_uop_pdst),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_prs1             (_core_io_lsu_exe_0_req_bits_uop_prs1),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_prs2             (_core_io_lsu_exe_0_req_bits_uop_prs2),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_prs3             (_core_io_lsu_exe_0_req_bits_uop_prs3),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ppred            (_core_io_lsu_exe_0_req_bits_uop_ppred),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_prs1_busy        (_core_io_lsu_exe_0_req_bits_uop_prs1_busy),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_prs2_busy        (_core_io_lsu_exe_0_req_bits_uop_prs2_busy),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_prs3_busy        (_core_io_lsu_exe_0_req_bits_uop_prs3_busy),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ppred_busy       (_core_io_lsu_exe_0_req_bits_uop_ppred_busy),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_stale_pdst       (_core_io_lsu_exe_0_req_bits_uop_stale_pdst),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_exception        (_core_io_lsu_exe_0_req_bits_uop_exception),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_exc_cause        (_core_io_lsu_exe_0_req_bits_uop_exc_cause),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_bypassable       (_core_io_lsu_exe_0_req_bits_uop_bypassable),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_mem_cmd          (_core_io_lsu_exe_0_req_bits_uop_mem_cmd),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_mem_size         (_core_io_lsu_exe_0_req_bits_uop_mem_size),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_mem_signed       (_core_io_lsu_exe_0_req_bits_uop_mem_signed),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_fence         (_core_io_lsu_exe_0_req_bits_uop_is_fence),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_fencei        (_core_io_lsu_exe_0_req_bits_uop_is_fencei),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_amo           (_core_io_lsu_exe_0_req_bits_uop_is_amo),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_uses_ldq         (_core_io_lsu_exe_0_req_bits_uop_uses_ldq),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_uses_stq         (_core_io_lsu_exe_0_req_bits_uop_uses_stq),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_sys_pc2epc    (_core_io_lsu_exe_0_req_bits_uop_is_sys_pc2epc),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_is_unique        (_core_io_lsu_exe_0_req_bits_uop_is_unique),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_flush_on_commit  (_core_io_lsu_exe_0_req_bits_uop_flush_on_commit),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ldst_is_rs1      (_core_io_lsu_exe_0_req_bits_uop_ldst_is_rs1),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ldst             (_core_io_lsu_exe_0_req_bits_uop_ldst),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_lrs1             (_core_io_lsu_exe_0_req_bits_uop_lrs1),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_lrs2             (_core_io_lsu_exe_0_req_bits_uop_lrs2),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_lrs3             (_core_io_lsu_exe_0_req_bits_uop_lrs3),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_ldst_val         (_core_io_lsu_exe_0_req_bits_uop_ldst_val),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_dst_rtype        (_core_io_lsu_exe_0_req_bits_uop_dst_rtype),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_lrs1_rtype       (_core_io_lsu_exe_0_req_bits_uop_lrs1_rtype),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_lrs2_rtype       (_core_io_lsu_exe_0_req_bits_uop_lrs2_rtype),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_frs3_en          (_core_io_lsu_exe_0_req_bits_uop_frs3_en),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_fp_val           (_core_io_lsu_exe_0_req_bits_uop_fp_val),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_fp_single        (_core_io_lsu_exe_0_req_bits_uop_fp_single),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_xcpt_pf_if       (_core_io_lsu_exe_0_req_bits_uop_xcpt_pf_if),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_xcpt_ae_if       (_core_io_lsu_exe_0_req_bits_uop_xcpt_ae_if),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_xcpt_ma_if       (_core_io_lsu_exe_0_req_bits_uop_xcpt_ma_if),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_bp_debug_if      (_core_io_lsu_exe_0_req_bits_uop_bp_debug_if),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_bp_xcpt_if       (_core_io_lsu_exe_0_req_bits_uop_bp_xcpt_if),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_debug_fsrc       (_core_io_lsu_exe_0_req_bits_uop_debug_fsrc),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_uop_debug_tsrc       (_core_io_lsu_exe_0_req_bits_uop_debug_tsrc),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_data                 (_core_io_lsu_exe_0_req_bits_data),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_addr                 (_core_io_lsu_exe_0_req_bits_addr),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_mxcpt_valid          (_core_io_lsu_exe_0_req_bits_mxcpt_valid),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_sfence_valid         (_core_io_lsu_exe_0_req_bits_sfence_valid),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_sfence_bits_rs1      (_core_io_lsu_exe_0_req_bits_sfence_bits_rs1),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_sfence_bits_rs2      (_core_io_lsu_exe_0_req_bits_sfence_bits_rs2),	// @[tile.scala:157:20]
    .io_core_exe_0_req_bits_sfence_bits_addr     (_core_io_lsu_exe_0_req_bits_sfence_bits_addr),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_valid                    (_core_io_lsu_dis_uops_0_valid),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_uopc                (_core_io_lsu_dis_uops_0_bits_uopc),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_inst                (_core_io_lsu_dis_uops_0_bits_inst),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_debug_inst          (_core_io_lsu_dis_uops_0_bits_debug_inst),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_rvc              (_core_io_lsu_dis_uops_0_bits_is_rvc),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_debug_pc            (_core_io_lsu_dis_uops_0_bits_debug_pc),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_iq_type             (_core_io_lsu_dis_uops_0_bits_iq_type),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_fu_code             (_core_io_lsu_dis_uops_0_bits_fu_code),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_br_type        (_core_io_lsu_dis_uops_0_bits_ctrl_br_type),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_op1_sel        (_core_io_lsu_dis_uops_0_bits_ctrl_op1_sel),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_op2_sel        (_core_io_lsu_dis_uops_0_bits_ctrl_op2_sel),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_imm_sel        (_core_io_lsu_dis_uops_0_bits_ctrl_imm_sel),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_op_fcn         (_core_io_lsu_dis_uops_0_bits_ctrl_op_fcn),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_fcn_dw         (_core_io_lsu_dis_uops_0_bits_ctrl_fcn_dw),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_csr_cmd        (_core_io_lsu_dis_uops_0_bits_ctrl_csr_cmd),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_is_load        (_core_io_lsu_dis_uops_0_bits_ctrl_is_load),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_is_sta         (_core_io_lsu_dis_uops_0_bits_ctrl_is_sta),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ctrl_is_std         (_core_io_lsu_dis_uops_0_bits_ctrl_is_std),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_iw_state            (_core_io_lsu_dis_uops_0_bits_iw_state),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_iw_p1_poisoned      (_core_io_lsu_dis_uops_0_bits_iw_p1_poisoned),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_iw_p2_poisoned      (_core_io_lsu_dis_uops_0_bits_iw_p2_poisoned),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_br               (_core_io_lsu_dis_uops_0_bits_is_br),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_jalr             (_core_io_lsu_dis_uops_0_bits_is_jalr),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_jal              (_core_io_lsu_dis_uops_0_bits_is_jal),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_sfb              (_core_io_lsu_dis_uops_0_bits_is_sfb),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_br_mask             (_core_io_lsu_dis_uops_0_bits_br_mask),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_br_tag              (_core_io_lsu_dis_uops_0_bits_br_tag),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ftq_idx             (_core_io_lsu_dis_uops_0_bits_ftq_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_edge_inst           (_core_io_lsu_dis_uops_0_bits_edge_inst),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_pc_lob              (_core_io_lsu_dis_uops_0_bits_pc_lob),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_taken               (_core_io_lsu_dis_uops_0_bits_taken),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_imm_packed          (_core_io_lsu_dis_uops_0_bits_imm_packed),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_csr_addr            (_core_io_lsu_dis_uops_0_bits_csr_addr),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_rob_idx             (_core_io_lsu_dis_uops_0_bits_rob_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ldq_idx             (_core_io_lsu_dis_uops_0_bits_ldq_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_stq_idx             (_core_io_lsu_dis_uops_0_bits_stq_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_rxq_idx             (_core_io_lsu_dis_uops_0_bits_rxq_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_pdst                (_core_io_lsu_dis_uops_0_bits_pdst),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_prs1                (_core_io_lsu_dis_uops_0_bits_prs1),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_prs2                (_core_io_lsu_dis_uops_0_bits_prs2),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_prs3                (_core_io_lsu_dis_uops_0_bits_prs3),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_prs1_busy           (_core_io_lsu_dis_uops_0_bits_prs1_busy),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_prs2_busy           (_core_io_lsu_dis_uops_0_bits_prs2_busy),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_prs3_busy           (_core_io_lsu_dis_uops_0_bits_prs3_busy),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_stale_pdst          (_core_io_lsu_dis_uops_0_bits_stale_pdst),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_exception           (_core_io_lsu_dis_uops_0_bits_exception),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_exc_cause           (_core_io_lsu_dis_uops_0_bits_exc_cause),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_bypassable          (_core_io_lsu_dis_uops_0_bits_bypassable),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_mem_cmd             (_core_io_lsu_dis_uops_0_bits_mem_cmd),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_mem_size            (_core_io_lsu_dis_uops_0_bits_mem_size),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_mem_signed          (_core_io_lsu_dis_uops_0_bits_mem_signed),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_fence            (_core_io_lsu_dis_uops_0_bits_is_fence),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_fencei           (_core_io_lsu_dis_uops_0_bits_is_fencei),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_amo              (_core_io_lsu_dis_uops_0_bits_is_amo),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_uses_ldq            (_core_io_lsu_dis_uops_0_bits_uses_ldq),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_uses_stq            (_core_io_lsu_dis_uops_0_bits_uses_stq),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_sys_pc2epc       (_core_io_lsu_dis_uops_0_bits_is_sys_pc2epc),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_is_unique           (_core_io_lsu_dis_uops_0_bits_is_unique),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_flush_on_commit     (_core_io_lsu_dis_uops_0_bits_flush_on_commit),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ldst_is_rs1         (_core_io_lsu_dis_uops_0_bits_ldst_is_rs1),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ldst                (_core_io_lsu_dis_uops_0_bits_ldst),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_lrs1                (_core_io_lsu_dis_uops_0_bits_lrs1),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_lrs2                (_core_io_lsu_dis_uops_0_bits_lrs2),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_lrs3                (_core_io_lsu_dis_uops_0_bits_lrs3),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_ldst_val            (_core_io_lsu_dis_uops_0_bits_ldst_val),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_dst_rtype           (_core_io_lsu_dis_uops_0_bits_dst_rtype),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_lrs1_rtype          (_core_io_lsu_dis_uops_0_bits_lrs1_rtype),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_lrs2_rtype          (_core_io_lsu_dis_uops_0_bits_lrs2_rtype),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_frs3_en             (_core_io_lsu_dis_uops_0_bits_frs3_en),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_fp_val              (_core_io_lsu_dis_uops_0_bits_fp_val),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_fp_single           (_core_io_lsu_dis_uops_0_bits_fp_single),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_xcpt_pf_if          (_core_io_lsu_dis_uops_0_bits_xcpt_pf_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_xcpt_ae_if          (_core_io_lsu_dis_uops_0_bits_xcpt_ae_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_xcpt_ma_if          (_core_io_lsu_dis_uops_0_bits_xcpt_ma_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_bp_debug_if         (_core_io_lsu_dis_uops_0_bits_bp_debug_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_bp_xcpt_if          (_core_io_lsu_dis_uops_0_bits_bp_xcpt_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_debug_fsrc          (_core_io_lsu_dis_uops_0_bits_debug_fsrc),	// @[tile.scala:157:20]
    .io_core_dis_uops_0_bits_debug_tsrc          (_core_io_lsu_dis_uops_0_bits_debug_tsrc),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_valid                    (_core_io_lsu_dis_uops_1_valid),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_uopc                (_core_io_lsu_dis_uops_1_bits_uopc),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_inst                (_core_io_lsu_dis_uops_1_bits_inst),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_debug_inst          (_core_io_lsu_dis_uops_1_bits_debug_inst),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_rvc              (_core_io_lsu_dis_uops_1_bits_is_rvc),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_debug_pc            (_core_io_lsu_dis_uops_1_bits_debug_pc),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_iq_type             (_core_io_lsu_dis_uops_1_bits_iq_type),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_fu_code             (_core_io_lsu_dis_uops_1_bits_fu_code),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_br_type        (_core_io_lsu_dis_uops_1_bits_ctrl_br_type),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_op1_sel        (_core_io_lsu_dis_uops_1_bits_ctrl_op1_sel),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_op2_sel        (_core_io_lsu_dis_uops_1_bits_ctrl_op2_sel),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_imm_sel        (_core_io_lsu_dis_uops_1_bits_ctrl_imm_sel),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_op_fcn         (_core_io_lsu_dis_uops_1_bits_ctrl_op_fcn),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_fcn_dw         (_core_io_lsu_dis_uops_1_bits_ctrl_fcn_dw),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_csr_cmd        (_core_io_lsu_dis_uops_1_bits_ctrl_csr_cmd),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_is_load        (_core_io_lsu_dis_uops_1_bits_ctrl_is_load),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_is_sta         (_core_io_lsu_dis_uops_1_bits_ctrl_is_sta),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ctrl_is_std         (_core_io_lsu_dis_uops_1_bits_ctrl_is_std),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_iw_state            (_core_io_lsu_dis_uops_1_bits_iw_state),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_iw_p1_poisoned      (_core_io_lsu_dis_uops_1_bits_iw_p1_poisoned),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_iw_p2_poisoned      (_core_io_lsu_dis_uops_1_bits_iw_p2_poisoned),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_br               (_core_io_lsu_dis_uops_1_bits_is_br),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_jalr             (_core_io_lsu_dis_uops_1_bits_is_jalr),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_jal              (_core_io_lsu_dis_uops_1_bits_is_jal),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_sfb              (_core_io_lsu_dis_uops_1_bits_is_sfb),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_br_mask             (_core_io_lsu_dis_uops_1_bits_br_mask),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_br_tag              (_core_io_lsu_dis_uops_1_bits_br_tag),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ftq_idx             (_core_io_lsu_dis_uops_1_bits_ftq_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_edge_inst           (_core_io_lsu_dis_uops_1_bits_edge_inst),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_pc_lob              (_core_io_lsu_dis_uops_1_bits_pc_lob),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_taken               (_core_io_lsu_dis_uops_1_bits_taken),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_imm_packed          (_core_io_lsu_dis_uops_1_bits_imm_packed),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_csr_addr            (_core_io_lsu_dis_uops_1_bits_csr_addr),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_rob_idx             (_core_io_lsu_dis_uops_1_bits_rob_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ldq_idx             (_core_io_lsu_dis_uops_1_bits_ldq_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_stq_idx             (_core_io_lsu_dis_uops_1_bits_stq_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_rxq_idx             (_core_io_lsu_dis_uops_1_bits_rxq_idx),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_pdst                (_core_io_lsu_dis_uops_1_bits_pdst),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_prs1                (_core_io_lsu_dis_uops_1_bits_prs1),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_prs2                (_core_io_lsu_dis_uops_1_bits_prs2),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_prs3                (_core_io_lsu_dis_uops_1_bits_prs3),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_prs1_busy           (_core_io_lsu_dis_uops_1_bits_prs1_busy),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_prs2_busy           (_core_io_lsu_dis_uops_1_bits_prs2_busy),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_prs3_busy           (_core_io_lsu_dis_uops_1_bits_prs3_busy),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_stale_pdst          (_core_io_lsu_dis_uops_1_bits_stale_pdst),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_exception           (_core_io_lsu_dis_uops_1_bits_exception),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_exc_cause           (_core_io_lsu_dis_uops_1_bits_exc_cause),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_bypassable          (_core_io_lsu_dis_uops_1_bits_bypassable),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_mem_cmd             (_core_io_lsu_dis_uops_1_bits_mem_cmd),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_mem_size            (_core_io_lsu_dis_uops_1_bits_mem_size),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_mem_signed          (_core_io_lsu_dis_uops_1_bits_mem_signed),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_fence            (_core_io_lsu_dis_uops_1_bits_is_fence),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_fencei           (_core_io_lsu_dis_uops_1_bits_is_fencei),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_amo              (_core_io_lsu_dis_uops_1_bits_is_amo),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_uses_ldq            (_core_io_lsu_dis_uops_1_bits_uses_ldq),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_uses_stq            (_core_io_lsu_dis_uops_1_bits_uses_stq),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_sys_pc2epc       (_core_io_lsu_dis_uops_1_bits_is_sys_pc2epc),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_is_unique           (_core_io_lsu_dis_uops_1_bits_is_unique),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_flush_on_commit     (_core_io_lsu_dis_uops_1_bits_flush_on_commit),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ldst_is_rs1         (_core_io_lsu_dis_uops_1_bits_ldst_is_rs1),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ldst                (_core_io_lsu_dis_uops_1_bits_ldst),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_lrs1                (_core_io_lsu_dis_uops_1_bits_lrs1),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_lrs2                (_core_io_lsu_dis_uops_1_bits_lrs2),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_lrs3                (_core_io_lsu_dis_uops_1_bits_lrs3),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_ldst_val            (_core_io_lsu_dis_uops_1_bits_ldst_val),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_dst_rtype           (_core_io_lsu_dis_uops_1_bits_dst_rtype),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_lrs1_rtype          (_core_io_lsu_dis_uops_1_bits_lrs1_rtype),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_lrs2_rtype          (_core_io_lsu_dis_uops_1_bits_lrs2_rtype),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_frs3_en             (_core_io_lsu_dis_uops_1_bits_frs3_en),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_fp_val              (_core_io_lsu_dis_uops_1_bits_fp_val),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_fp_single           (_core_io_lsu_dis_uops_1_bits_fp_single),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_xcpt_pf_if          (_core_io_lsu_dis_uops_1_bits_xcpt_pf_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_xcpt_ae_if          (_core_io_lsu_dis_uops_1_bits_xcpt_ae_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_xcpt_ma_if          (_core_io_lsu_dis_uops_1_bits_xcpt_ma_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_bp_debug_if         (_core_io_lsu_dis_uops_1_bits_bp_debug_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_bp_xcpt_if          (_core_io_lsu_dis_uops_1_bits_bp_xcpt_if),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_debug_fsrc          (_core_io_lsu_dis_uops_1_bits_debug_fsrc),	// @[tile.scala:157:20]
    .io_core_dis_uops_1_bits_debug_tsrc          (_core_io_lsu_dis_uops_1_bits_debug_tsrc),	// @[tile.scala:157:20]
    .io_core_fp_stdata_valid                     (_core_io_lsu_fp_stdata_valid),	// @[tile.scala:157:20]
    .io_core_fp_stdata_bits_uop_br_mask          (_core_io_lsu_fp_stdata_bits_uop_br_mask),	// @[tile.scala:157:20]
    .io_core_fp_stdata_bits_uop_rob_idx          (_core_io_lsu_fp_stdata_bits_uop_rob_idx),	// @[tile.scala:157:20]
    .io_core_fp_stdata_bits_uop_stq_idx          (_core_io_lsu_fp_stdata_bits_uop_stq_idx),	// @[tile.scala:157:20]
    .io_core_fp_stdata_bits_data                 (_core_io_lsu_fp_stdata_bits_data),	// @[tile.scala:157:20]
    .io_core_commit_valids_0                     (_core_io_lsu_commit_valids_0),	// @[tile.scala:157:20]
    .io_core_commit_valids_1                     (_core_io_lsu_commit_valids_1),	// @[tile.scala:157:20]
    .io_core_commit_uops_0_uses_ldq              (_core_io_lsu_commit_uops_0_uses_ldq),	// @[tile.scala:157:20]
    .io_core_commit_uops_0_uses_stq              (_core_io_lsu_commit_uops_0_uses_stq),	// @[tile.scala:157:20]
    .io_core_commit_uops_1_uses_ldq              (_core_io_lsu_commit_uops_1_uses_ldq),	// @[tile.scala:157:20]
    .io_core_commit_uops_1_uses_stq              (_core_io_lsu_commit_uops_1_uses_stq),	// @[tile.scala:157:20]
    .io_core_commit_load_at_rob_head             (_core_io_lsu_commit_load_at_rob_head),	// @[tile.scala:157:20]
    .io_core_fence_dmem                          (_core_io_lsu_fence_dmem),	// @[tile.scala:157:20]
    .io_core_brupdate_b1_resolve_mask            (_core_io_lsu_brupdate_b1_resolve_mask),	// @[tile.scala:157:20]
    .io_core_brupdate_b1_mispredict_mask         (_core_io_lsu_brupdate_b1_mispredict_mask),	// @[tile.scala:157:20]
    .io_core_brupdate_b2_uop_ldq_idx             (_core_io_lsu_brupdate_b2_uop_ldq_idx),	// @[tile.scala:157:20]
    .io_core_brupdate_b2_uop_stq_idx             (_core_io_lsu_brupdate_b2_uop_stq_idx),	// @[tile.scala:157:20]
    .io_core_brupdate_b2_mispredict              (_core_io_lsu_brupdate_b2_mispredict),	// @[tile.scala:157:20]
    .io_core_rob_head_idx                        (_core_io_lsu_rob_head_idx),	// @[tile.scala:157:20]
    .io_core_exception                           (_core_io_lsu_exception),	// @[tile.scala:157:20]
    .io_dmem_req_ready                           (_dcache_io_lsu_req_ready),	// @[tile.scala:130:54]
    .io_dmem_resp_0_valid                        (_dcache_io_lsu_resp_0_valid),	// @[tile.scala:130:54]
    .io_dmem_resp_0_bits_uop_ldq_idx             (_dcache_io_lsu_resp_0_bits_uop_ldq_idx),	// @[tile.scala:130:54]
    .io_dmem_resp_0_bits_uop_stq_idx             (_dcache_io_lsu_resp_0_bits_uop_stq_idx),	// @[tile.scala:130:54]
    .io_dmem_resp_0_bits_uop_is_amo              (_dcache_io_lsu_resp_0_bits_uop_is_amo),	// @[tile.scala:130:54]
    .io_dmem_resp_0_bits_uop_uses_ldq            (_dcache_io_lsu_resp_0_bits_uop_uses_ldq),	// @[tile.scala:130:54]
    .io_dmem_resp_0_bits_uop_uses_stq            (_dcache_io_lsu_resp_0_bits_uop_uses_stq),	// @[tile.scala:130:54]
    .io_dmem_resp_0_bits_data                    (_dcache_io_lsu_resp_0_bits_data),	// @[tile.scala:130:54]
    .io_dmem_resp_0_bits_is_hella                (_dcache_io_lsu_resp_0_bits_is_hella),	// @[tile.scala:130:54]
    .io_dmem_nack_0_valid                        (_dcache_io_lsu_nack_0_valid),	// @[tile.scala:130:54]
    .io_dmem_nack_0_bits_uop_ldq_idx             (_dcache_io_lsu_nack_0_bits_uop_ldq_idx),	// @[tile.scala:130:54]
    .io_dmem_nack_0_bits_uop_stq_idx             (_dcache_io_lsu_nack_0_bits_uop_stq_idx),	// @[tile.scala:130:54]
    .io_dmem_nack_0_bits_uop_uses_ldq            (_dcache_io_lsu_nack_0_bits_uop_uses_ldq),	// @[tile.scala:130:54]
    .io_dmem_nack_0_bits_uop_uses_stq            (_dcache_io_lsu_nack_0_bits_uop_uses_stq),	// @[tile.scala:130:54]
    .io_dmem_nack_0_bits_is_hella                (_dcache_io_lsu_nack_0_bits_is_hella),	// @[tile.scala:130:54]
    .io_dmem_release_valid                       (_dcache_io_lsu_release_valid),	// @[tile.scala:130:54]
    .io_dmem_release_bits_address                (_dcache_io_lsu_release_bits_address),	// @[tile.scala:130:54]
    .io_dmem_ordered                             (_dcache_io_lsu_ordered),	// @[tile.scala:130:54]
    .io_dmem_perf_acquire                        (_dcache_io_lsu_perf_acquire),	// @[tile.scala:130:54]
    .io_dmem_perf_release                        (_dcache_io_lsu_perf_release),	// @[tile.scala:130:54]
    .io_hellacache_req_valid                     (_hellaCacheArb_io_mem_req_valid),	// @[tile.scala:234:29]
    .io_hellacache_req_bits_addr                 (_hellaCacheArb_io_mem_req_bits_addr),	// @[tile.scala:234:29]
    .io_hellacache_s1_kill                       (_hellaCacheArb_io_mem_s1_kill),	// @[tile.scala:234:29]
    .io_ptw_req_valid                            (_lsu_io_ptw_req_valid),
    .io_ptw_req_bits_valid                       (_lsu_io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr                   (_lsu_io_ptw_req_bits_bits_addr),
    .io_core_exe_0_iresp_valid                   (_lsu_io_core_exe_0_iresp_valid),
    .io_core_exe_0_iresp_bits_uop_rob_idx        (_lsu_io_core_exe_0_iresp_bits_uop_rob_idx),
    .io_core_exe_0_iresp_bits_uop_pdst           (_lsu_io_core_exe_0_iresp_bits_uop_pdst),
    .io_core_exe_0_iresp_bits_uop_is_amo         (_lsu_io_core_exe_0_iresp_bits_uop_is_amo),
    .io_core_exe_0_iresp_bits_uop_uses_stq       (_lsu_io_core_exe_0_iresp_bits_uop_uses_stq),
    .io_core_exe_0_iresp_bits_uop_dst_rtype      (_lsu_io_core_exe_0_iresp_bits_uop_dst_rtype),
    .io_core_exe_0_iresp_bits_data               (_lsu_io_core_exe_0_iresp_bits_data),
    .io_core_exe_0_fresp_valid                   (_lsu_io_core_exe_0_fresp_valid),
    .io_core_exe_0_fresp_bits_uop_uopc           (_lsu_io_core_exe_0_fresp_bits_uop_uopc),
    .io_core_exe_0_fresp_bits_uop_br_mask        (_lsu_io_core_exe_0_fresp_bits_uop_br_mask),
    .io_core_exe_0_fresp_bits_uop_rob_idx        (_lsu_io_core_exe_0_fresp_bits_uop_rob_idx),
    .io_core_exe_0_fresp_bits_uop_stq_idx        (_lsu_io_core_exe_0_fresp_bits_uop_stq_idx),
    .io_core_exe_0_fresp_bits_uop_pdst           (_lsu_io_core_exe_0_fresp_bits_uop_pdst),
    .io_core_exe_0_fresp_bits_uop_mem_size       (_lsu_io_core_exe_0_fresp_bits_uop_mem_size),
    .io_core_exe_0_fresp_bits_uop_is_amo         (_lsu_io_core_exe_0_fresp_bits_uop_is_amo),
    .io_core_exe_0_fresp_bits_uop_uses_stq       (_lsu_io_core_exe_0_fresp_bits_uop_uses_stq),
    .io_core_exe_0_fresp_bits_uop_dst_rtype      (_lsu_io_core_exe_0_fresp_bits_uop_dst_rtype),
    .io_core_exe_0_fresp_bits_uop_fp_val         (_lsu_io_core_exe_0_fresp_bits_uop_fp_val),
    .io_core_exe_0_fresp_bits_data               (_lsu_io_core_exe_0_fresp_bits_data),
    .io_core_dis_ldq_idx_0                       (_lsu_io_core_dis_ldq_idx_0),
    .io_core_dis_ldq_idx_1                       (_lsu_io_core_dis_ldq_idx_1),
    .io_core_dis_stq_idx_0                       (_lsu_io_core_dis_stq_idx_0),
    .io_core_dis_stq_idx_1                       (_lsu_io_core_dis_stq_idx_1),
    .io_core_ldq_full_0                          (_lsu_io_core_ldq_full_0),
    .io_core_ldq_full_1                          (_lsu_io_core_ldq_full_1),
    .io_core_stq_full_0                          (_lsu_io_core_stq_full_0),
    .io_core_stq_full_1                          (_lsu_io_core_stq_full_1),
    .io_core_fp_stdata_ready                     (_lsu_io_core_fp_stdata_ready),
    .io_core_clr_bsy_0_valid                     (_lsu_io_core_clr_bsy_0_valid),
    .io_core_clr_bsy_0_bits                      (_lsu_io_core_clr_bsy_0_bits),
    .io_core_clr_bsy_1_valid                     (_lsu_io_core_clr_bsy_1_valid),
    .io_core_clr_bsy_1_bits                      (_lsu_io_core_clr_bsy_1_bits),
    .io_core_spec_ld_wakeup_0_valid              (_lsu_io_core_spec_ld_wakeup_0_valid),
    .io_core_spec_ld_wakeup_0_bits               (_lsu_io_core_spec_ld_wakeup_0_bits),
    .io_core_ld_miss                             (_lsu_io_core_ld_miss),
    .io_core_fencei_rdy                          (_lsu_io_core_fencei_rdy),
    .io_core_lxcpt_valid                         (_lsu_io_core_lxcpt_valid),
    .io_core_lxcpt_bits_uop_br_mask              (_lsu_io_core_lxcpt_bits_uop_br_mask),
    .io_core_lxcpt_bits_uop_rob_idx              (_lsu_io_core_lxcpt_bits_uop_rob_idx),
    .io_core_lxcpt_bits_cause                    (_lsu_io_core_lxcpt_bits_cause),
    .io_core_lxcpt_bits_badvaddr                 (_lsu_io_core_lxcpt_bits_badvaddr),
    .io_core_perf_acquire                        (_lsu_io_core_perf_acquire),
    .io_core_perf_release                        (_lsu_io_core_perf_release),
    .io_core_perf_tlbMiss                        (_lsu_io_core_perf_tlbMiss),
    .io_dmem_req_valid                           (_lsu_io_dmem_req_valid),
    .io_dmem_req_bits_0_valid                    (_lsu_io_dmem_req_bits_0_valid),
    .io_dmem_req_bits_0_bits_uop_uopc            (_lsu_io_dmem_req_bits_0_bits_uop_uopc),
    .io_dmem_req_bits_0_bits_uop_inst            (_lsu_io_dmem_req_bits_0_bits_uop_inst),
    .io_dmem_req_bits_0_bits_uop_debug_inst      (_lsu_io_dmem_req_bits_0_bits_uop_debug_inst),
    .io_dmem_req_bits_0_bits_uop_is_rvc          (_lsu_io_dmem_req_bits_0_bits_uop_is_rvc),
    .io_dmem_req_bits_0_bits_uop_debug_pc        (_lsu_io_dmem_req_bits_0_bits_uop_debug_pc),
    .io_dmem_req_bits_0_bits_uop_iq_type         (_lsu_io_dmem_req_bits_0_bits_uop_iq_type),
    .io_dmem_req_bits_0_bits_uop_fu_code         (_lsu_io_dmem_req_bits_0_bits_uop_fu_code),
    .io_dmem_req_bits_0_bits_uop_ctrl_br_type    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_br_type),
    .io_dmem_req_bits_0_bits_uop_ctrl_op1_sel    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_op1_sel),
    .io_dmem_req_bits_0_bits_uop_ctrl_op2_sel    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_op2_sel),
    .io_dmem_req_bits_0_bits_uop_ctrl_imm_sel    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_imm_sel),
    .io_dmem_req_bits_0_bits_uop_ctrl_op_fcn     (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_op_fcn),
    .io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw     (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw),
    .io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd),
    .io_dmem_req_bits_0_bits_uop_ctrl_is_load    (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_is_load),
    .io_dmem_req_bits_0_bits_uop_ctrl_is_sta     (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_is_sta),
    .io_dmem_req_bits_0_bits_uop_ctrl_is_std     (_lsu_io_dmem_req_bits_0_bits_uop_ctrl_is_std),
    .io_dmem_req_bits_0_bits_uop_iw_state        (_lsu_io_dmem_req_bits_0_bits_uop_iw_state),
    .io_dmem_req_bits_0_bits_uop_iw_p1_poisoned  (_lsu_io_dmem_req_bits_0_bits_uop_iw_p1_poisoned),
    .io_dmem_req_bits_0_bits_uop_iw_p2_poisoned  (_lsu_io_dmem_req_bits_0_bits_uop_iw_p2_poisoned),
    .io_dmem_req_bits_0_bits_uop_is_br           (_lsu_io_dmem_req_bits_0_bits_uop_is_br),
    .io_dmem_req_bits_0_bits_uop_is_jalr         (_lsu_io_dmem_req_bits_0_bits_uop_is_jalr),
    .io_dmem_req_bits_0_bits_uop_is_jal          (_lsu_io_dmem_req_bits_0_bits_uop_is_jal),
    .io_dmem_req_bits_0_bits_uop_is_sfb          (_lsu_io_dmem_req_bits_0_bits_uop_is_sfb),
    .io_dmem_req_bits_0_bits_uop_br_mask         (_lsu_io_dmem_req_bits_0_bits_uop_br_mask),
    .io_dmem_req_bits_0_bits_uop_br_tag          (_lsu_io_dmem_req_bits_0_bits_uop_br_tag),
    .io_dmem_req_bits_0_bits_uop_ftq_idx         (_lsu_io_dmem_req_bits_0_bits_uop_ftq_idx),
    .io_dmem_req_bits_0_bits_uop_edge_inst       (_lsu_io_dmem_req_bits_0_bits_uop_edge_inst),
    .io_dmem_req_bits_0_bits_uop_pc_lob          (_lsu_io_dmem_req_bits_0_bits_uop_pc_lob),
    .io_dmem_req_bits_0_bits_uop_taken           (_lsu_io_dmem_req_bits_0_bits_uop_taken),
    .io_dmem_req_bits_0_bits_uop_imm_packed      (_lsu_io_dmem_req_bits_0_bits_uop_imm_packed),
    .io_dmem_req_bits_0_bits_uop_csr_addr        (_lsu_io_dmem_req_bits_0_bits_uop_csr_addr),
    .io_dmem_req_bits_0_bits_uop_rob_idx         (_lsu_io_dmem_req_bits_0_bits_uop_rob_idx),
    .io_dmem_req_bits_0_bits_uop_ldq_idx         (_lsu_io_dmem_req_bits_0_bits_uop_ldq_idx),
    .io_dmem_req_bits_0_bits_uop_stq_idx         (_lsu_io_dmem_req_bits_0_bits_uop_stq_idx),
    .io_dmem_req_bits_0_bits_uop_rxq_idx         (_lsu_io_dmem_req_bits_0_bits_uop_rxq_idx),
    .io_dmem_req_bits_0_bits_uop_pdst            (_lsu_io_dmem_req_bits_0_bits_uop_pdst),
    .io_dmem_req_bits_0_bits_uop_prs1            (_lsu_io_dmem_req_bits_0_bits_uop_prs1),
    .io_dmem_req_bits_0_bits_uop_prs2            (_lsu_io_dmem_req_bits_0_bits_uop_prs2),
    .io_dmem_req_bits_0_bits_uop_prs3            (_lsu_io_dmem_req_bits_0_bits_uop_prs3),
    .io_dmem_req_bits_0_bits_uop_ppred           (_lsu_io_dmem_req_bits_0_bits_uop_ppred),
    .io_dmem_req_bits_0_bits_uop_prs1_busy       (_lsu_io_dmem_req_bits_0_bits_uop_prs1_busy),
    .io_dmem_req_bits_0_bits_uop_prs2_busy       (_lsu_io_dmem_req_bits_0_bits_uop_prs2_busy),
    .io_dmem_req_bits_0_bits_uop_prs3_busy       (_lsu_io_dmem_req_bits_0_bits_uop_prs3_busy),
    .io_dmem_req_bits_0_bits_uop_ppred_busy      (_lsu_io_dmem_req_bits_0_bits_uop_ppred_busy),
    .io_dmem_req_bits_0_bits_uop_stale_pdst      (_lsu_io_dmem_req_bits_0_bits_uop_stale_pdst),
    .io_dmem_req_bits_0_bits_uop_exception       (_lsu_io_dmem_req_bits_0_bits_uop_exception),
    .io_dmem_req_bits_0_bits_uop_exc_cause       (_lsu_io_dmem_req_bits_0_bits_uop_exc_cause),
    .io_dmem_req_bits_0_bits_uop_bypassable      (_lsu_io_dmem_req_bits_0_bits_uop_bypassable),
    .io_dmem_req_bits_0_bits_uop_mem_cmd         (_lsu_io_dmem_req_bits_0_bits_uop_mem_cmd),
    .io_dmem_req_bits_0_bits_uop_mem_size        (_lsu_io_dmem_req_bits_0_bits_uop_mem_size),
    .io_dmem_req_bits_0_bits_uop_mem_signed      (_lsu_io_dmem_req_bits_0_bits_uop_mem_signed),
    .io_dmem_req_bits_0_bits_uop_is_fence        (_lsu_io_dmem_req_bits_0_bits_uop_is_fence),
    .io_dmem_req_bits_0_bits_uop_is_fencei       (_lsu_io_dmem_req_bits_0_bits_uop_is_fencei),
    .io_dmem_req_bits_0_bits_uop_is_amo          (_lsu_io_dmem_req_bits_0_bits_uop_is_amo),
    .io_dmem_req_bits_0_bits_uop_uses_ldq        (_lsu_io_dmem_req_bits_0_bits_uop_uses_ldq),
    .io_dmem_req_bits_0_bits_uop_uses_stq        (_lsu_io_dmem_req_bits_0_bits_uop_uses_stq),
    .io_dmem_req_bits_0_bits_uop_is_sys_pc2epc   (_lsu_io_dmem_req_bits_0_bits_uop_is_sys_pc2epc),
    .io_dmem_req_bits_0_bits_uop_is_unique       (_lsu_io_dmem_req_bits_0_bits_uop_is_unique),
    .io_dmem_req_bits_0_bits_uop_flush_on_commit (_lsu_io_dmem_req_bits_0_bits_uop_flush_on_commit),
    .io_dmem_req_bits_0_bits_uop_ldst_is_rs1     (_lsu_io_dmem_req_bits_0_bits_uop_ldst_is_rs1),
    .io_dmem_req_bits_0_bits_uop_ldst            (_lsu_io_dmem_req_bits_0_bits_uop_ldst),
    .io_dmem_req_bits_0_bits_uop_lrs1            (_lsu_io_dmem_req_bits_0_bits_uop_lrs1),
    .io_dmem_req_bits_0_bits_uop_lrs2            (_lsu_io_dmem_req_bits_0_bits_uop_lrs2),
    .io_dmem_req_bits_0_bits_uop_lrs3            (_lsu_io_dmem_req_bits_0_bits_uop_lrs3),
    .io_dmem_req_bits_0_bits_uop_ldst_val        (_lsu_io_dmem_req_bits_0_bits_uop_ldst_val),
    .io_dmem_req_bits_0_bits_uop_dst_rtype       (_lsu_io_dmem_req_bits_0_bits_uop_dst_rtype),
    .io_dmem_req_bits_0_bits_uop_lrs1_rtype      (_lsu_io_dmem_req_bits_0_bits_uop_lrs1_rtype),
    .io_dmem_req_bits_0_bits_uop_lrs2_rtype      (_lsu_io_dmem_req_bits_0_bits_uop_lrs2_rtype),
    .io_dmem_req_bits_0_bits_uop_frs3_en         (_lsu_io_dmem_req_bits_0_bits_uop_frs3_en),
    .io_dmem_req_bits_0_bits_uop_fp_val          (_lsu_io_dmem_req_bits_0_bits_uop_fp_val),
    .io_dmem_req_bits_0_bits_uop_fp_single       (_lsu_io_dmem_req_bits_0_bits_uop_fp_single),
    .io_dmem_req_bits_0_bits_uop_xcpt_pf_if      (_lsu_io_dmem_req_bits_0_bits_uop_xcpt_pf_if),
    .io_dmem_req_bits_0_bits_uop_xcpt_ae_if      (_lsu_io_dmem_req_bits_0_bits_uop_xcpt_ae_if),
    .io_dmem_req_bits_0_bits_uop_xcpt_ma_if      (_lsu_io_dmem_req_bits_0_bits_uop_xcpt_ma_if),
    .io_dmem_req_bits_0_bits_uop_bp_debug_if     (_lsu_io_dmem_req_bits_0_bits_uop_bp_debug_if),
    .io_dmem_req_bits_0_bits_uop_bp_xcpt_if      (_lsu_io_dmem_req_bits_0_bits_uop_bp_xcpt_if),
    .io_dmem_req_bits_0_bits_uop_debug_fsrc      (_lsu_io_dmem_req_bits_0_bits_uop_debug_fsrc),
    .io_dmem_req_bits_0_bits_uop_debug_tsrc      (_lsu_io_dmem_req_bits_0_bits_uop_debug_tsrc),
    .io_dmem_req_bits_0_bits_addr                (_lsu_io_dmem_req_bits_0_bits_addr),
    .io_dmem_req_bits_0_bits_data                (_lsu_io_dmem_req_bits_0_bits_data),
    .io_dmem_req_bits_0_bits_is_hella            (_lsu_io_dmem_req_bits_0_bits_is_hella),
    .io_dmem_s1_kill_0                           (_lsu_io_dmem_s1_kill_0),
    .io_dmem_brupdate_b1_resolve_mask            (_lsu_io_dmem_brupdate_b1_resolve_mask),
    .io_dmem_brupdate_b1_mispredict_mask         (_lsu_io_dmem_brupdate_b1_mispredict_mask),
    .io_dmem_exception                           (_lsu_io_dmem_exception),
    .io_dmem_release_ready                       (_lsu_io_dmem_release_ready),
    .io_dmem_force_order                         (_lsu_io_dmem_force_order),
    .io_hellacache_req_ready                     (_lsu_io_hellacache_req_ready),
    .io_hellacache_s2_nack                       (_lsu_io_hellacache_s2_nack),
    .io_hellacache_resp_valid                    (_lsu_io_hellacache_resp_valid),
    .io_hellacache_resp_bits_data                (_lsu_io_hellacache_resp_bits_data),
    .io_hellacache_s2_xcpt_ae_ld                 (_lsu_io_hellacache_s2_xcpt_ae_ld)
  );
  PTW_boom ptw (	// @[tile.scala:228:20]
    .clock                                 (clock),
    .reset                                 (reset),
    .io_requestor_0_req_valid              (_lsu_io_ptw_req_valid),	// @[tile.scala:158:20]
    .io_requestor_0_req_bits_valid         (_lsu_io_ptw_req_bits_valid),	// @[tile.scala:158:20]
    .io_requestor_0_req_bits_bits_addr     (_lsu_io_ptw_req_bits_bits_addr),	// @[tile.scala:158:20]
    .io_requestor_1_req_valid              (_frontend_io_ptw_req_valid),	// @[tile.scala:136:28]
    .io_requestor_1_req_bits_bits_addr     (_frontend_io_ptw_req_bits_bits_addr),	// @[tile.scala:136:28]
    .io_requestor_1_req_bits_bits_need_gpa (_frontend_io_ptw_req_bits_bits_need_gpa),	// @[tile.scala:136:28]
    .io_requestor_1_req_bits_bits_vstage1  (_frontend_io_ptw_req_bits_bits_vstage1),	// @[tile.scala:136:28]
    .io_requestor_1_req_bits_bits_stage2   (_frontend_io_ptw_req_bits_bits_stage2),	// @[tile.scala:136:28]
    .io_mem_req_ready                      (_hellaCacheArb_io_requestor_0_req_ready),	// @[tile.scala:234:29]
    .io_mem_s2_nack                        (_hellaCacheArb_io_requestor_0_s2_nack),	// @[tile.scala:234:29]
    .io_mem_resp_valid                     (_hellaCacheArb_io_requestor_0_resp_valid),	// @[tile.scala:234:29]
    .io_mem_resp_bits_data                 (_hellaCacheArb_io_requestor_0_resp_bits_data),	// @[tile.scala:234:29]
    .io_mem_s2_xcpt_ae_ld                  (_hellaCacheArb_io_requestor_0_s2_xcpt_ae_ld),	// @[tile.scala:234:29]
    .io_dpath_ptbr_mode                    (_core_io_ptw_ptbr_mode),	// @[tile.scala:157:20]
    .io_dpath_ptbr_ppn                     (_core_io_ptw_ptbr_ppn),	// @[tile.scala:157:20]
    .io_dpath_sfence_valid                 (_core_io_ptw_sfence_valid),	// @[tile.scala:157:20]
    .io_dpath_sfence_bits_rs1              (_core_io_ptw_sfence_bits_rs1),	// @[tile.scala:157:20]
    .io_dpath_sfence_bits_rs2              (_core_io_ptw_sfence_bits_rs2),	// @[tile.scala:157:20]
    .io_dpath_sfence_bits_addr             (_core_io_ptw_sfence_bits_addr),	// @[tile.scala:157:20]
    .io_dpath_status_debug                 (_core_io_ptw_status_debug),	// @[tile.scala:157:20]
    .io_dpath_status_dprv                  (_core_io_ptw_status_dprv),	// @[tile.scala:157:20]
    .io_dpath_status_prv                   (_core_io_ptw_status_prv),	// @[tile.scala:157:20]
    .io_dpath_status_mxr                   (_core_io_ptw_status_mxr),	// @[tile.scala:157:20]
    .io_dpath_status_sum                   (_core_io_ptw_status_sum),	// @[tile.scala:157:20]
    .io_dpath_pmp_0_cfg_l                  (_core_io_ptw_pmp_0_cfg_l),	// @[tile.scala:157:20]
    .io_dpath_pmp_0_cfg_a                  (_core_io_ptw_pmp_0_cfg_a),	// @[tile.scala:157:20]
    .io_dpath_pmp_0_cfg_x                  (_core_io_ptw_pmp_0_cfg_x),	// @[tile.scala:157:20]
    .io_dpath_pmp_0_cfg_w                  (_core_io_ptw_pmp_0_cfg_w),	// @[tile.scala:157:20]
    .io_dpath_pmp_0_cfg_r                  (_core_io_ptw_pmp_0_cfg_r),	// @[tile.scala:157:20]
    .io_dpath_pmp_0_addr                   (_core_io_ptw_pmp_0_addr),	// @[tile.scala:157:20]
    .io_dpath_pmp_0_mask                   (_core_io_ptw_pmp_0_mask),	// @[tile.scala:157:20]
    .io_dpath_pmp_1_cfg_l                  (_core_io_ptw_pmp_1_cfg_l),	// @[tile.scala:157:20]
    .io_dpath_pmp_1_cfg_a                  (_core_io_ptw_pmp_1_cfg_a),	// @[tile.scala:157:20]
    .io_dpath_pmp_1_cfg_x                  (_core_io_ptw_pmp_1_cfg_x),	// @[tile.scala:157:20]
    .io_dpath_pmp_1_cfg_w                  (_core_io_ptw_pmp_1_cfg_w),	// @[tile.scala:157:20]
    .io_dpath_pmp_1_cfg_r                  (_core_io_ptw_pmp_1_cfg_r),	// @[tile.scala:157:20]
    .io_dpath_pmp_1_addr                   (_core_io_ptw_pmp_1_addr),	// @[tile.scala:157:20]
    .io_dpath_pmp_1_mask                   (_core_io_ptw_pmp_1_mask),	// @[tile.scala:157:20]
    .io_dpath_pmp_2_cfg_l                  (_core_io_ptw_pmp_2_cfg_l),	// @[tile.scala:157:20]
    .io_dpath_pmp_2_cfg_a                  (_core_io_ptw_pmp_2_cfg_a),	// @[tile.scala:157:20]
    .io_dpath_pmp_2_cfg_x                  (_core_io_ptw_pmp_2_cfg_x),	// @[tile.scala:157:20]
    .io_dpath_pmp_2_cfg_w                  (_core_io_ptw_pmp_2_cfg_w),	// @[tile.scala:157:20]
    .io_dpath_pmp_2_cfg_r                  (_core_io_ptw_pmp_2_cfg_r),	// @[tile.scala:157:20]
    .io_dpath_pmp_2_addr                   (_core_io_ptw_pmp_2_addr),	// @[tile.scala:157:20]
    .io_dpath_pmp_2_mask                   (_core_io_ptw_pmp_2_mask),	// @[tile.scala:157:20]
    .io_dpath_pmp_3_cfg_l                  (_core_io_ptw_pmp_3_cfg_l),	// @[tile.scala:157:20]
    .io_dpath_pmp_3_cfg_a                  (_core_io_ptw_pmp_3_cfg_a),	// @[tile.scala:157:20]
    .io_dpath_pmp_3_cfg_x                  (_core_io_ptw_pmp_3_cfg_x),	// @[tile.scala:157:20]
    .io_dpath_pmp_3_cfg_w                  (_core_io_ptw_pmp_3_cfg_w),	// @[tile.scala:157:20]
    .io_dpath_pmp_3_cfg_r                  (_core_io_ptw_pmp_3_cfg_r),	// @[tile.scala:157:20]
    .io_dpath_pmp_3_addr                   (_core_io_ptw_pmp_3_addr),	// @[tile.scala:157:20]
    .io_dpath_pmp_3_mask                   (_core_io_ptw_pmp_3_mask),	// @[tile.scala:157:20]
    .io_dpath_pmp_4_cfg_l                  (_core_io_ptw_pmp_4_cfg_l),	// @[tile.scala:157:20]
    .io_dpath_pmp_4_cfg_a                  (_core_io_ptw_pmp_4_cfg_a),	// @[tile.scala:157:20]
    .io_dpath_pmp_4_cfg_x                  (_core_io_ptw_pmp_4_cfg_x),	// @[tile.scala:157:20]
    .io_dpath_pmp_4_cfg_w                  (_core_io_ptw_pmp_4_cfg_w),	// @[tile.scala:157:20]
    .io_dpath_pmp_4_cfg_r                  (_core_io_ptw_pmp_4_cfg_r),	// @[tile.scala:157:20]
    .io_dpath_pmp_4_addr                   (_core_io_ptw_pmp_4_addr),	// @[tile.scala:157:20]
    .io_dpath_pmp_4_mask                   (_core_io_ptw_pmp_4_mask),	// @[tile.scala:157:20]
    .io_dpath_pmp_5_cfg_l                  (_core_io_ptw_pmp_5_cfg_l),	// @[tile.scala:157:20]
    .io_dpath_pmp_5_cfg_a                  (_core_io_ptw_pmp_5_cfg_a),	// @[tile.scala:157:20]
    .io_dpath_pmp_5_cfg_x                  (_core_io_ptw_pmp_5_cfg_x),	// @[tile.scala:157:20]
    .io_dpath_pmp_5_cfg_w                  (_core_io_ptw_pmp_5_cfg_w),	// @[tile.scala:157:20]
    .io_dpath_pmp_5_cfg_r                  (_core_io_ptw_pmp_5_cfg_r),	// @[tile.scala:157:20]
    .io_dpath_pmp_5_addr                   (_core_io_ptw_pmp_5_addr),	// @[tile.scala:157:20]
    .io_dpath_pmp_5_mask                   (_core_io_ptw_pmp_5_mask),	// @[tile.scala:157:20]
    .io_dpath_pmp_6_cfg_l                  (_core_io_ptw_pmp_6_cfg_l),	// @[tile.scala:157:20]
    .io_dpath_pmp_6_cfg_a                  (_core_io_ptw_pmp_6_cfg_a),	// @[tile.scala:157:20]
    .io_dpath_pmp_6_cfg_x                  (_core_io_ptw_pmp_6_cfg_x),	// @[tile.scala:157:20]
    .io_dpath_pmp_6_cfg_w                  (_core_io_ptw_pmp_6_cfg_w),	// @[tile.scala:157:20]
    .io_dpath_pmp_6_cfg_r                  (_core_io_ptw_pmp_6_cfg_r),	// @[tile.scala:157:20]
    .io_dpath_pmp_6_addr                   (_core_io_ptw_pmp_6_addr),	// @[tile.scala:157:20]
    .io_dpath_pmp_6_mask                   (_core_io_ptw_pmp_6_mask),	// @[tile.scala:157:20]
    .io_dpath_pmp_7_cfg_l                  (_core_io_ptw_pmp_7_cfg_l),	// @[tile.scala:157:20]
    .io_dpath_pmp_7_cfg_a                  (_core_io_ptw_pmp_7_cfg_a),	// @[tile.scala:157:20]
    .io_dpath_pmp_7_cfg_x                  (_core_io_ptw_pmp_7_cfg_x),	// @[tile.scala:157:20]
    .io_dpath_pmp_7_cfg_w                  (_core_io_ptw_pmp_7_cfg_w),	// @[tile.scala:157:20]
    .io_dpath_pmp_7_cfg_r                  (_core_io_ptw_pmp_7_cfg_r),	// @[tile.scala:157:20]
    .io_dpath_pmp_7_addr                   (_core_io_ptw_pmp_7_addr),	// @[tile.scala:157:20]
    .io_dpath_pmp_7_mask                   (_core_io_ptw_pmp_7_mask),	// @[tile.scala:157:20]
    .io_requestor_0_req_ready              (_ptw_io_requestor_0_req_ready),
    .io_requestor_0_resp_valid             (_ptw_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_ae_final     (_ptw_io_requestor_0_resp_bits_ae_final),
    .io_requestor_0_resp_bits_pte_ppn      (_ptw_io_requestor_0_resp_bits_pte_ppn),
    .io_requestor_0_resp_bits_pte_d        (_ptw_io_requestor_0_resp_bits_pte_d),
    .io_requestor_0_resp_bits_pte_a        (_ptw_io_requestor_0_resp_bits_pte_a),
    .io_requestor_0_resp_bits_pte_g        (_ptw_io_requestor_0_resp_bits_pte_g),
    .io_requestor_0_resp_bits_pte_u        (_ptw_io_requestor_0_resp_bits_pte_u),
    .io_requestor_0_resp_bits_pte_x        (_ptw_io_requestor_0_resp_bits_pte_x),
    .io_requestor_0_resp_bits_pte_w        (_ptw_io_requestor_0_resp_bits_pte_w),
    .io_requestor_0_resp_bits_pte_r        (_ptw_io_requestor_0_resp_bits_pte_r),
    .io_requestor_0_resp_bits_pte_v        (_ptw_io_requestor_0_resp_bits_pte_v),
    .io_requestor_0_resp_bits_level        (_ptw_io_requestor_0_resp_bits_level),
    .io_requestor_0_resp_bits_homogeneous  (_ptw_io_requestor_0_resp_bits_homogeneous),
    .io_requestor_0_ptbr_mode              (_ptw_io_requestor_0_ptbr_mode),
    .io_requestor_0_status_dprv            (_ptw_io_requestor_0_status_dprv),
    .io_requestor_0_status_mxr             (_ptw_io_requestor_0_status_mxr),
    .io_requestor_0_status_sum             (_ptw_io_requestor_0_status_sum),
    .io_requestor_0_pmp_0_cfg_l            (_ptw_io_requestor_0_pmp_0_cfg_l),
    .io_requestor_0_pmp_0_cfg_a            (_ptw_io_requestor_0_pmp_0_cfg_a),
    .io_requestor_0_pmp_0_cfg_x            (_ptw_io_requestor_0_pmp_0_cfg_x),
    .io_requestor_0_pmp_0_cfg_w            (_ptw_io_requestor_0_pmp_0_cfg_w),
    .io_requestor_0_pmp_0_cfg_r            (_ptw_io_requestor_0_pmp_0_cfg_r),
    .io_requestor_0_pmp_0_addr             (_ptw_io_requestor_0_pmp_0_addr),
    .io_requestor_0_pmp_0_mask             (_ptw_io_requestor_0_pmp_0_mask),
    .io_requestor_0_pmp_1_cfg_l            (_ptw_io_requestor_0_pmp_1_cfg_l),
    .io_requestor_0_pmp_1_cfg_a            (_ptw_io_requestor_0_pmp_1_cfg_a),
    .io_requestor_0_pmp_1_cfg_x            (_ptw_io_requestor_0_pmp_1_cfg_x),
    .io_requestor_0_pmp_1_cfg_w            (_ptw_io_requestor_0_pmp_1_cfg_w),
    .io_requestor_0_pmp_1_cfg_r            (_ptw_io_requestor_0_pmp_1_cfg_r),
    .io_requestor_0_pmp_1_addr             (_ptw_io_requestor_0_pmp_1_addr),
    .io_requestor_0_pmp_1_mask             (_ptw_io_requestor_0_pmp_1_mask),
    .io_requestor_0_pmp_2_cfg_l            (_ptw_io_requestor_0_pmp_2_cfg_l),
    .io_requestor_0_pmp_2_cfg_a            (_ptw_io_requestor_0_pmp_2_cfg_a),
    .io_requestor_0_pmp_2_cfg_x            (_ptw_io_requestor_0_pmp_2_cfg_x),
    .io_requestor_0_pmp_2_cfg_w            (_ptw_io_requestor_0_pmp_2_cfg_w),
    .io_requestor_0_pmp_2_cfg_r            (_ptw_io_requestor_0_pmp_2_cfg_r),
    .io_requestor_0_pmp_2_addr             (_ptw_io_requestor_0_pmp_2_addr),
    .io_requestor_0_pmp_2_mask             (_ptw_io_requestor_0_pmp_2_mask),
    .io_requestor_0_pmp_3_cfg_l            (_ptw_io_requestor_0_pmp_3_cfg_l),
    .io_requestor_0_pmp_3_cfg_a            (_ptw_io_requestor_0_pmp_3_cfg_a),
    .io_requestor_0_pmp_3_cfg_x            (_ptw_io_requestor_0_pmp_3_cfg_x),
    .io_requestor_0_pmp_3_cfg_w            (_ptw_io_requestor_0_pmp_3_cfg_w),
    .io_requestor_0_pmp_3_cfg_r            (_ptw_io_requestor_0_pmp_3_cfg_r),
    .io_requestor_0_pmp_3_addr             (_ptw_io_requestor_0_pmp_3_addr),
    .io_requestor_0_pmp_3_mask             (_ptw_io_requestor_0_pmp_3_mask),
    .io_requestor_0_pmp_4_cfg_l            (_ptw_io_requestor_0_pmp_4_cfg_l),
    .io_requestor_0_pmp_4_cfg_a            (_ptw_io_requestor_0_pmp_4_cfg_a),
    .io_requestor_0_pmp_4_cfg_x            (_ptw_io_requestor_0_pmp_4_cfg_x),
    .io_requestor_0_pmp_4_cfg_w            (_ptw_io_requestor_0_pmp_4_cfg_w),
    .io_requestor_0_pmp_4_cfg_r            (_ptw_io_requestor_0_pmp_4_cfg_r),
    .io_requestor_0_pmp_4_addr             (_ptw_io_requestor_0_pmp_4_addr),
    .io_requestor_0_pmp_4_mask             (_ptw_io_requestor_0_pmp_4_mask),
    .io_requestor_0_pmp_5_cfg_l            (_ptw_io_requestor_0_pmp_5_cfg_l),
    .io_requestor_0_pmp_5_cfg_a            (_ptw_io_requestor_0_pmp_5_cfg_a),
    .io_requestor_0_pmp_5_cfg_x            (_ptw_io_requestor_0_pmp_5_cfg_x),
    .io_requestor_0_pmp_5_cfg_w            (_ptw_io_requestor_0_pmp_5_cfg_w),
    .io_requestor_0_pmp_5_cfg_r            (_ptw_io_requestor_0_pmp_5_cfg_r),
    .io_requestor_0_pmp_5_addr             (_ptw_io_requestor_0_pmp_5_addr),
    .io_requestor_0_pmp_5_mask             (_ptw_io_requestor_0_pmp_5_mask),
    .io_requestor_0_pmp_6_cfg_l            (_ptw_io_requestor_0_pmp_6_cfg_l),
    .io_requestor_0_pmp_6_cfg_a            (_ptw_io_requestor_0_pmp_6_cfg_a),
    .io_requestor_0_pmp_6_cfg_x            (_ptw_io_requestor_0_pmp_6_cfg_x),
    .io_requestor_0_pmp_6_cfg_w            (_ptw_io_requestor_0_pmp_6_cfg_w),
    .io_requestor_0_pmp_6_cfg_r            (_ptw_io_requestor_0_pmp_6_cfg_r),
    .io_requestor_0_pmp_6_addr             (_ptw_io_requestor_0_pmp_6_addr),
    .io_requestor_0_pmp_6_mask             (_ptw_io_requestor_0_pmp_6_mask),
    .io_requestor_0_pmp_7_cfg_l            (_ptw_io_requestor_0_pmp_7_cfg_l),
    .io_requestor_0_pmp_7_cfg_a            (_ptw_io_requestor_0_pmp_7_cfg_a),
    .io_requestor_0_pmp_7_cfg_x            (_ptw_io_requestor_0_pmp_7_cfg_x),
    .io_requestor_0_pmp_7_cfg_w            (_ptw_io_requestor_0_pmp_7_cfg_w),
    .io_requestor_0_pmp_7_cfg_r            (_ptw_io_requestor_0_pmp_7_cfg_r),
    .io_requestor_0_pmp_7_addr             (_ptw_io_requestor_0_pmp_7_addr),
    .io_requestor_0_pmp_7_mask             (_ptw_io_requestor_0_pmp_7_mask),
    .io_requestor_1_req_ready              (_ptw_io_requestor_1_req_ready),
    .io_requestor_1_resp_valid             (_ptw_io_requestor_1_resp_valid),
    .io_requestor_1_resp_bits_ae_ptw       (_ptw_io_requestor_1_resp_bits_ae_ptw),
    .io_requestor_1_resp_bits_ae_final     (_ptw_io_requestor_1_resp_bits_ae_final),
    .io_requestor_1_resp_bits_pf           (_ptw_io_requestor_1_resp_bits_pf),
    .io_requestor_1_resp_bits_gf           (_ptw_io_requestor_1_resp_bits_gf),
    .io_requestor_1_resp_bits_hr           (_ptw_io_requestor_1_resp_bits_hr),
    .io_requestor_1_resp_bits_hw           (_ptw_io_requestor_1_resp_bits_hw),
    .io_requestor_1_resp_bits_hx           (_ptw_io_requestor_1_resp_bits_hx),
    .io_requestor_1_resp_bits_pte_ppn      (_ptw_io_requestor_1_resp_bits_pte_ppn),
    .io_requestor_1_resp_bits_pte_d        (_ptw_io_requestor_1_resp_bits_pte_d),
    .io_requestor_1_resp_bits_pte_a        (_ptw_io_requestor_1_resp_bits_pte_a),
    .io_requestor_1_resp_bits_pte_g        (_ptw_io_requestor_1_resp_bits_pte_g),
    .io_requestor_1_resp_bits_pte_u        (_ptw_io_requestor_1_resp_bits_pte_u),
    .io_requestor_1_resp_bits_pte_x        (_ptw_io_requestor_1_resp_bits_pte_x),
    .io_requestor_1_resp_bits_pte_w        (_ptw_io_requestor_1_resp_bits_pte_w),
    .io_requestor_1_resp_bits_pte_r        (_ptw_io_requestor_1_resp_bits_pte_r),
    .io_requestor_1_resp_bits_pte_v        (_ptw_io_requestor_1_resp_bits_pte_v),
    .io_requestor_1_resp_bits_level        (_ptw_io_requestor_1_resp_bits_level),
    .io_requestor_1_resp_bits_homogeneous  (_ptw_io_requestor_1_resp_bits_homogeneous),
    .io_requestor_1_ptbr_mode              (_ptw_io_requestor_1_ptbr_mode),
    .io_requestor_1_status_debug           (_ptw_io_requestor_1_status_debug),
    .io_requestor_1_status_prv             (_ptw_io_requestor_1_status_prv),
    .io_requestor_1_pmp_0_cfg_l            (_ptw_io_requestor_1_pmp_0_cfg_l),
    .io_requestor_1_pmp_0_cfg_a            (_ptw_io_requestor_1_pmp_0_cfg_a),
    .io_requestor_1_pmp_0_cfg_x            (_ptw_io_requestor_1_pmp_0_cfg_x),
    .io_requestor_1_pmp_0_cfg_w            (_ptw_io_requestor_1_pmp_0_cfg_w),
    .io_requestor_1_pmp_0_cfg_r            (_ptw_io_requestor_1_pmp_0_cfg_r),
    .io_requestor_1_pmp_0_addr             (_ptw_io_requestor_1_pmp_0_addr),
    .io_requestor_1_pmp_0_mask             (_ptw_io_requestor_1_pmp_0_mask),
    .io_requestor_1_pmp_1_cfg_l            (_ptw_io_requestor_1_pmp_1_cfg_l),
    .io_requestor_1_pmp_1_cfg_a            (_ptw_io_requestor_1_pmp_1_cfg_a),
    .io_requestor_1_pmp_1_cfg_x            (_ptw_io_requestor_1_pmp_1_cfg_x),
    .io_requestor_1_pmp_1_cfg_w            (_ptw_io_requestor_1_pmp_1_cfg_w),
    .io_requestor_1_pmp_1_cfg_r            (_ptw_io_requestor_1_pmp_1_cfg_r),
    .io_requestor_1_pmp_1_addr             (_ptw_io_requestor_1_pmp_1_addr),
    .io_requestor_1_pmp_1_mask             (_ptw_io_requestor_1_pmp_1_mask),
    .io_requestor_1_pmp_2_cfg_l            (_ptw_io_requestor_1_pmp_2_cfg_l),
    .io_requestor_1_pmp_2_cfg_a            (_ptw_io_requestor_1_pmp_2_cfg_a),
    .io_requestor_1_pmp_2_cfg_x            (_ptw_io_requestor_1_pmp_2_cfg_x),
    .io_requestor_1_pmp_2_cfg_w            (_ptw_io_requestor_1_pmp_2_cfg_w),
    .io_requestor_1_pmp_2_cfg_r            (_ptw_io_requestor_1_pmp_2_cfg_r),
    .io_requestor_1_pmp_2_addr             (_ptw_io_requestor_1_pmp_2_addr),
    .io_requestor_1_pmp_2_mask             (_ptw_io_requestor_1_pmp_2_mask),
    .io_requestor_1_pmp_3_cfg_l            (_ptw_io_requestor_1_pmp_3_cfg_l),
    .io_requestor_1_pmp_3_cfg_a            (_ptw_io_requestor_1_pmp_3_cfg_a),
    .io_requestor_1_pmp_3_cfg_x            (_ptw_io_requestor_1_pmp_3_cfg_x),
    .io_requestor_1_pmp_3_cfg_w            (_ptw_io_requestor_1_pmp_3_cfg_w),
    .io_requestor_1_pmp_3_cfg_r            (_ptw_io_requestor_1_pmp_3_cfg_r),
    .io_requestor_1_pmp_3_addr             (_ptw_io_requestor_1_pmp_3_addr),
    .io_requestor_1_pmp_3_mask             (_ptw_io_requestor_1_pmp_3_mask),
    .io_requestor_1_pmp_4_cfg_l            (_ptw_io_requestor_1_pmp_4_cfg_l),
    .io_requestor_1_pmp_4_cfg_a            (_ptw_io_requestor_1_pmp_4_cfg_a),
    .io_requestor_1_pmp_4_cfg_x            (_ptw_io_requestor_1_pmp_4_cfg_x),
    .io_requestor_1_pmp_4_cfg_w            (_ptw_io_requestor_1_pmp_4_cfg_w),
    .io_requestor_1_pmp_4_cfg_r            (_ptw_io_requestor_1_pmp_4_cfg_r),
    .io_requestor_1_pmp_4_addr             (_ptw_io_requestor_1_pmp_4_addr),
    .io_requestor_1_pmp_4_mask             (_ptw_io_requestor_1_pmp_4_mask),
    .io_requestor_1_pmp_5_cfg_l            (_ptw_io_requestor_1_pmp_5_cfg_l),
    .io_requestor_1_pmp_5_cfg_a            (_ptw_io_requestor_1_pmp_5_cfg_a),
    .io_requestor_1_pmp_5_cfg_x            (_ptw_io_requestor_1_pmp_5_cfg_x),
    .io_requestor_1_pmp_5_cfg_w            (_ptw_io_requestor_1_pmp_5_cfg_w),
    .io_requestor_1_pmp_5_cfg_r            (_ptw_io_requestor_1_pmp_5_cfg_r),
    .io_requestor_1_pmp_5_addr             (_ptw_io_requestor_1_pmp_5_addr),
    .io_requestor_1_pmp_5_mask             (_ptw_io_requestor_1_pmp_5_mask),
    .io_requestor_1_pmp_6_cfg_l            (_ptw_io_requestor_1_pmp_6_cfg_l),
    .io_requestor_1_pmp_6_cfg_a            (_ptw_io_requestor_1_pmp_6_cfg_a),
    .io_requestor_1_pmp_6_cfg_x            (_ptw_io_requestor_1_pmp_6_cfg_x),
    .io_requestor_1_pmp_6_cfg_w            (_ptw_io_requestor_1_pmp_6_cfg_w),
    .io_requestor_1_pmp_6_cfg_r            (_ptw_io_requestor_1_pmp_6_cfg_r),
    .io_requestor_1_pmp_6_addr             (_ptw_io_requestor_1_pmp_6_addr),
    .io_requestor_1_pmp_6_mask             (_ptw_io_requestor_1_pmp_6_mask),
    .io_requestor_1_pmp_7_cfg_l            (_ptw_io_requestor_1_pmp_7_cfg_l),
    .io_requestor_1_pmp_7_cfg_a            (_ptw_io_requestor_1_pmp_7_cfg_a),
    .io_requestor_1_pmp_7_cfg_x            (_ptw_io_requestor_1_pmp_7_cfg_x),
    .io_requestor_1_pmp_7_cfg_w            (_ptw_io_requestor_1_pmp_7_cfg_w),
    .io_requestor_1_pmp_7_cfg_r            (_ptw_io_requestor_1_pmp_7_cfg_r),
    .io_requestor_1_pmp_7_addr             (_ptw_io_requestor_1_pmp_7_addr),
    .io_requestor_1_pmp_7_mask             (_ptw_io_requestor_1_pmp_7_mask),
    .io_mem_req_valid                      (_ptw_io_mem_req_valid),
    .io_mem_req_bits_addr                  (_ptw_io_mem_req_bits_addr),
    .io_mem_s1_kill                        (_ptw_io_mem_s1_kill),
    .io_dpath_perf_l2miss                  (_ptw_io_dpath_perf_l2miss)
  );
  HellaCacheArbiter_boom hellaCacheArb (	// @[tile.scala:234:29]
    .io_requestor_0_req_valid      (_ptw_io_mem_req_valid),	// @[tile.scala:228:20]
    .io_requestor_0_req_bits_addr  (_ptw_io_mem_req_bits_addr),	// @[tile.scala:228:20]
    .io_requestor_0_s1_kill        (_ptw_io_mem_s1_kill),	// @[tile.scala:228:20]
    .io_mem_req_ready              (_lsu_io_hellacache_req_ready),	// @[tile.scala:158:20]
    .io_mem_s2_nack                (_lsu_io_hellacache_s2_nack),	// @[tile.scala:158:20]
    .io_mem_resp_valid             (_lsu_io_hellacache_resp_valid),	// @[tile.scala:158:20]
    .io_mem_resp_bits_data         (_lsu_io_hellacache_resp_bits_data),	// @[tile.scala:158:20]
    .io_mem_s2_xcpt_ae_ld          (_lsu_io_hellacache_s2_xcpt_ae_ld),	// @[tile.scala:158:20]
    .io_requestor_0_req_ready      (_hellaCacheArb_io_requestor_0_req_ready),
    .io_requestor_0_s2_nack        (_hellaCacheArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid     (_hellaCacheArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_data (_hellaCacheArb_io_requestor_0_resp_bits_data),
    .io_requestor_0_s2_xcpt_ae_ld  (_hellaCacheArb_io_requestor_0_s2_xcpt_ae_ld),
    .io_mem_req_valid              (_hellaCacheArb_io_mem_req_valid),
    .io_mem_req_bits_addr          (_hellaCacheArb_io_mem_req_bits_addr),
    .io_mem_s1_kill                (_hellaCacheArb_io_mem_s1_kill)
  );
endmodule

