
DRIVERS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009e0  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000b10  08000b10  00010b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b28  08000b28  00010b30  2**0
                  CONTENTS
  4 .ARM          00000000  08000b28  08000b28  00010b30  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b28  08000b30  00010b30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b28  08000b28  00010b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000b2c  08000b2c  00010b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010b30  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000000  08000b30  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000070  08000b30  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010b30  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004051  00000000  00000000  00010b59  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000009fe  00000000  00000000  00014baa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000a20  00000000  00000000  000155a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000001c0  00000000  00000000  00015fc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000168  00000000  00000000  00016188  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000026d1  00000000  00000000  000162f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00001fca  00000000  00000000  000189c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00009ce9  00000000  00000000  0001a98b  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00024674  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000558  00000000  00000000  000246f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000af8 	.word	0x08000af8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000af8 	.word	0x08000af8

08000170 <clock_init>:
int x;
#define gg()   x=321;
int flag;

void clock_init()
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	RCC_GPIOA_CLK_EN();
 8000174:	4b0a      	ldr	r3, [pc, #40]	; (80001a0 <clock_init+0x30>)
 8000176:	699b      	ldr	r3, [r3, #24]
 8000178:	4a09      	ldr	r2, [pc, #36]	; (80001a0 <clock_init+0x30>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6193      	str	r3, [r2, #24]
	RCC_GPIOB_CLK_EN();
 8000180:	4b07      	ldr	r3, [pc, #28]	; (80001a0 <clock_init+0x30>)
 8000182:	699b      	ldr	r3, [r3, #24]
 8000184:	4a06      	ldr	r2, [pc, #24]	; (80001a0 <clock_init+0x30>)
 8000186:	f043 0308 	orr.w	r3, r3, #8
 800018a:	6193      	str	r3, [r2, #24]
	RCC_AFIO_CLK_EN();
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <clock_init+0x30>)
 800018e:	699b      	ldr	r3, [r3, #24]
 8000190:	4a03      	ldr	r2, [pc, #12]	; (80001a0 <clock_init+0x30>)
 8000192:	f043 0301 	orr.w	r3, r3, #1
 8000196:	6193      	str	r3, [r2, #24]
}
 8000198:	bf00      	nop
 800019a:	46bd      	mov	sp, r7
 800019c:	bc80      	pop	{r7}
 800019e:	4770      	bx	lr
 80001a0:	40021000 	.word	0x40021000

080001a4 <main>:


unsigned char ch;

int main(void)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b086      	sub	sp, #24
 80001a8:	af00      	add	r7, sp, #0
	clock_init();
 80001aa:	f7ff ffe1 	bl	8000170 <clock_init>
	USART_config U_cfg;

	U_cfg.Baud_rate=USART_BaudRate_115200;
 80001ae:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80001b2:	60bb      	str	r3, [r7, #8]
	U_cfg.HW_Flow_Control=USART_Flow_Control_NONE;
 80001b4:	2300      	movs	r3, #0
 80001b6:	73fb      	strb	r3, [r7, #15]
	U_cfg.IRQ_Enable=USART_IRQ_ENABLE_NONE;
 80001b8:	2300      	movs	r3, #0
 80001ba:	743b      	strb	r3, [r7, #16]
	U_cfg.P_IRQ_Callback=NULL;
 80001bc:	2300      	movs	r3, #0
 80001be:	617b      	str	r3, [r7, #20]
	U_cfg.Parity=USART_Parity_NONE;
 80001c0:	2300      	movs	r3, #0
 80001c2:	737b      	strb	r3, [r7, #13]
	U_cfg.Payload_length=USART_Payload_Length_8;
 80001c4:	2300      	movs	r3, #0
 80001c6:	733b      	strb	r3, [r7, #12]
	U_cfg.Stop_bits=USART_Stop_bit_1;
 80001c8:	2300      	movs	r3, #0
 80001ca:	73bb      	strb	r3, [r7, #14]
	U_cfg.USART_MODE = USART_MODE_TX_RX;
 80001cc:	230c      	movs	r3, #12
 80001ce:	713b      	strb	r3, [r7, #4]

	MCAL_USART_Init(USART1, &U_cfg);
 80001d0:	1d3b      	adds	r3, r7, #4
 80001d2:	4619      	mov	r1, r3
 80001d4:	4808      	ldr	r0, [pc, #32]	; (80001f8 <main+0x54>)
 80001d6:	f000 fa87 	bl	80006e8 <MCAL_USART_Init>
	MCAL_USART_GPIO_Set_Pins(USART1);
 80001da:	4807      	ldr	r0, [pc, #28]	; (80001f8 <main+0x54>)
 80001dc:	f000 fbde 	bl	800099c <MCAL_USART_GPIO_Set_Pins>
	while(1){
		MCAL_USART_Receive_Data(USART1, &ch, enable);
 80001e0:	2200      	movs	r2, #0
 80001e2:	4906      	ldr	r1, [pc, #24]	; (80001fc <main+0x58>)
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <main+0x54>)
 80001e6:	f000 fb7f 	bl	80008e8 <MCAL_USART_Receive_Data>
		MCAL_USART_Send_Data(USART1, &ch, enable);
 80001ea:	2200      	movs	r2, #0
 80001ec:	4903      	ldr	r1, [pc, #12]	; (80001fc <main+0x58>)
 80001ee:	4802      	ldr	r0, [pc, #8]	; (80001f8 <main+0x54>)
 80001f0:	f000 fb38 	bl	8000864 <MCAL_USART_Send_Data>
		MCAL_USART_Receive_Data(USART1, &ch, enable);
 80001f4:	e7f4      	b.n	80001e0 <main+0x3c>
 80001f6:	bf00      	nop
 80001f8:	40013800 	.word	0x40013800
 80001fc:	20000030 	.word	0x20000030

08000200 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000200:	480d      	ldr	r0, [pc, #52]	; (8000238 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000202:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000204:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000208:	480c      	ldr	r0, [pc, #48]	; (800023c <LoopForever+0x6>)
  ldr r1, =_edata
 800020a:	490d      	ldr	r1, [pc, #52]	; (8000240 <LoopForever+0xa>)
  ldr r2, =_sidata
 800020c:	4a0d      	ldr	r2, [pc, #52]	; (8000244 <LoopForever+0xe>)
  movs r3, #0
 800020e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000210:	e002      	b.n	8000218 <LoopCopyDataInit>

08000212 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000212:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000214:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000216:	3304      	adds	r3, #4

08000218 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000218:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800021a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800021c:	d3f9      	bcc.n	8000212 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800021e:	4a0a      	ldr	r2, [pc, #40]	; (8000248 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000220:	4c0a      	ldr	r4, [pc, #40]	; (800024c <LoopForever+0x16>)
  movs r3, #0
 8000222:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000224:	e001      	b.n	800022a <LoopFillZerobss>

08000226 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000226:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000228:	3204      	adds	r2, #4

0800022a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800022a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800022c:	d3fb      	bcc.n	8000226 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800022e:	f000 fc3f 	bl	8000ab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000232:	f7ff ffb7 	bl	80001a4 <main>

08000236 <LoopForever>:

LoopForever:
    b LoopForever
 8000236:	e7fe      	b.n	8000236 <LoopForever>
  ldr   r0, =_estack
 8000238:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 800023c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000240:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000244:	08000b30 	.word	0x08000b30
  ldr r2, =_sbss
 8000248:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800024c:	20000070 	.word	0x20000070

08000250 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000250:	e7fe      	b.n	8000250 <ADC1_2_IRQHandler>
	...

08000254 <EXTI0_IRQHandler>:

//================== ISR Functions==========================================


void EXTI0_IRQHandler(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<0);
 8000258:	4b05      	ldr	r3, [pc, #20]	; (8000270 <EXTI0_IRQHandler+0x1c>)
 800025a:	695b      	ldr	r3, [r3, #20]
 800025c:	4a04      	ldr	r2, [pc, #16]	; (8000270 <EXTI0_IRQHandler+0x1c>)
 800025e:	f043 0301 	orr.w	r3, r3, #1
 8000262:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[0]();
 8000264:	4b03      	ldr	r3, [pc, #12]	; (8000274 <EXTI0_IRQHandler+0x20>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4798      	blx	r3
}
 800026a:	bf00      	nop
 800026c:	bd80      	pop	{r7, pc}
 800026e:	bf00      	nop
 8000270:	40010400 	.word	0x40010400
 8000274:	20000034 	.word	0x20000034

08000278 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<1);
 800027c:	4b05      	ldr	r3, [pc, #20]	; (8000294 <EXTI1_IRQHandler+0x1c>)
 800027e:	695b      	ldr	r3, [r3, #20]
 8000280:	4a04      	ldr	r2, [pc, #16]	; (8000294 <EXTI1_IRQHandler+0x1c>)
 8000282:	f043 0302 	orr.w	r3, r3, #2
 8000286:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[1]();
 8000288:	4b03      	ldr	r3, [pc, #12]	; (8000298 <EXTI1_IRQHandler+0x20>)
 800028a:	685b      	ldr	r3, [r3, #4]
 800028c:	4798      	blx	r3
}
 800028e:	bf00      	nop
 8000290:	bd80      	pop	{r7, pc}
 8000292:	bf00      	nop
 8000294:	40010400 	.word	0x40010400
 8000298:	20000034 	.word	0x20000034

0800029c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<2);
 80002a0:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <EXTI2_IRQHandler+0x1c>)
 80002a2:	695b      	ldr	r3, [r3, #20]
 80002a4:	4a04      	ldr	r2, [pc, #16]	; (80002b8 <EXTI2_IRQHandler+0x1c>)
 80002a6:	f043 0304 	orr.w	r3, r3, #4
 80002aa:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[2]();
 80002ac:	4b03      	ldr	r3, [pc, #12]	; (80002bc <EXTI2_IRQHandler+0x20>)
 80002ae:	689b      	ldr	r3, [r3, #8]
 80002b0:	4798      	blx	r3
}
 80002b2:	bf00      	nop
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	40010400 	.word	0x40010400
 80002bc:	20000034 	.word	0x20000034

080002c0 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<3);
 80002c4:	4b05      	ldr	r3, [pc, #20]	; (80002dc <EXTI3_IRQHandler+0x1c>)
 80002c6:	695b      	ldr	r3, [r3, #20]
 80002c8:	4a04      	ldr	r2, [pc, #16]	; (80002dc <EXTI3_IRQHandler+0x1c>)
 80002ca:	f043 0308 	orr.w	r3, r3, #8
 80002ce:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[3]();
 80002d0:	4b03      	ldr	r3, [pc, #12]	; (80002e0 <EXTI3_IRQHandler+0x20>)
 80002d2:	68db      	ldr	r3, [r3, #12]
 80002d4:	4798      	blx	r3
}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	40010400 	.word	0x40010400
 80002e0:	20000034 	.word	0x20000034

080002e4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
	EXTI->PR |=(1<<4);
 80002e8:	4b05      	ldr	r3, [pc, #20]	; (8000300 <EXTI4_IRQHandler+0x1c>)
 80002ea:	695b      	ldr	r3, [r3, #20]
 80002ec:	4a04      	ldr	r2, [pc, #16]	; (8000300 <EXTI4_IRQHandler+0x1c>)
 80002ee:	f043 0310 	orr.w	r3, r3, #16
 80002f2:	6153      	str	r3, [r2, #20]
	Gp_IRQ_Callback[4]();
 80002f4:	4b03      	ldr	r3, [pc, #12]	; (8000304 <EXTI4_IRQHandler+0x20>)
 80002f6:	691b      	ldr	r3, [r3, #16]
 80002f8:	4798      	blx	r3
}
 80002fa:	bf00      	nop
 80002fc:	bd80      	pop	{r7, pc}
 80002fe:	bf00      	nop
 8000300:	40010400 	.word	0x40010400
 8000304:	20000034 	.word	0x20000034

08000308 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler  (void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0
	if(EXTI->PR & 1<<5 )   {EXTI->PR |=    (1<<5);     Gp_IRQ_Callback[5](); }
 800030c:	4b26      	ldr	r3, [pc, #152]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 800030e:	695b      	ldr	r3, [r3, #20]
 8000310:	f003 0320 	and.w	r3, r3, #32
 8000314:	2b00      	cmp	r3, #0
 8000316:	d008      	beq.n	800032a <EXTI9_5_IRQHandler+0x22>
 8000318:	4b23      	ldr	r3, [pc, #140]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 800031a:	695b      	ldr	r3, [r3, #20]
 800031c:	4a22      	ldr	r2, [pc, #136]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 800031e:	f043 0320 	orr.w	r3, r3, #32
 8000322:	6153      	str	r3, [r2, #20]
 8000324:	4b21      	ldr	r3, [pc, #132]	; (80003ac <EXTI9_5_IRQHandler+0xa4>)
 8000326:	695b      	ldr	r3, [r3, #20]
 8000328:	4798      	blx	r3
	if(EXTI->PR & 1<<6 )   {EXTI->PR |=    (1<<6);     Gp_IRQ_Callback[6](); }
 800032a:	4b1f      	ldr	r3, [pc, #124]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000332:	2b00      	cmp	r3, #0
 8000334:	d008      	beq.n	8000348 <EXTI9_5_IRQHandler+0x40>
 8000336:	4b1c      	ldr	r3, [pc, #112]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 8000338:	695b      	ldr	r3, [r3, #20]
 800033a:	4a1b      	ldr	r2, [pc, #108]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 800033c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000340:	6153      	str	r3, [r2, #20]
 8000342:	4b1a      	ldr	r3, [pc, #104]	; (80003ac <EXTI9_5_IRQHandler+0xa4>)
 8000344:	699b      	ldr	r3, [r3, #24]
 8000346:	4798      	blx	r3
	if(EXTI->PR & 1<<7)    {EXTI->PR |=    (1<<7);      Gp_IRQ_Callback[7](); }
 8000348:	4b17      	ldr	r3, [pc, #92]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 800034a:	695b      	ldr	r3, [r3, #20]
 800034c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000350:	2b00      	cmp	r3, #0
 8000352:	d008      	beq.n	8000366 <EXTI9_5_IRQHandler+0x5e>
 8000354:	4b14      	ldr	r3, [pc, #80]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	4a13      	ldr	r2, [pc, #76]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 800035a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800035e:	6153      	str	r3, [r2, #20]
 8000360:	4b12      	ldr	r3, [pc, #72]	; (80003ac <EXTI9_5_IRQHandler+0xa4>)
 8000362:	69db      	ldr	r3, [r3, #28]
 8000364:	4798      	blx	r3
	if(EXTI->PR & 1<<8 )   {EXTI->PR |=    (1<<8);     Gp_IRQ_Callback[8](); }
 8000366:	4b10      	ldr	r3, [pc, #64]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800036e:	2b00      	cmp	r3, #0
 8000370:	d008      	beq.n	8000384 <EXTI9_5_IRQHandler+0x7c>
 8000372:	4b0d      	ldr	r3, [pc, #52]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a0c      	ldr	r2, [pc, #48]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 8000378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800037c:	6153      	str	r3, [r2, #20]
 800037e:	4b0b      	ldr	r3, [pc, #44]	; (80003ac <EXTI9_5_IRQHandler+0xa4>)
 8000380:	6a1b      	ldr	r3, [r3, #32]
 8000382:	4798      	blx	r3
	if(EXTI->PR & 1<<9 )   {EXTI->PR |=    (1<<9);     Gp_IRQ_Callback[9](); }
 8000384:	4b08      	ldr	r3, [pc, #32]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 8000386:	695b      	ldr	r3, [r3, #20]
 8000388:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800038c:	2b00      	cmp	r3, #0
 800038e:	d008      	beq.n	80003a2 <EXTI9_5_IRQHandler+0x9a>
 8000390:	4b05      	ldr	r3, [pc, #20]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 8000392:	695b      	ldr	r3, [r3, #20]
 8000394:	4a04      	ldr	r2, [pc, #16]	; (80003a8 <EXTI9_5_IRQHandler+0xa0>)
 8000396:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800039a:	6153      	str	r3, [r2, #20]
 800039c:	4b03      	ldr	r3, [pc, #12]	; (80003ac <EXTI9_5_IRQHandler+0xa4>)
 800039e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a0:	4798      	blx	r3
}
 80003a2:	bf00      	nop
 80003a4:	bd80      	pop	{r7, pc}
 80003a6:	bf00      	nop
 80003a8:	40010400 	.word	0x40010400
 80003ac:	20000034 	.word	0x20000034

080003b0 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler (void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0
	if(EXTI->PR & 1<<10 )   {EXTI->PR |=    (1<<10);     Gp_IRQ_Callback[10](); }
 80003b4:	4b2d      	ldr	r3, [pc, #180]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d008      	beq.n	80003d2 <EXTI15_10_IRQHandler+0x22>
 80003c0:	4b2a      	ldr	r3, [pc, #168]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 80003c2:	695b      	ldr	r3, [r3, #20]
 80003c4:	4a29      	ldr	r2, [pc, #164]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 80003c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003ca:	6153      	str	r3, [r2, #20]
 80003cc:	4b28      	ldr	r3, [pc, #160]	; (8000470 <EXTI15_10_IRQHandler+0xc0>)
 80003ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003d0:	4798      	blx	r3
	if(EXTI->PR & 1<<11 )   {EXTI->PR |=    (1<<11);     Gp_IRQ_Callback[11](); }
 80003d2:	4b26      	ldr	r3, [pc, #152]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 80003d4:	695b      	ldr	r3, [r3, #20]
 80003d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d008      	beq.n	80003f0 <EXTI15_10_IRQHandler+0x40>
 80003de:	4b23      	ldr	r3, [pc, #140]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	4a22      	ldr	r2, [pc, #136]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 80003e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80003e8:	6153      	str	r3, [r2, #20]
 80003ea:	4b21      	ldr	r3, [pc, #132]	; (8000470 <EXTI15_10_IRQHandler+0xc0>)
 80003ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003ee:	4798      	blx	r3
	if(EXTI->PR & 1<<12 )   {EXTI->PR |=    (1<<12);     Gp_IRQ_Callback[12](); }
 80003f0:	4b1e      	ldr	r3, [pc, #120]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 80003f2:	695b      	ldr	r3, [r3, #20]
 80003f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d008      	beq.n	800040e <EXTI15_10_IRQHandler+0x5e>
 80003fc:	4b1b      	ldr	r3, [pc, #108]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 80003fe:	695b      	ldr	r3, [r3, #20]
 8000400:	4a1a      	ldr	r2, [pc, #104]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 8000402:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000406:	6153      	str	r3, [r2, #20]
 8000408:	4b19      	ldr	r3, [pc, #100]	; (8000470 <EXTI15_10_IRQHandler+0xc0>)
 800040a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040c:	4798      	blx	r3
	if(EXTI->PR & 1<<13 )   {EXTI->PR |=    (1<<13);     Gp_IRQ_Callback[13](); }
 800040e:	4b17      	ldr	r3, [pc, #92]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 8000410:	695b      	ldr	r3, [r3, #20]
 8000412:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000416:	2b00      	cmp	r3, #0
 8000418:	d008      	beq.n	800042c <EXTI15_10_IRQHandler+0x7c>
 800041a:	4b14      	ldr	r3, [pc, #80]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 800041c:	695b      	ldr	r3, [r3, #20]
 800041e:	4a13      	ldr	r2, [pc, #76]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 8000420:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000424:	6153      	str	r3, [r2, #20]
 8000426:	4b12      	ldr	r3, [pc, #72]	; (8000470 <EXTI15_10_IRQHandler+0xc0>)
 8000428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800042a:	4798      	blx	r3
	if(EXTI->PR & 1<<14 )   {EXTI->PR |=    (1<<14);     Gp_IRQ_Callback[14](); }
 800042c:	4b0f      	ldr	r3, [pc, #60]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 800042e:	695b      	ldr	r3, [r3, #20]
 8000430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000434:	2b00      	cmp	r3, #0
 8000436:	d008      	beq.n	800044a <EXTI15_10_IRQHandler+0x9a>
 8000438:	4b0c      	ldr	r3, [pc, #48]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 800043a:	695b      	ldr	r3, [r3, #20]
 800043c:	4a0b      	ldr	r2, [pc, #44]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 800043e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000442:	6153      	str	r3, [r2, #20]
 8000444:	4b0a      	ldr	r3, [pc, #40]	; (8000470 <EXTI15_10_IRQHandler+0xc0>)
 8000446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000448:	4798      	blx	r3
	if(EXTI->PR & 1<<15 )   {EXTI->PR |=    (1<<15);     Gp_IRQ_Callback[15](); }
 800044a:	4b08      	ldr	r3, [pc, #32]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000452:	2b00      	cmp	r3, #0
 8000454:	d008      	beq.n	8000468 <EXTI15_10_IRQHandler+0xb8>
 8000456:	4b05      	ldr	r3, [pc, #20]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	4a04      	ldr	r2, [pc, #16]	; (800046c <EXTI15_10_IRQHandler+0xbc>)
 800045c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000460:	6153      	str	r3, [r2, #20]
 8000462:	4b03      	ldr	r3, [pc, #12]	; (8000470 <EXTI15_10_IRQHandler+0xc0>)
 8000464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000466:	4798      	blx	r3
}
 8000468:	bf00      	nop
 800046a:	bd80      	pop	{r7, pc}
 800046c:	40010400 	.word	0x40010400
 8000470:	20000034 	.word	0x20000034

08000474 <GET_CRL_Position>:


#include "stm32_f103c6_GPIO.h"

uint8_t GET_CRL_Position(uint16_t PinNumber)
{
 8000474:	b480      	push	{r7}
 8000476:	b083      	sub	sp, #12
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	80fb      	strh	r3, [r7, #6]
	switch(PinNumber)
 800047e:	88fb      	ldrh	r3, [r7, #6]
 8000480:	2b80      	cmp	r3, #128	; 0x80
 8000482:	d042      	beq.n	800050a <GET_CRL_Position+0x96>
 8000484:	2b80      	cmp	r3, #128	; 0x80
 8000486:	dc11      	bgt.n	80004ac <GET_CRL_Position+0x38>
 8000488:	2b08      	cmp	r3, #8
 800048a:	d036      	beq.n	80004fa <GET_CRL_Position+0x86>
 800048c:	2b08      	cmp	r3, #8
 800048e:	dc06      	bgt.n	800049e <GET_CRL_Position+0x2a>
 8000490:	2b02      	cmp	r3, #2
 8000492:	d02e      	beq.n	80004f2 <GET_CRL_Position+0x7e>
 8000494:	2b04      	cmp	r3, #4
 8000496:	d02e      	beq.n	80004f6 <GET_CRL_Position+0x82>
 8000498:	2b01      	cmp	r3, #1
 800049a:	d028      	beq.n	80004ee <GET_CRL_Position+0x7a>
 800049c:	e047      	b.n	800052e <GET_CRL_Position+0xba>
 800049e:	2b20      	cmp	r3, #32
 80004a0:	d02f      	beq.n	8000502 <GET_CRL_Position+0x8e>
 80004a2:	2b40      	cmp	r3, #64	; 0x40
 80004a4:	d02f      	beq.n	8000506 <GET_CRL_Position+0x92>
 80004a6:	2b10      	cmp	r3, #16
 80004a8:	d029      	beq.n	80004fe <GET_CRL_Position+0x8a>
 80004aa:	e040      	b.n	800052e <GET_CRL_Position+0xba>
 80004ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80004b0:	d033      	beq.n	800051a <GET_CRL_Position+0xa6>
 80004b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80004b6:	dc09      	bgt.n	80004cc <GET_CRL_Position+0x58>
 80004b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80004bc:	d029      	beq.n	8000512 <GET_CRL_Position+0x9e>
 80004be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80004c2:	d028      	beq.n	8000516 <GET_CRL_Position+0xa2>
 80004c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80004c8:	d021      	beq.n	800050e <GET_CRL_Position+0x9a>
 80004ca:	e030      	b.n	800052e <GET_CRL_Position+0xba>
 80004cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80004d0:	d027      	beq.n	8000522 <GET_CRL_Position+0xae>
 80004d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80004d6:	dc03      	bgt.n	80004e0 <GET_CRL_Position+0x6c>
 80004d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80004dc:	d01f      	beq.n	800051e <GET_CRL_Position+0xaa>
 80004de:	e026      	b.n	800052e <GET_CRL_Position+0xba>
 80004e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80004e4:	d01f      	beq.n	8000526 <GET_CRL_Position+0xb2>
 80004e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80004ea:	d01e      	beq.n	800052a <GET_CRL_Position+0xb6>
 80004ec:	e01f      	b.n	800052e <GET_CRL_Position+0xba>
	{
	case GPIO_PIN0:
		return 0;
 80004ee:	2300      	movs	r3, #0
 80004f0:	e01e      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN1:
		return 4;
 80004f2:	2304      	movs	r3, #4
 80004f4:	e01c      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN2:
		return 8;
 80004f6:	2308      	movs	r3, #8
 80004f8:	e01a      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN3:
		return 12;
 80004fa:	230c      	movs	r3, #12
 80004fc:	e018      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN4:
		return 16;
 80004fe:	2310      	movs	r3, #16
 8000500:	e016      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN5:
		return 20;
 8000502:	2314      	movs	r3, #20
 8000504:	e014      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN6:
		return 24;
 8000506:	2318      	movs	r3, #24
 8000508:	e012      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN7:
		return 28;
 800050a:	231c      	movs	r3, #28
 800050c:	e010      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN8:
		return 0;
 800050e:	2300      	movs	r3, #0
 8000510:	e00e      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN9:
		return 4;
 8000512:	2304      	movs	r3, #4
 8000514:	e00c      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN10:
		return 8;
 8000516:	2308      	movs	r3, #8
 8000518:	e00a      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN11:
		return 12;
 800051a:	230c      	movs	r3, #12
 800051c:	e008      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN12:
		return 16;
 800051e:	2310      	movs	r3, #16
 8000520:	e006      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN13:
		return 20;
 8000522:	2314      	movs	r3, #20
 8000524:	e004      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN14:
		return 24;
 8000526:	2318      	movs	r3, #24
 8000528:	e002      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	case GPIO_PIN15:
		return 28;
 800052a:	231c      	movs	r3, #28
 800052c:	e000      	b.n	8000530 <GET_CRL_Position+0xbc>
		break;
	}
	return 0;
 800052e:	2300      	movs	r3, #0
}
 8000530:	4618      	mov	r0, r3
 8000532:	370c      	adds	r7, #12
 8000534:	46bd      	mov	sp, r7
 8000536:	bc80      	pop	{r7}
 8000538:	4770      	bx	lr

0800053a <MCAL_GPIO_Init>:
 * @retval		-none
 * Note			-Stm32F103C6 MCU has GPIO A,B,C,D Modules
 * 				 But LQFP48 Package has only GPIO A,B,PART of C/D exported as external PINS from the MCU
 */
void MCAL_GPIO_Init (GPIO_TypeDef* GPIOX , GPIO_PinConfig_t * pinconfig)
{
 800053a:	b580      	push	{r7, lr}
 800053c:	b086      	sub	sp, #24
 800053e:	af00      	add	r7, sp, #0
 8000540:	6078      	str	r0, [r7, #4]
 8000542:	6039      	str	r1, [r7, #0]
	volatile uint32_t* config_register = NULL;
 8000544:	2300      	movs	r3, #0
 8000546:	613b      	str	r3, [r7, #16]
	config_register= (pinconfig->GPIO_PinNumber<GPIO_PIN8)? &GPIOX->CRL : &GPIOX->CRH;
 8000548:	683b      	ldr	r3, [r7, #0]
 800054a:	881b      	ldrh	r3, [r3, #0]
 800054c:	2bff      	cmp	r3, #255	; 0xff
 800054e:	d801      	bhi.n	8000554 <MCAL_GPIO_Init+0x1a>
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	e001      	b.n	8000558 <MCAL_GPIO_Init+0x1e>
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	3304      	adds	r3, #4
 8000558:	613b      	str	r3, [r7, #16]
	uint8_t pin_CRL_config = 0;
 800055a:	2300      	movs	r3, #0
 800055c:	75fb      	strb	r3, [r7, #23]
	uint8_t pin_position = GET_CRL_Position(pinconfig->GPIO_PinNumber);
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	881b      	ldrh	r3, [r3, #0]
 8000562:	4618      	mov	r0, r3
 8000564:	f7ff ff86 	bl	8000474 <GET_CRL_Position>
 8000568:	4603      	mov	r3, r0
 800056a:	73fb      	strb	r3, [r7, #15]

	// clear CNFy[1:0] MODEy[1:0]
	(*config_register) &= ~(0xF << pin_position);
 800056c:	693b      	ldr	r3, [r7, #16]
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	7bfa      	ldrb	r2, [r7, #15]
 8000572:	210f      	movs	r1, #15
 8000574:	fa01 f202 	lsl.w	r2, r1, r2
 8000578:	43d2      	mvns	r2, r2
 800057a:	401a      	ands	r2, r3
 800057c:	693b      	ldr	r3, [r7, #16]
 800057e:	601a      	str	r2, [r3, #0]


	if((pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD)||(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP)||
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	789b      	ldrb	r3, [r3, #2]
 8000584:	2b07      	cmp	r3, #7
 8000586:	d00b      	beq.n	80005a0 <MCAL_GPIO_Init+0x66>
 8000588:	683b      	ldr	r3, [r7, #0]
 800058a:	789b      	ldrb	r3, [r3, #2]
 800058c:	2b06      	cmp	r3, #6
 800058e:	d007      	beq.n	80005a0 <MCAL_GPIO_Init+0x66>
				(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD)||(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP))
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	789b      	ldrb	r3, [r3, #2]
	if((pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_OD)||(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_AF_PP)||
 8000594:	2b05      	cmp	r3, #5
 8000596:	d003      	beq.n	80005a0 <MCAL_GPIO_Init+0x66>
				(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_OD)||(pinconfig->GPIO_MODE == GPIO_MODE_OUTPUT_PP))
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	789b      	ldrb	r3, [r3, #2]
 800059c:	2b04      	cmp	r3, #4
 800059e:	d10e      	bne.n	80005be <MCAL_GPIO_Init+0x84>
		{
				//---------------------CNF[1:0](upper 2 bits)------------MODE[1:0](lower 2 bits)
				pin_CRL_config = (((pinconfig->GPIO_MODE-4) <<2) |  (pinconfig->GPIO_Output_Speed)) & 0x0F;
 80005a0:	683b      	ldr	r3, [r7, #0]
 80005a2:	789b      	ldrb	r3, [r3, #2]
 80005a4:	3b04      	subs	r3, #4
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	b25a      	sxtb	r2, r3
 80005aa:	683b      	ldr	r3, [r7, #0]
 80005ac:	78db      	ldrb	r3, [r3, #3]
 80005ae:	b25b      	sxtb	r3, r3
 80005b0:	4313      	orrs	r3, r2
 80005b2:	b25b      	sxtb	r3, r3
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	f003 030f 	and.w	r3, r3, #15
 80005ba:	75fb      	strb	r3, [r7, #23]
 80005bc:	e02c      	b.n	8000618 <MCAL_GPIO_Init+0xde>
		}

	//so ELSE the pin will be ###INPUT
	else{

		if(pinconfig->GPIO_MODE == GPIO_MODE_Analog ||pinconfig->GPIO_MODE == GPIO_MODE_INPUT_FLOAT)
 80005be:	683b      	ldr	r3, [r7, #0]
 80005c0:	789b      	ldrb	r3, [r3, #2]
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d003      	beq.n	80005ce <MCAL_GPIO_Init+0x94>
 80005c6:	683b      	ldr	r3, [r7, #0]
 80005c8:	789b      	ldrb	r3, [r3, #2]
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d107      	bne.n	80005de <MCAL_GPIO_Init+0xa4>
			{
				pin_CRL_config = ((pinconfig->GPIO_MODE <<2) | (0x0)) & 0x0F;
 80005ce:	683b      	ldr	r3, [r7, #0]
 80005d0:	789b      	ldrb	r3, [r3, #2]
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	f003 030f 	and.w	r3, r3, #15
 80005da:	75fb      	strb	r3, [r7, #23]
 80005dc:	e01c      	b.n	8000618 <MCAL_GPIO_Init+0xde>
			}
		else if (pinconfig->GPIO_MODE == GPIO_MODE_AF_INPUT)  //consider it as input floating
 80005de:	683b      	ldr	r3, [r7, #0]
 80005e0:	789b      	ldrb	r3, [r3, #2]
 80005e2:	2b08      	cmp	r3, #8
 80005e4:	d102      	bne.n	80005ec <MCAL_GPIO_Init+0xb2>
			{

				pin_CRL_config = (((GPIO_MODE_INPUT_FLOAT  << 2) | (0x0)) & 0x0F);
 80005e6:	2304      	movs	r3, #4
 80005e8:	75fb      	strb	r3, [r7, #23]
 80005ea:	e015      	b.n	8000618 <MCAL_GPIO_Init+0xde>
			}
		else{
					//because (GPIO_MODE_INPUT_PU value is 01 (same as in TRM)
					pin_CRL_config = (((GPIO_MODE_INPUT_PU  << 2) | (0x0)) & 0x0F);
 80005ec:	2308      	movs	r3, #8
 80005ee:	75fb      	strb	r3, [r7, #23]

					//pin is PU
					if(pinconfig->GPIO_MODE == GPIO_MODE_INPUT_PU)
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	789b      	ldrb	r3, [r3, #2]
 80005f4:	2b02      	cmp	r3, #2
 80005f6:	d107      	bne.n	8000608 <MCAL_GPIO_Init+0xce>
					{
						//from TRM
						GPIOX->ODR |= pinconfig->GPIO_PinNumber;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	68db      	ldr	r3, [r3, #12]
 80005fc:	683a      	ldr	r2, [r7, #0]
 80005fe:	8812      	ldrh	r2, [r2, #0]
 8000600:	431a      	orrs	r2, r3
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	e007      	b.n	8000618 <MCAL_GPIO_Init+0xde>
					}
					//pin is PD
					else
					{
						//From TRM
						GPIOX->ODR &= ~(pinconfig->GPIO_PinNumber);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	68db      	ldr	r3, [r3, #12]
 800060c:	683a      	ldr	r2, [r7, #0]
 800060e:	8812      	ldrh	r2, [r2, #0]
 8000610:	43d2      	mvns	r2, r2
 8000612:	401a      	ands	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	60da      	str	r2, [r3, #12]
					}
				}
			}

		(*config_register) |= (pin_CRL_config << pin_position);
 8000618:	693b      	ldr	r3, [r7, #16]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	7df9      	ldrb	r1, [r7, #23]
 800061e:	7bfa      	ldrb	r2, [r7, #15]
 8000620:	fa01 f202 	lsl.w	r2, r1, r2
 8000624:	431a      	orrs	r2, r3
 8000626:	693b      	ldr	r3, [r7, #16]
 8000628:	601a      	str	r2, [r3, #0]
}
 800062a:	bf00      	nop
 800062c:	3718      	adds	r7, #24
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
	...

08000634 <MCAL_RCC_GetSYSCLKFreq>:
//1110: SYSCLK divided by 256
//1111: SYSCLK divided by 512

const uint8_t AHB_Prescaler_Table[16] = {0,0,0,0,0,0,0,0,1,2,3,4,6,7,8,9};

uint32_t MCAL_RCC_GetSYSCLKFreq(void){
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
//	00: HSI oscillator used as system clock
//	01: HSE oscillator used as system clock
//	10: PLL used as system clock
//	11: not applicable

	switch ((RCC->CFGR >> 2)&0b11){
 8000638:	4b0a      	ldr	r3, [pc, #40]	; (8000664 <MCAL_RCC_GetSYSCLKFreq+0x30>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	089b      	lsrs	r3, r3, #2
 800063e:	f003 0303 	and.w	r3, r3, #3
 8000642:	2b01      	cmp	r3, #1
 8000644:	d006      	beq.n	8000654 <MCAL_RCC_GetSYSCLKFreq+0x20>
 8000646:	2b01      	cmp	r3, #1
 8000648:	d302      	bcc.n	8000650 <MCAL_RCC_GetSYSCLKFreq+0x1c>
 800064a:	2b02      	cmp	r3, #2
 800064c:	d004      	beq.n	8000658 <MCAL_RCC_GetSYSCLKFreq+0x24>
 800064e:	e005      	b.n	800065c <MCAL_RCC_GetSYSCLKFreq+0x28>

	case 0:
		return HSI_CLK;
 8000650:	4b05      	ldr	r3, [pc, #20]	; (8000668 <MCAL_RCC_GetSYSCLKFreq+0x34>)
 8000652:	e003      	b.n	800065c <MCAL_RCC_GetSYSCLKFreq+0x28>
		break;

	case 1:
		//todo need to calculate it (user should specify it)
		return HSE_CLK;
 8000654:	4b05      	ldr	r3, [pc, #20]	; (800066c <MCAL_RCC_GetSYSCLKFreq+0x38>)
 8000656:	e001      	b.n	800065c <MCAL_RCC_GetSYSCLKFreq+0x28>
		break;

	case 2:
		//todo need to calculate it
		return 16000000;
 8000658:	4b04      	ldr	r3, [pc, #16]	; (800066c <MCAL_RCC_GetSYSCLKFreq+0x38>)
 800065a:	e7ff      	b.n	800065c <MCAL_RCC_GetSYSCLKFreq+0x28>
		break;

	}
}
 800065c:	4618      	mov	r0, r3
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr
 8000664:	40021000 	.word	0x40021000
 8000668:	007a1200 	.word	0x007a1200
 800066c:	00f42400 	.word	0x00f42400

08000670 <MCAL_RCC_GetHCLKFreq>:

uint32_t MCAL_RCC_GetHCLKFreq(void){
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
	//Bits 7:4 HPRE: AHB prescaler
	return (MCAL_RCC_GetSYSCLKFreq() >> AHB_Prescaler_Table[(RCC->CFGR >> 4)&0b111]);
 8000674:	f7ff ffde 	bl	8000634 <MCAL_RCC_GetSYSCLKFreq>
 8000678:	4601      	mov	r1, r0
 800067a:	4b05      	ldr	r3, [pc, #20]	; (8000690 <MCAL_RCC_GetHCLKFreq+0x20>)
 800067c:	685b      	ldr	r3, [r3, #4]
 800067e:	091b      	lsrs	r3, r3, #4
 8000680:	f003 0307 	and.w	r3, r3, #7
 8000684:	4a03      	ldr	r2, [pc, #12]	; (8000694 <MCAL_RCC_GetHCLKFreq+0x24>)
 8000686:	5cd3      	ldrb	r3, [r2, r3]
 8000688:	fa21 f303 	lsr.w	r3, r1, r3
}
 800068c:	4618      	mov	r0, r3
 800068e:	bd80      	pop	{r7, pc}
 8000690:	40021000 	.word	0x40021000
 8000694:	08000b18 	.word	0x08000b18

08000698 <MCAL_RCC_GetPCLK1Freq>:

uint32_t MCAL_RCC_GetPCLK1Freq(void){
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0

	//Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
	return (MCAL_RCC_GetHCLKFreq() >> APB_Prescaler_Table[(RCC->CFGR >> 8)&0xF]);
 800069c:	f7ff ffe8 	bl	8000670 <MCAL_RCC_GetHCLKFreq>
 80006a0:	4601      	mov	r1, r0
 80006a2:	4b05      	ldr	r3, [pc, #20]	; (80006b8 <MCAL_RCC_GetPCLK1Freq+0x20>)
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	0a1b      	lsrs	r3, r3, #8
 80006a8:	f003 030f 	and.w	r3, r3, #15
 80006ac:	4a03      	ldr	r2, [pc, #12]	; (80006bc <MCAL_RCC_GetPCLK1Freq+0x24>)
 80006ae:	5cd3      	ldrb	r3, [r2, r3]
 80006b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40021000 	.word	0x40021000
 80006bc:	08000b10 	.word	0x08000b10

080006c0 <MCAL_RCC_GetPCLK2Freq>:

uint32_t MCAL_RCC_GetPCLK2Freq(void){
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0

	//Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
	return (MCAL_RCC_GetHCLKFreq() >> APB_Prescaler_Table[(RCC->CFGR >> 11)&0b111]);
 80006c4:	f7ff ffd4 	bl	8000670 <MCAL_RCC_GetHCLKFreq>
 80006c8:	4601      	mov	r1, r0
 80006ca:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <MCAL_RCC_GetPCLK2Freq+0x20>)
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	0adb      	lsrs	r3, r3, #11
 80006d0:	f003 0307 	and.w	r3, r3, #7
 80006d4:	4a03      	ldr	r2, [pc, #12]	; (80006e4 <MCAL_RCC_GetPCLK2Freq+0x24>)
 80006d6:	5cd3      	ldrb	r3, [r2, r3]
 80006d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80006dc:	4618      	mov	r0, r3
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	40021000 	.word	0x40021000
 80006e4:	08000b10 	.word	0x08000b10

080006e8 <MCAL_USART_Init>:
 * @brief                -initialize the USARTX pin  to a specified parameters
 * @param [in]           -USARTX where x can be (USARTX1 USARTX2 USART3)
 * @retval               - null
 * Note                  -null
 */
void MCAL_USART_Init(USART_TypeDef* USARTx, USART_config* USART_cfg){
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	6039      	str	r1, [r7, #0]

	uint32_t pclk, BRR;

	if(USARTx==USART1)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a55      	ldr	r2, [pc, #340]	; (800084c <MCAL_USART_Init+0x164>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d109      	bne.n	800070e <MCAL_USART_Init+0x26>
	{
		Global_USART_Config[0]=USART_cfg;
 80006fa:	4a55      	ldr	r2, [pc, #340]	; (8000850 <MCAL_USART_Init+0x168>)
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	6013      	str	r3, [r2, #0]
		RCC_USART1_CLK_EN();
 8000700:	4b54      	ldr	r3, [pc, #336]	; (8000854 <MCAL_USART_Init+0x16c>)
 8000702:	699b      	ldr	r3, [r3, #24]
 8000704:	4a53      	ldr	r2, [pc, #332]	; (8000854 <MCAL_USART_Init+0x16c>)
 8000706:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800070a:	6193      	str	r3, [r2, #24]
 800070c:	e016      	b.n	800073c <MCAL_USART_Init+0x54>
	}
	else if(USARTx == USART2){
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4a51      	ldr	r2, [pc, #324]	; (8000858 <MCAL_USART_Init+0x170>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d109      	bne.n	800072a <MCAL_USART_Init+0x42>
		Global_USART_Config[1] = USART_cfg;
 8000716:	4a4e      	ldr	r2, [pc, #312]	; (8000850 <MCAL_USART_Init+0x168>)
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	6053      	str	r3, [r2, #4]
		RCC_USART2_CLK_EN();
 800071c:	4b4d      	ldr	r3, [pc, #308]	; (8000854 <MCAL_USART_Init+0x16c>)
 800071e:	69db      	ldr	r3, [r3, #28]
 8000720:	4a4c      	ldr	r2, [pc, #304]	; (8000854 <MCAL_USART_Init+0x16c>)
 8000722:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000726:	61d3      	str	r3, [r2, #28]
 8000728:	e008      	b.n	800073c <MCAL_USART_Init+0x54>
	}
	else{
		Global_USART_Config[2] = USART_cfg;
 800072a:	4a49      	ldr	r2, [pc, #292]	; (8000850 <MCAL_USART_Init+0x168>)
 800072c:	683b      	ldr	r3, [r7, #0]
 800072e:	6093      	str	r3, [r2, #8]
		RCC_USART3_CLK_EN();
 8000730:	4b48      	ldr	r3, [pc, #288]	; (8000854 <MCAL_USART_Init+0x16c>)
 8000732:	69db      	ldr	r3, [r3, #28]
 8000734:	4a47      	ldr	r2, [pc, #284]	; (8000854 <MCAL_USART_Init+0x16c>)
 8000736:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800073a:	61d3      	str	r3, [r2, #28]
	}
	//enable USART module
	USARTx->CR1 |= 1<<13;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	60da      	str	r2, [r3, #12]

	//-----------all of the following configs corresponding bits in the registers are already done in the reference macros---------

	//enable TX/RX according to config
	USARTx->CR1 |= USART_cfg->USART_MODE;
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	68db      	ldr	r3, [r3, #12]
 800074c:	683a      	ldr	r2, [r7, #0]
 800074e:	7812      	ldrb	r2, [r2, #0]
 8000750:	431a      	orrs	r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	60da      	str	r2, [r3, #12]

	//payload length
	USARTx->CR1 |= USART_cfg->Payload_length;
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	68db      	ldr	r3, [r3, #12]
 800075a:	683a      	ldr	r2, [r7, #0]
 800075c:	7a12      	ldrb	r2, [r2, #8]
 800075e:	431a      	orrs	r2, r3
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	60da      	str	r2, [r3, #12]

	//parity bits
	USARTx->CR1 |= USART_cfg->Parity;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	683a      	ldr	r2, [r7, #0]
 800076a:	7a52      	ldrb	r2, [r2, #9]
 800076c:	431a      	orrs	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	60da      	str	r2, [r3, #12]

	//stop bits
	USARTx->CR2 |= USART_cfg->Stop_bits;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	691b      	ldr	r3, [r3, #16]
 8000776:	683a      	ldr	r2, [r7, #0]
 8000778:	7a92      	ldrb	r2, [r2, #10]
 800077a:	431a      	orrs	r2, r3
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	611a      	str	r2, [r3, #16]

	//control flow
	USARTx->CR3 |= USART_cfg->HW_Flow_Control;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	695b      	ldr	r3, [r3, #20]
 8000784:	683a      	ldr	r2, [r7, #0]
 8000786:	7ad2      	ldrb	r2, [r2, #11]
 8000788:	431a      	orrs	r2, r3
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	615a      	str	r2, [r3, #20]

	//------------------------------------Baud rate configuration------------------------------------------------
	//PCLK1 for USART2,3
	//PCLK2 for USART1

	if(USARTx == USART1){
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	4a2e      	ldr	r2, [pc, #184]	; (800084c <MCAL_USART_Init+0x164>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d103      	bne.n	800079e <MCAL_USART_Init+0xb6>
		pclk = MCAL_RCC_GetPCLK2Freq();
 8000796:	f7ff ff93 	bl	80006c0 <MCAL_RCC_GetPCLK2Freq>
 800079a:	60f8      	str	r0, [r7, #12]
 800079c:	e002      	b.n	80007a4 <MCAL_USART_Init+0xbc>
	}
	else{
		pclk = MCAL_RCC_GetPCLK1Freq();
 800079e:	f7ff ff7b 	bl	8000698 <MCAL_RCC_GetPCLK1Freq>
 80007a2:	60f8      	str	r0, [r7, #12]
	}
	//details in @ref Baud rate calculation
	BRR = USART_BRR_Register(pclk,USART_cfg->Baud_rate);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	011b      	lsls	r3, r3, #4
 80007aa:	68fa      	ldr	r2, [r7, #12]
 80007ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80007b0:	0119      	lsls	r1, r3, #4
 80007b2:	68fa      	ldr	r2, [r7, #12]
 80007b4:	4613      	mov	r3, r2
 80007b6:	009b      	lsls	r3, r3, #2
 80007b8:	4413      	add	r3, r2
 80007ba:	009a      	lsls	r2, r3, #2
 80007bc:	441a      	add	r2, r3
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	009b      	lsls	r3, r3, #2
 80007c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	011b      	lsls	r3, r3, #4
 80007ce:	68f8      	ldr	r0, [r7, #12]
 80007d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80007d4:	2064      	movs	r0, #100	; 0x64
 80007d6:	fb00 f303 	mul.w	r3, r0, r3
 80007da:	1ad3      	subs	r3, r2, r3
 80007dc:	011b      	lsls	r3, r3, #4
 80007de:	4a1f      	ldr	r2, [pc, #124]	; (800085c <MCAL_USART_Init+0x174>)
 80007e0:	fba2 2303 	umull	r2, r3, r2, r3
 80007e4:	095b      	lsrs	r3, r3, #5
 80007e6:	f003 030f 	and.w	r3, r3, #15
 80007ea:	430b      	orrs	r3, r1
 80007ec:	60bb      	str	r3, [r7, #8]
	USARTx->BRR = BRR;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	68ba      	ldr	r2, [r7, #8]
 80007f2:	609a      	str	r2, [r3, #8]
	//-------------------------------------------------------------------------------------------------------------		\
	//Enable/Disable interrupt

	if(USART_cfg->IRQ_Enable != USART_IRQ_ENABLE_NONE){
 80007f4:	683b      	ldr	r3, [r7, #0]
 80007f6:	7b1b      	ldrb	r3, [r3, #12]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d022      	beq.n	8000842 <MCAL_USART_Init+0x15a>
		USARTx->CR1 |= (USART_cfg->IRQ_Enable);
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	68db      	ldr	r3, [r3, #12]
 8000800:	683a      	ldr	r2, [r7, #0]
 8000802:	7b12      	ldrb	r2, [r2, #12]
 8000804:	431a      	orrs	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	60da      	str	r2, [r3, #12]

		//enable NVIC for USARTx
		if(USARTx == USART1){
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a0f      	ldr	r2, [pc, #60]	; (800084c <MCAL_USART_Init+0x164>)
 800080e:	4293      	cmp	r3, r2
 8000810:	d106      	bne.n	8000820 <MCAL_USART_Init+0x138>
			NVIC_IRQ37_USART1_enable();
 8000812:	4b13      	ldr	r3, [pc, #76]	; (8000860 <MCAL_USART_Init+0x178>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a12      	ldr	r2, [pc, #72]	; (8000860 <MCAL_USART_Init+0x178>)
 8000818:	f043 0320 	orr.w	r3, r3, #32
 800081c:	6013      	str	r3, [r2, #0]
		}
		else{
			NVIC_IRQ39_USART3_enable();
		}
	}
}
 800081e:	e010      	b.n	8000842 <MCAL_USART_Init+0x15a>
		else if(USARTx == USART2){
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	4a0d      	ldr	r2, [pc, #52]	; (8000858 <MCAL_USART_Init+0x170>)
 8000824:	4293      	cmp	r3, r2
 8000826:	d106      	bne.n	8000836 <MCAL_USART_Init+0x14e>
			NVIC_IRQ38_USART2_enable();
 8000828:	4b0d      	ldr	r3, [pc, #52]	; (8000860 <MCAL_USART_Init+0x178>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a0c      	ldr	r2, [pc, #48]	; (8000860 <MCAL_USART_Init+0x178>)
 800082e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000832:	6013      	str	r3, [r2, #0]
}
 8000834:	e005      	b.n	8000842 <MCAL_USART_Init+0x15a>
			NVIC_IRQ39_USART3_enable();
 8000836:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <MCAL_USART_Init+0x178>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a09      	ldr	r2, [pc, #36]	; (8000860 <MCAL_USART_Init+0x178>)
 800083c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000840:	6013      	str	r3, [r2, #0]
}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40013800 	.word	0x40013800
 8000850:	2000001c 	.word	0x2000001c
 8000854:	40021000 	.word	0x40021000
 8000858:	40004400 	.word	0x40004400
 800085c:	51eb851f 	.word	0x51eb851f
 8000860:	e000e104 	.word	0xe000e104

08000864 <MCAL_USART_Send_Data>:
		NVIC_IRQ39_USART3_disable();
	}

}

void MCAL_USART_Send_Data(USART_TypeDef* USARTx, uint16_t* Data, enum Polling_Mechanism PollingEN ){
 8000864:	b480      	push	{r7}
 8000866:	b087      	sub	sp, #28
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	4613      	mov	r3, r2
 8000870:	71fb      	strb	r3, [r7, #7]

	USART_config* USART_CFG = NULL;
 8000872:	2300      	movs	r3, #0
 8000874:	617b      	str	r3, [r7, #20]
	if(USARTx == USART1){
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	4a18      	ldr	r2, [pc, #96]	; (80008dc <MCAL_USART_Send_Data+0x78>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d103      	bne.n	8000886 <MCAL_USART_Send_Data+0x22>
		USART_CFG = Global_USART_Config[0];
 800087e:	4b18      	ldr	r3, [pc, #96]	; (80008e0 <MCAL_USART_Send_Data+0x7c>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	e00a      	b.n	800089c <MCAL_USART_Send_Data+0x38>
	}
	else if(USARTx == USART2){
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	4a16      	ldr	r2, [pc, #88]	; (80008e4 <MCAL_USART_Send_Data+0x80>)
 800088a:	4293      	cmp	r3, r2
 800088c:	d103      	bne.n	8000896 <MCAL_USART_Send_Data+0x32>
		USART_CFG = Global_USART_Config[1];
 800088e:	4b14      	ldr	r3, [pc, #80]	; (80008e0 <MCAL_USART_Send_Data+0x7c>)
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	617b      	str	r3, [r7, #20]
 8000894:	e002      	b.n	800089c <MCAL_USART_Send_Data+0x38>
	}
	else{
		USART_CFG = Global_USART_Config[2];
 8000896:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <MCAL_USART_Send_Data+0x7c>)
 8000898:	689b      	ldr	r3, [r3, #8]
 800089a:	617b      	str	r3, [r7, #20]
	}
	//check if TXE is set in SR
	if(PollingEN == enable){
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d106      	bne.n	80008b0 <MCAL_USART_Send_Data+0x4c>
		while(!(USARTx->SR & 1<<7));
 80008a2:	bf00      	nop
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d0f9      	beq.n	80008a4 <MCAL_USART_Send_Data+0x40>
	}

	//check payload length
	if(USART_CFG->Payload_length == USART_Payload_Length_8){
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	7a1b      	ldrb	r3, [r3, #8]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d105      	bne.n	80008c4 <MCAL_USART_Send_Data+0x60>
		USARTx->DR = (*Data & (uint8_t)0xFF);
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	881b      	ldrh	r3, [r3, #0]
 80008bc:	b2da      	uxtb	r2, r3
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	605a      	str	r2, [r3, #4]
	}
	else{
		USARTx->DR = (*Data & (uint16_t)0x1FF);
	}
}
 80008c2:	e005      	b.n	80008d0 <MCAL_USART_Send_Data+0x6c>
		USARTx->DR = (*Data & (uint16_t)0x1FF);
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	881b      	ldrh	r3, [r3, #0]
 80008c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	605a      	str	r2, [r3, #4]
}
 80008d0:	bf00      	nop
 80008d2:	371c      	adds	r7, #28
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bc80      	pop	{r7}
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	40013800 	.word	0x40013800
 80008e0:	2000001c 	.word	0x2000001c
 80008e4:	40004400 	.word	0x40004400

080008e8 <MCAL_USART_Receive_Data>:

void MCAL_USART_Receive_Data(USART_TypeDef* USARTx, uint16_t* Data, enum Polling_Mechanism PollingEN ){
 80008e8:	b480      	push	{r7}
 80008ea:	b087      	sub	sp, #28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	60f8      	str	r0, [r7, #12]
 80008f0:	60b9      	str	r1, [r7, #8]
 80008f2:	4613      	mov	r3, r2
 80008f4:	71fb      	strb	r3, [r7, #7]
	//the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect
	//because it is replaced by the parity.
	//When receiving with the parity enabled, the value read in the MSB bit is the received parity bit.


	USART_config* USART_CFG = NULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	617b      	str	r3, [r7, #20]
	if(USARTx == USART1){
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	4a24      	ldr	r2, [pc, #144]	; (8000990 <MCAL_USART_Receive_Data+0xa8>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d103      	bne.n	800090a <MCAL_USART_Receive_Data+0x22>
		USART_CFG = Global_USART_Config[0];
 8000902:	4b24      	ldr	r3, [pc, #144]	; (8000994 <MCAL_USART_Receive_Data+0xac>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	617b      	str	r3, [r7, #20]
 8000908:	e00a      	b.n	8000920 <MCAL_USART_Receive_Data+0x38>
	}
	else if(USARTx == USART2){
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	4a22      	ldr	r2, [pc, #136]	; (8000998 <MCAL_USART_Receive_Data+0xb0>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d103      	bne.n	800091a <MCAL_USART_Receive_Data+0x32>
		USART_CFG = Global_USART_Config[1];
 8000912:	4b20      	ldr	r3, [pc, #128]	; (8000994 <MCAL_USART_Receive_Data+0xac>)
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	617b      	str	r3, [r7, #20]
 8000918:	e002      	b.n	8000920 <MCAL_USART_Receive_Data+0x38>
	}
	else{
		USART_CFG = Global_USART_Config[2];
 800091a:	4b1e      	ldr	r3, [pc, #120]	; (8000994 <MCAL_USART_Receive_Data+0xac>)
 800091c:	689b      	ldr	r3, [r3, #8]
 800091e:	617b      	str	r3, [r7, #20]
	}
	//check if RXNE is set in SR
	if(PollingEN == enable){
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d106      	bne.n	8000934 <MCAL_USART_Receive_Data+0x4c>
		while(!(USARTx->SR & 1<<5));
 8000926:	bf00      	nop
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f003 0320 	and.w	r3, r3, #32
 8000930:	2b00      	cmp	r3, #0
 8000932:	d0f9      	beq.n	8000928 <MCAL_USART_Receive_Data+0x40>
	}

	//check payload length
	if(USART_CFG->Payload_length == USART_Payload_Length_8){
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	7a1b      	ldrb	r3, [r3, #8]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d112      	bne.n	8000962 <MCAL_USART_Receive_Data+0x7a>

		//if no parity
		if(USART_CFG->Parity == USART_Parity_NONE){
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	7a5b      	ldrb	r3, [r3, #9]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d105      	bne.n	8000950 <MCAL_USART_Receive_Data+0x68>
			*Data = USARTx->DR;
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	b29a      	uxth	r2, r3
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	801a      	strh	r2, [r3, #0]
		}
		else{
			*Data = (USARTx->DR & (uint8_t)0xFF);
		}
	}
}
 800094e:	e019      	b.n	8000984 <MCAL_USART_Receive_Data+0x9c>
			*Data = (USARTx->DR & (uint8_t)0x7F);
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	b29b      	uxth	r3, r3
 8000956:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800095a:	b29a      	uxth	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	801a      	strh	r2, [r3, #0]
}
 8000960:	e010      	b.n	8000984 <MCAL_USART_Receive_Data+0x9c>
		if(USART_CFG->Parity == USART_Parity_NONE){
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	7a5b      	ldrb	r3, [r3, #9]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d105      	bne.n	8000976 <MCAL_USART_Receive_Data+0x8e>
			*Data = USARTx->DR;
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	b29a      	uxth	r2, r3
 8000970:	68bb      	ldr	r3, [r7, #8]
 8000972:	801a      	strh	r2, [r3, #0]
}
 8000974:	e006      	b.n	8000984 <MCAL_USART_Receive_Data+0x9c>
			*Data = (USARTx->DR & (uint8_t)0xFF);
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	b29b      	uxth	r3, r3
 800097c:	b2db      	uxtb	r3, r3
 800097e:	b29a      	uxth	r2, r3
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	801a      	strh	r2, [r3, #0]
}
 8000984:	bf00      	nop
 8000986:	371c      	adds	r7, #28
 8000988:	46bd      	mov	sp, r7
 800098a:	bc80      	pop	{r7}
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	40013800 	.word	0x40013800
 8000994:	2000001c 	.word	0x2000001c
 8000998:	40004400 	.word	0x40004400

0800099c <MCAL_USART_GPIO_Set_Pins>:

	//wait till TC flag is set in SR
	while(!(USARTx->SR & 1<<6));
}

void MCAL_USART_GPIO_Set_Pins(USART_TypeDef* USARTx){
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]

	USART_config* USART_CFG = NULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	60fb      	str	r3, [r7, #12]
	if(USARTx == USART1){
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4a33      	ldr	r2, [pc, #204]	; (8000a78 <MCAL_USART_GPIO_Set_Pins+0xdc>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d103      	bne.n	80009b8 <MCAL_USART_GPIO_Set_Pins+0x1c>
		USART_CFG = Global_USART_Config[0];
 80009b0:	4b32      	ldr	r3, [pc, #200]	; (8000a7c <MCAL_USART_GPIO_Set_Pins+0xe0>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	60fb      	str	r3, [r7, #12]
 80009b6:	e00a      	b.n	80009ce <MCAL_USART_GPIO_Set_Pins+0x32>
	}
	else if(USARTx == USART2){
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	4a31      	ldr	r2, [pc, #196]	; (8000a80 <MCAL_USART_GPIO_Set_Pins+0xe4>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d103      	bne.n	80009c8 <MCAL_USART_GPIO_Set_Pins+0x2c>
		USART_CFG = Global_USART_Config[1];
 80009c0:	4b2e      	ldr	r3, [pc, #184]	; (8000a7c <MCAL_USART_GPIO_Set_Pins+0xe0>)
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	60fb      	str	r3, [r7, #12]
 80009c6:	e002      	b.n	80009ce <MCAL_USART_GPIO_Set_Pins+0x32>
	}
	else{
		USART_CFG = Global_USART_Config[2];
 80009c8:	4b2c      	ldr	r3, [pc, #176]	; (8000a7c <MCAL_USART_GPIO_Set_Pins+0xe0>)
 80009ca:	689b      	ldr	r3, [r3, #8]
 80009cc:	60fb      	str	r3, [r7, #12]
	}


	GPIO_PinConfig_t USART_pincfg;

	if(USARTx == USART1){
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4a29      	ldr	r2, [pc, #164]	; (8000a78 <MCAL_USART_GPIO_Set_Pins+0xdc>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d118      	bne.n	8000a08 <MCAL_USART_GPIO_Set_Pins+0x6c>
		//PA9->TX, PA10-> RX, PA11-> CTS, PA12-> RTS

		//PA9 TX
		USART_pincfg.GPIO_PinNumber =GPIO_PIN9;
 80009d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009da:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 80009dc:	2306      	movs	r3, #6
 80009de:	72bb      	strb	r3, [r7, #10]
		USART_pincfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 80009e0:	2301      	movs	r3, #1
 80009e2:	72fb      	strb	r3, [r7, #11]
		MCAL_GPIO_Init(GPIOA , &USART_pincfg);
 80009e4:	f107 0308 	add.w	r3, r7, #8
 80009e8:	4619      	mov	r1, r3
 80009ea:	4826      	ldr	r0, [pc, #152]	; (8000a84 <MCAL_USART_GPIO_Set_Pins+0xe8>)
 80009ec:	f7ff fda5 	bl	800053a <MCAL_GPIO_Init>

		//PA10 RX
		USART_pincfg.GPIO_PinNumber =GPIO_PIN10;
 80009f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009f4:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_AF_INPUT;
 80009f6:	2308      	movs	r3, #8
 80009f8:	72bb      	strb	r3, [r7, #10]
		MCAL_GPIO_Init(GPIOA , &USART_pincfg);
 80009fa:	f107 0308 	add.w	r3, r7, #8
 80009fe:	4619      	mov	r1, r3
 8000a00:	4820      	ldr	r0, [pc, #128]	; (8000a84 <MCAL_USART_GPIO_Set_Pins+0xe8>)
 8000a02:	f7ff fd9a 	bl	800053a <MCAL_GPIO_Init>
			MCAL_GPIO_Init(GPIOB , &USART_pincfg);

		}

	}
}
 8000a06:	e032      	b.n	8000a6e <MCAL_USART_GPIO_Set_Pins+0xd2>
	else if(USARTx == USART2){
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a1d      	ldr	r2, [pc, #116]	; (8000a80 <MCAL_USART_GPIO_Set_Pins+0xe4>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d116      	bne.n	8000a3e <MCAL_USART_GPIO_Set_Pins+0xa2>
		USART_pincfg.GPIO_PinNumber =GPIO_PIN2;
 8000a10:	2304      	movs	r3, #4
 8000a12:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000a14:	2306      	movs	r3, #6
 8000a16:	72bb      	strb	r3, [r7, #10]
		USART_pincfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	72fb      	strb	r3, [r7, #11]
		MCAL_GPIO_Init(GPIOA , &USART_pincfg);
 8000a1c:	f107 0308 	add.w	r3, r7, #8
 8000a20:	4619      	mov	r1, r3
 8000a22:	4818      	ldr	r0, [pc, #96]	; (8000a84 <MCAL_USART_GPIO_Set_Pins+0xe8>)
 8000a24:	f7ff fd89 	bl	800053a <MCAL_GPIO_Init>
		USART_pincfg.GPIO_PinNumber =GPIO_PIN3;
 8000a28:	2308      	movs	r3, #8
 8000a2a:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_AF_INPUT;
 8000a2c:	2308      	movs	r3, #8
 8000a2e:	72bb      	strb	r3, [r7, #10]
		MCAL_GPIO_Init(GPIOA , &USART_pincfg);
 8000a30:	f107 0308 	add.w	r3, r7, #8
 8000a34:	4619      	mov	r1, r3
 8000a36:	4813      	ldr	r0, [pc, #76]	; (8000a84 <MCAL_USART_GPIO_Set_Pins+0xe8>)
 8000a38:	f7ff fd7f 	bl	800053a <MCAL_GPIO_Init>
}
 8000a3c:	e017      	b.n	8000a6e <MCAL_USART_GPIO_Set_Pins+0xd2>
		USART_pincfg.GPIO_PinNumber =GPIO_PIN10;
 8000a3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a42:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_OUTPUT_AF_PP;
 8000a44:	2306      	movs	r3, #6
 8000a46:	72bb      	strb	r3, [r7, #10]
		USART_pincfg.GPIO_Output_Speed=GPIO_SPEED_10M;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	72fb      	strb	r3, [r7, #11]
		MCAL_GPIO_Init(GPIOB , &USART_pincfg);
 8000a4c:	f107 0308 	add.w	r3, r7, #8
 8000a50:	4619      	mov	r1, r3
 8000a52:	480d      	ldr	r0, [pc, #52]	; (8000a88 <MCAL_USART_GPIO_Set_Pins+0xec>)
 8000a54:	f7ff fd71 	bl	800053a <MCAL_GPIO_Init>
		USART_pincfg.GPIO_PinNumber =GPIO_PIN11;
 8000a58:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a5c:	813b      	strh	r3, [r7, #8]
		USART_pincfg.GPIO_MODE= GPIO_MODE_AF_INPUT;
 8000a5e:	2308      	movs	r3, #8
 8000a60:	72bb      	strb	r3, [r7, #10]
		MCAL_GPIO_Init(GPIOB , &USART_pincfg);
 8000a62:	f107 0308 	add.w	r3, r7, #8
 8000a66:	4619      	mov	r1, r3
 8000a68:	4807      	ldr	r0, [pc, #28]	; (8000a88 <MCAL_USART_GPIO_Set_Pins+0xec>)
 8000a6a:	f7ff fd66 	bl	800053a <MCAL_GPIO_Init>
}
 8000a6e:	bf00      	nop
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40013800 	.word	0x40013800
 8000a7c:	2000001c 	.word	0x2000001c
 8000a80:	40004400 	.word	0x40004400
 8000a84:	40010800 	.word	0x40010800
 8000a88:	40010c00 	.word	0x40010c00

08000a8c <USART1_IRQHandler>:

//ISR
void USART1_IRQHandler()
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
	Global_USART_Config[0]->P_IRQ_Callback;

}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bc80      	pop	{r7}
 8000a96:	4770      	bx	lr

08000a98 <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
	Global_USART_Config[1]->P_IRQ_Callback;

}
 8000a9c:	bf00      	nop
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr

08000aa4 <USART3_IRQHandler>:

void USART3_IRQHandler()
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
	Global_USART_Config[2]->P_IRQ_Callback;

}
 8000aa8:	bf00      	nop
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bc80      	pop	{r7}
 8000aae:	4770      	bx	lr

08000ab0 <__libc_init_array>:
 8000ab0:	b570      	push	{r4, r5, r6, lr}
 8000ab2:	2500      	movs	r5, #0
 8000ab4:	4e0c      	ldr	r6, [pc, #48]	; (8000ae8 <__libc_init_array+0x38>)
 8000ab6:	4c0d      	ldr	r4, [pc, #52]	; (8000aec <__libc_init_array+0x3c>)
 8000ab8:	1ba4      	subs	r4, r4, r6
 8000aba:	10a4      	asrs	r4, r4, #2
 8000abc:	42a5      	cmp	r5, r4
 8000abe:	d109      	bne.n	8000ad4 <__libc_init_array+0x24>
 8000ac0:	f000 f81a 	bl	8000af8 <_init>
 8000ac4:	2500      	movs	r5, #0
 8000ac6:	4e0a      	ldr	r6, [pc, #40]	; (8000af0 <__libc_init_array+0x40>)
 8000ac8:	4c0a      	ldr	r4, [pc, #40]	; (8000af4 <__libc_init_array+0x44>)
 8000aca:	1ba4      	subs	r4, r4, r6
 8000acc:	10a4      	asrs	r4, r4, #2
 8000ace:	42a5      	cmp	r5, r4
 8000ad0:	d105      	bne.n	8000ade <__libc_init_array+0x2e>
 8000ad2:	bd70      	pop	{r4, r5, r6, pc}
 8000ad4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ad8:	4798      	blx	r3
 8000ada:	3501      	adds	r5, #1
 8000adc:	e7ee      	b.n	8000abc <__libc_init_array+0xc>
 8000ade:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ae2:	4798      	blx	r3
 8000ae4:	3501      	adds	r5, #1
 8000ae6:	e7f2      	b.n	8000ace <__libc_init_array+0x1e>
 8000ae8:	08000b28 	.word	0x08000b28
 8000aec:	08000b28 	.word	0x08000b28
 8000af0:	08000b28 	.word	0x08000b28
 8000af4:	08000b2c 	.word	0x08000b2c

08000af8 <_init>:
 8000af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000afa:	bf00      	nop
 8000afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000afe:	bc08      	pop	{r3}
 8000b00:	469e      	mov	lr, r3
 8000b02:	4770      	bx	lr

08000b04 <_fini>:
 8000b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b06:	bf00      	nop
 8000b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b0a:	bc08      	pop	{r3}
 8000b0c:	469e      	mov	lr, r3
 8000b0e:	4770      	bx	lr
