WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1253031 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1253031 cumulative IPC: 3.99 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 5022619 heartbeat IPC: 1.991 cumulative IPC: 1.326 (Simulation time: 00 hr 01 min 48 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 3769589 cumulative IPC: 1.326 (Simulation time: 00 hr 01 min 48 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 3769589 cumulative IPC: 1.326 (Simulation time: 00 hr 01 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_183B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.326 instructions: 5000002 cycles: 3769589
CPU 0 Branch Prediction Accuracy: 88.36% MPKI: 20.35 Average ROB Occupancy at Mispredict: 32.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.043
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 20.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      57196 HIT:      45444 MISS:      11752
LLC LOAD         ACCESS:      24636 HIT:      18554 MISS:       6082
LLC RFO          ACCESS:      15612 HIT:       9953 MISS:       5659
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      16902 HIT:      16902 MISS:          0
LLC TRANSLATION  ACCESS:         46 HIT:         35 MISS:         11
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 615 cycles
cpu0_DTLB TOTAL        ACCESS:    1252661 HIT:    1225129 MISS:      27532
cpu0_DTLB LOAD         ACCESS:    1252661 HIT:    1225129 MISS:      27532
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.775 cycles
cpu0_ITLB TOTAL        ACCESS:         44 HIT:         44 MISS:          0
cpu0_ITLB LOAD         ACCESS:         44 HIT:         44 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1635202 HIT:    1524178 MISS:     111024
cpu0_L1D LOAD         ACCESS:    1280447 HIT:    1197761 MISS:      82686
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     354707 HIT:     326416 MISS:      28291
cpu0_L1D TRANSLATION  ACCESS:         48 HIT:          1 MISS:         47
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 75.68 cycles
cpu0_L1I TOTAL        ACCESS:         44 HIT:         44 MISS:          0
cpu0_L1I LOAD         ACCESS:         44 HIT:         44 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      89006 HIT:      48697 MISS:      40309
cpu0_L2C LOAD         ACCESS:      49697 HIT:      25061 MISS:      24636
cpu0_L2C RFO          ACCESS:      18054 HIT:       2442 MISS:      15612
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      21208 HIT:      21193 MISS:         15
cpu0_L2C TRANSLATION  ACCESS:         47 HIT:          1 MISS:         46
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 199.6 cycles
cpu0_STLB TOTAL        ACCESS:      18633 HIT:      18585 MISS:         48
cpu0_STLB LOAD         ACCESS:      18633 HIT:      18585 MISS:         48
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 334.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2207
  ROW_BUFFER_MISS:       9531
 AVG DBUS CONGESTED CYCLE: 3.904
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        151
  FULL:        619
