// Seed: 1739075166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_6 = id_4;
  wire id_7;
  tri id_8, id_9;
  initial begin : LABEL_0
    assign id_7 = 1;
    disable id_10;
  end
  wire id_11 = 1 == id_9;
endmodule
module module_1 (
    input uwire id_0,
    input tri0  id_1,
    input uwire id_2
    , id_5,
    input tri1  id_3
    , id_6
);
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6
  );
endmodule
