#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 10 08:53:33 2025
# Process ID: 8120
# Current directory: C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10384 C:\TaiLieuHocTap\Nam3k2\FPGA\nt2ss\project_2.xpr
# Log file: C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/vivado.log
# Journal file: C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.xpr
update_compile_order -fileset sources_1
launch_simulation
source nt2ss_tb.tcl
close_sim
launch_simulation
source nt2ss_tb.tcl
close [ open C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/new/nt2ss_top.v w ]
add_files C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/new/nt2ss_top.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
source nt2ss_tb.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source nt2ss_tb.tcl
close_sim
launch_simulation
source nt2ss_tb.tcl
close_sim
launch_simulation
source nt2ss_tb.tcl
close_sim
launch_simulation
source nt2ss_tb.tcl
close_sim
launch_simulation
source nt2ss_tb.tcl
close_sim
launch_simulation
source nt2ss_tb.tcl
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir c:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE4_WIDTH {8} CONFIG.C_PROBE3_WIDTH {8} CONFIG.C_NUM_OF_PROBES {5} CONFIG.C_EN_STRG_QUAL {0} CONFIG.C_ADV_TRIGGER {false} CONFIG.C_PROBE4_MU_CNT {2} CONFIG.C_PROBE3_MU_CNT {2} CONFIG.C_PROBE2_MU_CNT {2} CONFIG.C_PROBE1_MU_CNT {2} CONFIG.C_PROBE0_MU_CNT {2} CONFIG.ALL_PROBE_SAME_MU_CNT {2}] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/ip/ila_0/ila_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 6 ila_0_synth_1
export_simulation -of_objects [get_files c:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.ip_user_files -ipstatic_source_dir C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.cache/compile_simlib/modelsim} {questa=C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.cache/compile_simlib/questa} {riviera=C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.cache/compile_simlib/riviera} {activehdl=C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
add_files {C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.runs/synth_2/ss2nt_top.dcp C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.runs/impl_1/ss2nt_top_opt.dcp C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.runs/impl_2/ss2nt_top_routed.dcp C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.runs/impl_2/ss2nt_top_placed.dcp C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.srcs/sources_1/new/ss2nt.v C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.sim/sim_1/behav/xsim/glbl.v C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.srcs/sim_1/new/ss2nt_tb.v C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.runs/impl_1/ss2nt_top_placed.dcp C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.runs/impl_1/ss2nt_top_routed.dcp C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.runs/synth_1/ss2nt_top.dcp C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.srcs/sources_1/new/ss2nt_top.v C:/TaiLieuHocTap/Nam3k2/FPGA/VD_ss2nt/VD_ss2nt.runs/impl_2/ss2nt_top_opt.dcp}
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property -dict [list CONFIG.C_EN_STRG_QUAL {1} CONFIG.C_ADV_TRIGGER {true}] [get_ips ila_0]
generate_target all [get_files  c:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs -jobs 6 ila_0_synth_1
export_simulation -of_objects [get_files c:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.ip_user_files -ipstatic_source_dir C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.cache/compile_simlib/modelsim} {questa=C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.cache/compile_simlib/questa} {riviera=C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.cache/compile_simlib/riviera} {activehdl=C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7a35t_0] 0] [lindex [get_cfgmem_parts {28f00am29ew-bpi-x16}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a35t_0] 0]]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.runs/impl_1/nt2ss_top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.runs/impl_1/nt2ss_top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/TaiLieuHocTap/Nam3k2/FPGA/nt2ss/project_2.runs/impl_1/nt2ss_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {finish} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {parallel_data} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"my_ila"}]]
close_sim
