// Generator : SpinalHDL v1.5.0    git head : 83a031922866b078c411ec5529e00f1b6e79f8e7
// Component : mac_acc_array
// Git hash  : 468260b61ffaaed727a3b82deccca770fc0579f1


`define acc_fsm_enumDefinition_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_1_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_2_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_3_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_4_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_5_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_6_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_7_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_8_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_9_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_10_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_11_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_12_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_13_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_14_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_15_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_16_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_17_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_18_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_19_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_20_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_21_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_22_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_23_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_24_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_25_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_26_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_27_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_28_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_29_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_30_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_31_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_32_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_33_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_34_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_35_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_36_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_37_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_38_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_39_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_40_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_41_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_42_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_43_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_44_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_45_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_46_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_47_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_48_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_49_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_50_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_51_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_52_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_53_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_54_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_55_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_56_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_57_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_58_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_59_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_60_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_61_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_62_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT 3'b110

`define acc_fsm_enumDefinition_63_binary_sequential_type [2:0]
`define acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_BOOT 3'b000
`define acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE 3'b001
`define acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT 3'b010
`define acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT 3'b011
`define acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU 3'b100
`define acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK 3'b101
`define acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT 3'b110


module mac_acc_array (
  input               s_ft_0_valid,
  output              s_ft_0_ready,
  input      [31:0]   s_ft_0_payload,
  input               s_ft_1_valid,
  output              s_ft_1_ready,
  input      [31:0]   s_ft_1_payload,
  input               s_ft_2_valid,
  output              s_ft_2_ready,
  input      [31:0]   s_ft_2_payload,
  input               s_ft_3_valid,
  output              s_ft_3_ready,
  input      [31:0]   s_ft_3_payload,
  input               s_ft_4_valid,
  output              s_ft_4_ready,
  input      [31:0]   s_ft_4_payload,
  input               s_ft_5_valid,
  output              s_ft_5_ready,
  input      [31:0]   s_ft_5_payload,
  input               s_ft_6_valid,
  output              s_ft_6_ready,
  input      [31:0]   s_ft_6_payload,
  input               s_ft_7_valid,
  output              s_ft_7_ready,
  input      [31:0]   s_ft_7_payload,
  input               s_wt_0_0_valid,
  output              s_wt_0_0_ready,
  input      [31:0]   s_wt_0_0_payload,
  input               s_wt_0_1_valid,
  output              s_wt_0_1_ready,
  input      [31:0]   s_wt_0_1_payload,
  input               s_wt_0_2_valid,
  output              s_wt_0_2_ready,
  input      [31:0]   s_wt_0_2_payload,
  input               s_wt_0_3_valid,
  output              s_wt_0_3_ready,
  input      [31:0]   s_wt_0_3_payload,
  input               s_wt_0_4_valid,
  output              s_wt_0_4_ready,
  input      [31:0]   s_wt_0_4_payload,
  input               s_wt_0_5_valid,
  output              s_wt_0_5_ready,
  input      [31:0]   s_wt_0_5_payload,
  input               s_wt_0_6_valid,
  output              s_wt_0_6_ready,
  input      [31:0]   s_wt_0_6_payload,
  input               s_wt_0_7_valid,
  output              s_wt_0_7_ready,
  input      [31:0]   s_wt_0_7_payload,
  input               s_wt_1_0_valid,
  output              s_wt_1_0_ready,
  input      [31:0]   s_wt_1_0_payload,
  input               s_wt_1_1_valid,
  output              s_wt_1_1_ready,
  input      [31:0]   s_wt_1_1_payload,
  input               s_wt_1_2_valid,
  output              s_wt_1_2_ready,
  input      [31:0]   s_wt_1_2_payload,
  input               s_wt_1_3_valid,
  output              s_wt_1_3_ready,
  input      [31:0]   s_wt_1_3_payload,
  input               s_wt_1_4_valid,
  output              s_wt_1_4_ready,
  input      [31:0]   s_wt_1_4_payload,
  input               s_wt_1_5_valid,
  output              s_wt_1_5_ready,
  input      [31:0]   s_wt_1_5_payload,
  input               s_wt_1_6_valid,
  output              s_wt_1_6_ready,
  input      [31:0]   s_wt_1_6_payload,
  input               s_wt_1_7_valid,
  output              s_wt_1_7_ready,
  input      [31:0]   s_wt_1_7_payload,
  input               s_wt_2_0_valid,
  output              s_wt_2_0_ready,
  input      [31:0]   s_wt_2_0_payload,
  input               s_wt_2_1_valid,
  output              s_wt_2_1_ready,
  input      [31:0]   s_wt_2_1_payload,
  input               s_wt_2_2_valid,
  output              s_wt_2_2_ready,
  input      [31:0]   s_wt_2_2_payload,
  input               s_wt_2_3_valid,
  output              s_wt_2_3_ready,
  input      [31:0]   s_wt_2_3_payload,
  input               s_wt_2_4_valid,
  output              s_wt_2_4_ready,
  input      [31:0]   s_wt_2_4_payload,
  input               s_wt_2_5_valid,
  output              s_wt_2_5_ready,
  input      [31:0]   s_wt_2_5_payload,
  input               s_wt_2_6_valid,
  output              s_wt_2_6_ready,
  input      [31:0]   s_wt_2_6_payload,
  input               s_wt_2_7_valid,
  output              s_wt_2_7_ready,
  input      [31:0]   s_wt_2_7_payload,
  input               s_wt_3_0_valid,
  output              s_wt_3_0_ready,
  input      [31:0]   s_wt_3_0_payload,
  input               s_wt_3_1_valid,
  output              s_wt_3_1_ready,
  input      [31:0]   s_wt_3_1_payload,
  input               s_wt_3_2_valid,
  output              s_wt_3_2_ready,
  input      [31:0]   s_wt_3_2_payload,
  input               s_wt_3_3_valid,
  output              s_wt_3_3_ready,
  input      [31:0]   s_wt_3_3_payload,
  input               s_wt_3_4_valid,
  output              s_wt_3_4_ready,
  input      [31:0]   s_wt_3_4_payload,
  input               s_wt_3_5_valid,
  output              s_wt_3_5_ready,
  input      [31:0]   s_wt_3_5_payload,
  input               s_wt_3_6_valid,
  output              s_wt_3_6_ready,
  input      [31:0]   s_wt_3_6_payload,
  input               s_wt_3_7_valid,
  output              s_wt_3_7_ready,
  input      [31:0]   s_wt_3_7_payload,
  input               s_wt_4_0_valid,
  output              s_wt_4_0_ready,
  input      [31:0]   s_wt_4_0_payload,
  input               s_wt_4_1_valid,
  output              s_wt_4_1_ready,
  input      [31:0]   s_wt_4_1_payload,
  input               s_wt_4_2_valid,
  output              s_wt_4_2_ready,
  input      [31:0]   s_wt_4_2_payload,
  input               s_wt_4_3_valid,
  output              s_wt_4_3_ready,
  input      [31:0]   s_wt_4_3_payload,
  input               s_wt_4_4_valid,
  output              s_wt_4_4_ready,
  input      [31:0]   s_wt_4_4_payload,
  input               s_wt_4_5_valid,
  output              s_wt_4_5_ready,
  input      [31:0]   s_wt_4_5_payload,
  input               s_wt_4_6_valid,
  output              s_wt_4_6_ready,
  input      [31:0]   s_wt_4_6_payload,
  input               s_wt_4_7_valid,
  output              s_wt_4_7_ready,
  input      [31:0]   s_wt_4_7_payload,
  input               s_wt_5_0_valid,
  output              s_wt_5_0_ready,
  input      [31:0]   s_wt_5_0_payload,
  input               s_wt_5_1_valid,
  output              s_wt_5_1_ready,
  input      [31:0]   s_wt_5_1_payload,
  input               s_wt_5_2_valid,
  output              s_wt_5_2_ready,
  input      [31:0]   s_wt_5_2_payload,
  input               s_wt_5_3_valid,
  output              s_wt_5_3_ready,
  input      [31:0]   s_wt_5_3_payload,
  input               s_wt_5_4_valid,
  output              s_wt_5_4_ready,
  input      [31:0]   s_wt_5_4_payload,
  input               s_wt_5_5_valid,
  output              s_wt_5_5_ready,
  input      [31:0]   s_wt_5_5_payload,
  input               s_wt_5_6_valid,
  output              s_wt_5_6_ready,
  input      [31:0]   s_wt_5_6_payload,
  input               s_wt_5_7_valid,
  output              s_wt_5_7_ready,
  input      [31:0]   s_wt_5_7_payload,
  input               s_wt_6_0_valid,
  output              s_wt_6_0_ready,
  input      [31:0]   s_wt_6_0_payload,
  input               s_wt_6_1_valid,
  output              s_wt_6_1_ready,
  input      [31:0]   s_wt_6_1_payload,
  input               s_wt_6_2_valid,
  output              s_wt_6_2_ready,
  input      [31:0]   s_wt_6_2_payload,
  input               s_wt_6_3_valid,
  output              s_wt_6_3_ready,
  input      [31:0]   s_wt_6_3_payload,
  input               s_wt_6_4_valid,
  output              s_wt_6_4_ready,
  input      [31:0]   s_wt_6_4_payload,
  input               s_wt_6_5_valid,
  output              s_wt_6_5_ready,
  input      [31:0]   s_wt_6_5_payload,
  input               s_wt_6_6_valid,
  output              s_wt_6_6_ready,
  input      [31:0]   s_wt_6_6_payload,
  input               s_wt_6_7_valid,
  output              s_wt_6_7_ready,
  input      [31:0]   s_wt_6_7_payload,
  input               s_wt_7_0_valid,
  output              s_wt_7_0_ready,
  input      [31:0]   s_wt_7_0_payload,
  input               s_wt_7_1_valid,
  output              s_wt_7_1_ready,
  input      [31:0]   s_wt_7_1_payload,
  input               s_wt_7_2_valid,
  output              s_wt_7_2_ready,
  input      [31:0]   s_wt_7_2_payload,
  input               s_wt_7_3_valid,
  output              s_wt_7_3_ready,
  input      [31:0]   s_wt_7_3_payload,
  input               s_wt_7_4_valid,
  output              s_wt_7_4_ready,
  input      [31:0]   s_wt_7_4_payload,
  input               s_wt_7_5_valid,
  output              s_wt_7_5_ready,
  input      [31:0]   s_wt_7_5_payload,
  input               s_wt_7_6_valid,
  output              s_wt_7_6_ready,
  input      [31:0]   s_wt_7_6_payload,
  input               s_wt_7_7_valid,
  output              s_wt_7_7_ready,
  input      [31:0]   s_wt_7_7_payload,
  output              s_out_0_0_valid,
  input               s_out_0_0_ready,
  output     [31:0]   s_out_0_0_payload,
  output              s_out_0_1_valid,
  input               s_out_0_1_ready,
  output     [31:0]   s_out_0_1_payload,
  output              s_out_0_2_valid,
  input               s_out_0_2_ready,
  output     [31:0]   s_out_0_2_payload,
  output              s_out_0_3_valid,
  input               s_out_0_3_ready,
  output     [31:0]   s_out_0_3_payload,
  output              s_out_0_4_valid,
  input               s_out_0_4_ready,
  output     [31:0]   s_out_0_4_payload,
  output              s_out_0_5_valid,
  input               s_out_0_5_ready,
  output     [31:0]   s_out_0_5_payload,
  output              s_out_0_6_valid,
  input               s_out_0_6_ready,
  output     [31:0]   s_out_0_6_payload,
  output              s_out_0_7_valid,
  input               s_out_0_7_ready,
  output     [31:0]   s_out_0_7_payload,
  output              s_out_1_0_valid,
  input               s_out_1_0_ready,
  output     [31:0]   s_out_1_0_payload,
  output              s_out_1_1_valid,
  input               s_out_1_1_ready,
  output     [31:0]   s_out_1_1_payload,
  output              s_out_1_2_valid,
  input               s_out_1_2_ready,
  output     [31:0]   s_out_1_2_payload,
  output              s_out_1_3_valid,
  input               s_out_1_3_ready,
  output     [31:0]   s_out_1_3_payload,
  output              s_out_1_4_valid,
  input               s_out_1_4_ready,
  output     [31:0]   s_out_1_4_payload,
  output              s_out_1_5_valid,
  input               s_out_1_5_ready,
  output     [31:0]   s_out_1_5_payload,
  output              s_out_1_6_valid,
  input               s_out_1_6_ready,
  output     [31:0]   s_out_1_6_payload,
  output              s_out_1_7_valid,
  input               s_out_1_7_ready,
  output     [31:0]   s_out_1_7_payload,
  output              s_out_2_0_valid,
  input               s_out_2_0_ready,
  output     [31:0]   s_out_2_0_payload,
  output              s_out_2_1_valid,
  input               s_out_2_1_ready,
  output     [31:0]   s_out_2_1_payload,
  output              s_out_2_2_valid,
  input               s_out_2_2_ready,
  output     [31:0]   s_out_2_2_payload,
  output              s_out_2_3_valid,
  input               s_out_2_3_ready,
  output     [31:0]   s_out_2_3_payload,
  output              s_out_2_4_valid,
  input               s_out_2_4_ready,
  output     [31:0]   s_out_2_4_payload,
  output              s_out_2_5_valid,
  input               s_out_2_5_ready,
  output     [31:0]   s_out_2_5_payload,
  output              s_out_2_6_valid,
  input               s_out_2_6_ready,
  output     [31:0]   s_out_2_6_payload,
  output              s_out_2_7_valid,
  input               s_out_2_7_ready,
  output     [31:0]   s_out_2_7_payload,
  output              s_out_3_0_valid,
  input               s_out_3_0_ready,
  output     [31:0]   s_out_3_0_payload,
  output              s_out_3_1_valid,
  input               s_out_3_1_ready,
  output     [31:0]   s_out_3_1_payload,
  output              s_out_3_2_valid,
  input               s_out_3_2_ready,
  output     [31:0]   s_out_3_2_payload,
  output              s_out_3_3_valid,
  input               s_out_3_3_ready,
  output     [31:0]   s_out_3_3_payload,
  output              s_out_3_4_valid,
  input               s_out_3_4_ready,
  output     [31:0]   s_out_3_4_payload,
  output              s_out_3_5_valid,
  input               s_out_3_5_ready,
  output     [31:0]   s_out_3_5_payload,
  output              s_out_3_6_valid,
  input               s_out_3_6_ready,
  output     [31:0]   s_out_3_6_payload,
  output              s_out_3_7_valid,
  input               s_out_3_7_ready,
  output     [31:0]   s_out_3_7_payload,
  output              s_out_4_0_valid,
  input               s_out_4_0_ready,
  output     [31:0]   s_out_4_0_payload,
  output              s_out_4_1_valid,
  input               s_out_4_1_ready,
  output     [31:0]   s_out_4_1_payload,
  output              s_out_4_2_valid,
  input               s_out_4_2_ready,
  output     [31:0]   s_out_4_2_payload,
  output              s_out_4_3_valid,
  input               s_out_4_3_ready,
  output     [31:0]   s_out_4_3_payload,
  output              s_out_4_4_valid,
  input               s_out_4_4_ready,
  output     [31:0]   s_out_4_4_payload,
  output              s_out_4_5_valid,
  input               s_out_4_5_ready,
  output     [31:0]   s_out_4_5_payload,
  output              s_out_4_6_valid,
  input               s_out_4_6_ready,
  output     [31:0]   s_out_4_6_payload,
  output              s_out_4_7_valid,
  input               s_out_4_7_ready,
  output     [31:0]   s_out_4_7_payload,
  output              s_out_5_0_valid,
  input               s_out_5_0_ready,
  output     [31:0]   s_out_5_0_payload,
  output              s_out_5_1_valid,
  input               s_out_5_1_ready,
  output     [31:0]   s_out_5_1_payload,
  output              s_out_5_2_valid,
  input               s_out_5_2_ready,
  output     [31:0]   s_out_5_2_payload,
  output              s_out_5_3_valid,
  input               s_out_5_3_ready,
  output     [31:0]   s_out_5_3_payload,
  output              s_out_5_4_valid,
  input               s_out_5_4_ready,
  output     [31:0]   s_out_5_4_payload,
  output              s_out_5_5_valid,
  input               s_out_5_5_ready,
  output     [31:0]   s_out_5_5_payload,
  output              s_out_5_6_valid,
  input               s_out_5_6_ready,
  output     [31:0]   s_out_5_6_payload,
  output              s_out_5_7_valid,
  input               s_out_5_7_ready,
  output     [31:0]   s_out_5_7_payload,
  output              s_out_6_0_valid,
  input               s_out_6_0_ready,
  output     [31:0]   s_out_6_0_payload,
  output              s_out_6_1_valid,
  input               s_out_6_1_ready,
  output     [31:0]   s_out_6_1_payload,
  output              s_out_6_2_valid,
  input               s_out_6_2_ready,
  output     [31:0]   s_out_6_2_payload,
  output              s_out_6_3_valid,
  input               s_out_6_3_ready,
  output     [31:0]   s_out_6_3_payload,
  output              s_out_6_4_valid,
  input               s_out_6_4_ready,
  output     [31:0]   s_out_6_4_payload,
  output              s_out_6_5_valid,
  input               s_out_6_5_ready,
  output     [31:0]   s_out_6_5_payload,
  output              s_out_6_6_valid,
  input               s_out_6_6_ready,
  output     [31:0]   s_out_6_6_payload,
  output              s_out_6_7_valid,
  input               s_out_6_7_ready,
  output     [31:0]   s_out_6_7_payload,
  output              s_out_7_0_valid,
  input               s_out_7_0_ready,
  output     [31:0]   s_out_7_0_payload,
  output              s_out_7_1_valid,
  input               s_out_7_1_ready,
  output     [31:0]   s_out_7_1_payload,
  output              s_out_7_2_valid,
  input               s_out_7_2_ready,
  output     [31:0]   s_out_7_2_payload,
  output              s_out_7_3_valid,
  input               s_out_7_3_ready,
  output     [31:0]   s_out_7_3_payload,
  output              s_out_7_4_valid,
  input               s_out_7_4_ready,
  output     [31:0]   s_out_7_4_payload,
  output              s_out_7_5_valid,
  input               s_out_7_5_ready,
  output     [31:0]   s_out_7_5_payload,
  output              s_out_7_6_valid,
  input               s_out_7_6_ready,
  output     [31:0]   s_out_7_6_payload,
  output              s_out_7_7_valid,
  input               s_out_7_7_ready,
  output     [31:0]   s_out_7_7_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                mac_acc_atom_0_ina_0_ready;
  wire                mac_acc_atom_0_ina_1_ready;
  wire                mac_acc_atom_0_ina_2_ready;
  wire                mac_acc_atom_0_ina_3_ready;
  wire                mac_acc_atom_0_ina_4_ready;
  wire                mac_acc_atom_0_ina_5_ready;
  wire                mac_acc_atom_0_ina_6_ready;
  wire                mac_acc_atom_0_ina_7_ready;
  wire                mac_acc_atom_0_inb_0_ready;
  wire                mac_acc_atom_0_inb_1_ready;
  wire                mac_acc_atom_0_inb_2_ready;
  wire                mac_acc_atom_0_inb_3_ready;
  wire                mac_acc_atom_0_inb_4_ready;
  wire                mac_acc_atom_0_inb_5_ready;
  wire                mac_acc_atom_0_inb_6_ready;
  wire                mac_acc_atom_0_inb_7_ready;
  wire                mac_acc_atom_0_out_0_valid;
  wire       [31:0]   mac_acc_atom_0_out_0_payload;
  wire                mac_acc_atom_0_out_1_valid;
  wire       [31:0]   mac_acc_atom_0_out_1_payload;
  wire                mac_acc_atom_0_out_2_valid;
  wire       [31:0]   mac_acc_atom_0_out_2_payload;
  wire                mac_acc_atom_0_out_3_valid;
  wire       [31:0]   mac_acc_atom_0_out_3_payload;
  wire                mac_acc_atom_0_out_4_valid;
  wire       [31:0]   mac_acc_atom_0_out_4_payload;
  wire                mac_acc_atom_0_out_5_valid;
  wire       [31:0]   mac_acc_atom_0_out_5_payload;
  wire                mac_acc_atom_0_out_6_valid;
  wire       [31:0]   mac_acc_atom_0_out_6_payload;
  wire                mac_acc_atom_0_out_7_valid;
  wire       [31:0]   mac_acc_atom_0_out_7_payload;
  wire                mac_acc_atom_1_1_ina_0_ready;
  wire                mac_acc_atom_1_1_ina_1_ready;
  wire                mac_acc_atom_1_1_ina_2_ready;
  wire                mac_acc_atom_1_1_ina_3_ready;
  wire                mac_acc_atom_1_1_ina_4_ready;
  wire                mac_acc_atom_1_1_ina_5_ready;
  wire                mac_acc_atom_1_1_ina_6_ready;
  wire                mac_acc_atom_1_1_ina_7_ready;
  wire                mac_acc_atom_1_1_inb_0_ready;
  wire                mac_acc_atom_1_1_inb_1_ready;
  wire                mac_acc_atom_1_1_inb_2_ready;
  wire                mac_acc_atom_1_1_inb_3_ready;
  wire                mac_acc_atom_1_1_inb_4_ready;
  wire                mac_acc_atom_1_1_inb_5_ready;
  wire                mac_acc_atom_1_1_inb_6_ready;
  wire                mac_acc_atom_1_1_inb_7_ready;
  wire                mac_acc_atom_1_1_out_0_valid;
  wire       [31:0]   mac_acc_atom_1_1_out_0_payload;
  wire                mac_acc_atom_1_1_out_1_valid;
  wire       [31:0]   mac_acc_atom_1_1_out_1_payload;
  wire                mac_acc_atom_1_1_out_2_valid;
  wire       [31:0]   mac_acc_atom_1_1_out_2_payload;
  wire                mac_acc_atom_1_1_out_3_valid;
  wire       [31:0]   mac_acc_atom_1_1_out_3_payload;
  wire                mac_acc_atom_1_1_out_4_valid;
  wire       [31:0]   mac_acc_atom_1_1_out_4_payload;
  wire                mac_acc_atom_1_1_out_5_valid;
  wire       [31:0]   mac_acc_atom_1_1_out_5_payload;
  wire                mac_acc_atom_1_1_out_6_valid;
  wire       [31:0]   mac_acc_atom_1_1_out_6_payload;
  wire                mac_acc_atom_1_1_out_7_valid;
  wire       [31:0]   mac_acc_atom_1_1_out_7_payload;
  wire                mac_acc_atom_2_1_ina_0_ready;
  wire                mac_acc_atom_2_1_ina_1_ready;
  wire                mac_acc_atom_2_1_ina_2_ready;
  wire                mac_acc_atom_2_1_ina_3_ready;
  wire                mac_acc_atom_2_1_ina_4_ready;
  wire                mac_acc_atom_2_1_ina_5_ready;
  wire                mac_acc_atom_2_1_ina_6_ready;
  wire                mac_acc_atom_2_1_ina_7_ready;
  wire                mac_acc_atom_2_1_inb_0_ready;
  wire                mac_acc_atom_2_1_inb_1_ready;
  wire                mac_acc_atom_2_1_inb_2_ready;
  wire                mac_acc_atom_2_1_inb_3_ready;
  wire                mac_acc_atom_2_1_inb_4_ready;
  wire                mac_acc_atom_2_1_inb_5_ready;
  wire                mac_acc_atom_2_1_inb_6_ready;
  wire                mac_acc_atom_2_1_inb_7_ready;
  wire                mac_acc_atom_2_1_out_0_valid;
  wire       [31:0]   mac_acc_atom_2_1_out_0_payload;
  wire                mac_acc_atom_2_1_out_1_valid;
  wire       [31:0]   mac_acc_atom_2_1_out_1_payload;
  wire                mac_acc_atom_2_1_out_2_valid;
  wire       [31:0]   mac_acc_atom_2_1_out_2_payload;
  wire                mac_acc_atom_2_1_out_3_valid;
  wire       [31:0]   mac_acc_atom_2_1_out_3_payload;
  wire                mac_acc_atom_2_1_out_4_valid;
  wire       [31:0]   mac_acc_atom_2_1_out_4_payload;
  wire                mac_acc_atom_2_1_out_5_valid;
  wire       [31:0]   mac_acc_atom_2_1_out_5_payload;
  wire                mac_acc_atom_2_1_out_6_valid;
  wire       [31:0]   mac_acc_atom_2_1_out_6_payload;
  wire                mac_acc_atom_2_1_out_7_valid;
  wire       [31:0]   mac_acc_atom_2_1_out_7_payload;
  wire                mac_acc_atom_3_1_ina_0_ready;
  wire                mac_acc_atom_3_1_ina_1_ready;
  wire                mac_acc_atom_3_1_ina_2_ready;
  wire                mac_acc_atom_3_1_ina_3_ready;
  wire                mac_acc_atom_3_1_ina_4_ready;
  wire                mac_acc_atom_3_1_ina_5_ready;
  wire                mac_acc_atom_3_1_ina_6_ready;
  wire                mac_acc_atom_3_1_ina_7_ready;
  wire                mac_acc_atom_3_1_inb_0_ready;
  wire                mac_acc_atom_3_1_inb_1_ready;
  wire                mac_acc_atom_3_1_inb_2_ready;
  wire                mac_acc_atom_3_1_inb_3_ready;
  wire                mac_acc_atom_3_1_inb_4_ready;
  wire                mac_acc_atom_3_1_inb_5_ready;
  wire                mac_acc_atom_3_1_inb_6_ready;
  wire                mac_acc_atom_3_1_inb_7_ready;
  wire                mac_acc_atom_3_1_out_0_valid;
  wire       [31:0]   mac_acc_atom_3_1_out_0_payload;
  wire                mac_acc_atom_3_1_out_1_valid;
  wire       [31:0]   mac_acc_atom_3_1_out_1_payload;
  wire                mac_acc_atom_3_1_out_2_valid;
  wire       [31:0]   mac_acc_atom_3_1_out_2_payload;
  wire                mac_acc_atom_3_1_out_3_valid;
  wire       [31:0]   mac_acc_atom_3_1_out_3_payload;
  wire                mac_acc_atom_3_1_out_4_valid;
  wire       [31:0]   mac_acc_atom_3_1_out_4_payload;
  wire                mac_acc_atom_3_1_out_5_valid;
  wire       [31:0]   mac_acc_atom_3_1_out_5_payload;
  wire                mac_acc_atom_3_1_out_6_valid;
  wire       [31:0]   mac_acc_atom_3_1_out_6_payload;
  wire                mac_acc_atom_3_1_out_7_valid;
  wire       [31:0]   mac_acc_atom_3_1_out_7_payload;
  wire                mac_acc_atom_4_1_ina_0_ready;
  wire                mac_acc_atom_4_1_ina_1_ready;
  wire                mac_acc_atom_4_1_ina_2_ready;
  wire                mac_acc_atom_4_1_ina_3_ready;
  wire                mac_acc_atom_4_1_ina_4_ready;
  wire                mac_acc_atom_4_1_ina_5_ready;
  wire                mac_acc_atom_4_1_ina_6_ready;
  wire                mac_acc_atom_4_1_ina_7_ready;
  wire                mac_acc_atom_4_1_inb_0_ready;
  wire                mac_acc_atom_4_1_inb_1_ready;
  wire                mac_acc_atom_4_1_inb_2_ready;
  wire                mac_acc_atom_4_1_inb_3_ready;
  wire                mac_acc_atom_4_1_inb_4_ready;
  wire                mac_acc_atom_4_1_inb_5_ready;
  wire                mac_acc_atom_4_1_inb_6_ready;
  wire                mac_acc_atom_4_1_inb_7_ready;
  wire                mac_acc_atom_4_1_out_0_valid;
  wire       [31:0]   mac_acc_atom_4_1_out_0_payload;
  wire                mac_acc_atom_4_1_out_1_valid;
  wire       [31:0]   mac_acc_atom_4_1_out_1_payload;
  wire                mac_acc_atom_4_1_out_2_valid;
  wire       [31:0]   mac_acc_atom_4_1_out_2_payload;
  wire                mac_acc_atom_4_1_out_3_valid;
  wire       [31:0]   mac_acc_atom_4_1_out_3_payload;
  wire                mac_acc_atom_4_1_out_4_valid;
  wire       [31:0]   mac_acc_atom_4_1_out_4_payload;
  wire                mac_acc_atom_4_1_out_5_valid;
  wire       [31:0]   mac_acc_atom_4_1_out_5_payload;
  wire                mac_acc_atom_4_1_out_6_valid;
  wire       [31:0]   mac_acc_atom_4_1_out_6_payload;
  wire                mac_acc_atom_4_1_out_7_valid;
  wire       [31:0]   mac_acc_atom_4_1_out_7_payload;
  wire                mac_acc_atom_5_1_ina_0_ready;
  wire                mac_acc_atom_5_1_ina_1_ready;
  wire                mac_acc_atom_5_1_ina_2_ready;
  wire                mac_acc_atom_5_1_ina_3_ready;
  wire                mac_acc_atom_5_1_ina_4_ready;
  wire                mac_acc_atom_5_1_ina_5_ready;
  wire                mac_acc_atom_5_1_ina_6_ready;
  wire                mac_acc_atom_5_1_ina_7_ready;
  wire                mac_acc_atom_5_1_inb_0_ready;
  wire                mac_acc_atom_5_1_inb_1_ready;
  wire                mac_acc_atom_5_1_inb_2_ready;
  wire                mac_acc_atom_5_1_inb_3_ready;
  wire                mac_acc_atom_5_1_inb_4_ready;
  wire                mac_acc_atom_5_1_inb_5_ready;
  wire                mac_acc_atom_5_1_inb_6_ready;
  wire                mac_acc_atom_5_1_inb_7_ready;
  wire                mac_acc_atom_5_1_out_0_valid;
  wire       [31:0]   mac_acc_atom_5_1_out_0_payload;
  wire                mac_acc_atom_5_1_out_1_valid;
  wire       [31:0]   mac_acc_atom_5_1_out_1_payload;
  wire                mac_acc_atom_5_1_out_2_valid;
  wire       [31:0]   mac_acc_atom_5_1_out_2_payload;
  wire                mac_acc_atom_5_1_out_3_valid;
  wire       [31:0]   mac_acc_atom_5_1_out_3_payload;
  wire                mac_acc_atom_5_1_out_4_valid;
  wire       [31:0]   mac_acc_atom_5_1_out_4_payload;
  wire                mac_acc_atom_5_1_out_5_valid;
  wire       [31:0]   mac_acc_atom_5_1_out_5_payload;
  wire                mac_acc_atom_5_1_out_6_valid;
  wire       [31:0]   mac_acc_atom_5_1_out_6_payload;
  wire                mac_acc_atom_5_1_out_7_valid;
  wire       [31:0]   mac_acc_atom_5_1_out_7_payload;
  wire                mac_acc_atom_6_1_ina_0_ready;
  wire                mac_acc_atom_6_1_ina_1_ready;
  wire                mac_acc_atom_6_1_ina_2_ready;
  wire                mac_acc_atom_6_1_ina_3_ready;
  wire                mac_acc_atom_6_1_ina_4_ready;
  wire                mac_acc_atom_6_1_ina_5_ready;
  wire                mac_acc_atom_6_1_ina_6_ready;
  wire                mac_acc_atom_6_1_ina_7_ready;
  wire                mac_acc_atom_6_1_inb_0_ready;
  wire                mac_acc_atom_6_1_inb_1_ready;
  wire                mac_acc_atom_6_1_inb_2_ready;
  wire                mac_acc_atom_6_1_inb_3_ready;
  wire                mac_acc_atom_6_1_inb_4_ready;
  wire                mac_acc_atom_6_1_inb_5_ready;
  wire                mac_acc_atom_6_1_inb_6_ready;
  wire                mac_acc_atom_6_1_inb_7_ready;
  wire                mac_acc_atom_6_1_out_0_valid;
  wire       [31:0]   mac_acc_atom_6_1_out_0_payload;
  wire                mac_acc_atom_6_1_out_1_valid;
  wire       [31:0]   mac_acc_atom_6_1_out_1_payload;
  wire                mac_acc_atom_6_1_out_2_valid;
  wire       [31:0]   mac_acc_atom_6_1_out_2_payload;
  wire                mac_acc_atom_6_1_out_3_valid;
  wire       [31:0]   mac_acc_atom_6_1_out_3_payload;
  wire                mac_acc_atom_6_1_out_4_valid;
  wire       [31:0]   mac_acc_atom_6_1_out_4_payload;
  wire                mac_acc_atom_6_1_out_5_valid;
  wire       [31:0]   mac_acc_atom_6_1_out_5_payload;
  wire                mac_acc_atom_6_1_out_6_valid;
  wire       [31:0]   mac_acc_atom_6_1_out_6_payload;
  wire                mac_acc_atom_6_1_out_7_valid;
  wire       [31:0]   mac_acc_atom_6_1_out_7_payload;
  wire                mac_acc_atom_7_1_ina_0_ready;
  wire                mac_acc_atom_7_1_ina_1_ready;
  wire                mac_acc_atom_7_1_ina_2_ready;
  wire                mac_acc_atom_7_1_ina_3_ready;
  wire                mac_acc_atom_7_1_ina_4_ready;
  wire                mac_acc_atom_7_1_ina_5_ready;
  wire                mac_acc_atom_7_1_ina_6_ready;
  wire                mac_acc_atom_7_1_ina_7_ready;
  wire                mac_acc_atom_7_1_inb_0_ready;
  wire                mac_acc_atom_7_1_inb_1_ready;
  wire                mac_acc_atom_7_1_inb_2_ready;
  wire                mac_acc_atom_7_1_inb_3_ready;
  wire                mac_acc_atom_7_1_inb_4_ready;
  wire                mac_acc_atom_7_1_inb_5_ready;
  wire                mac_acc_atom_7_1_inb_6_ready;
  wire                mac_acc_atom_7_1_inb_7_ready;
  wire                mac_acc_atom_7_1_out_0_valid;
  wire       [31:0]   mac_acc_atom_7_1_out_0_payload;
  wire                mac_acc_atom_7_1_out_1_valid;
  wire       [31:0]   mac_acc_atom_7_1_out_1_payload;
  wire                mac_acc_atom_7_1_out_2_valid;
  wire       [31:0]   mac_acc_atom_7_1_out_2_payload;
  wire                mac_acc_atom_7_1_out_3_valid;
  wire       [31:0]   mac_acc_atom_7_1_out_3_payload;
  wire                mac_acc_atom_7_1_out_4_valid;
  wire       [31:0]   mac_acc_atom_7_1_out_4_payload;
  wire                mac_acc_atom_7_1_out_5_valid;
  wire       [31:0]   mac_acc_atom_7_1_out_5_payload;
  wire                mac_acc_atom_7_1_out_6_valid;
  wire       [31:0]   mac_acc_atom_7_1_out_6_payload;
  wire                mac_acc_atom_7_1_out_7_valid;
  wire       [31:0]   mac_acc_atom_7_1_out_7_payload;

  mac_acc_atom mac_acc_atom_0 (
    .ina_0_valid      (s_ft_0_valid                  ), //i
    .ina_0_ready      (mac_acc_atom_0_ina_0_ready    ), //o
    .ina_0_payload    (s_ft_0_payload                ), //i
    .ina_1_valid      (s_ft_1_valid                  ), //i
    .ina_1_ready      (mac_acc_atom_0_ina_1_ready    ), //o
    .ina_1_payload    (s_ft_1_payload                ), //i
    .ina_2_valid      (s_ft_2_valid                  ), //i
    .ina_2_ready      (mac_acc_atom_0_ina_2_ready    ), //o
    .ina_2_payload    (s_ft_2_payload                ), //i
    .ina_3_valid      (s_ft_3_valid                  ), //i
    .ina_3_ready      (mac_acc_atom_0_ina_3_ready    ), //o
    .ina_3_payload    (s_ft_3_payload                ), //i
    .ina_4_valid      (s_ft_4_valid                  ), //i
    .ina_4_ready      (mac_acc_atom_0_ina_4_ready    ), //o
    .ina_4_payload    (s_ft_4_payload                ), //i
    .ina_5_valid      (s_ft_5_valid                  ), //i
    .ina_5_ready      (mac_acc_atom_0_ina_5_ready    ), //o
    .ina_5_payload    (s_ft_5_payload                ), //i
    .ina_6_valid      (s_ft_6_valid                  ), //i
    .ina_6_ready      (mac_acc_atom_0_ina_6_ready    ), //o
    .ina_6_payload    (s_ft_6_payload                ), //i
    .ina_7_valid      (s_ft_7_valid                  ), //i
    .ina_7_ready      (mac_acc_atom_0_ina_7_ready    ), //o
    .ina_7_payload    (s_ft_7_payload                ), //i
    .inb_0_valid      (s_wt_0_0_valid                ), //i
    .inb_0_ready      (mac_acc_atom_0_inb_0_ready    ), //o
    .inb_0_payload    (s_wt_0_0_payload              ), //i
    .inb_1_valid      (s_wt_0_1_valid                ), //i
    .inb_1_ready      (mac_acc_atom_0_inb_1_ready    ), //o
    .inb_1_payload    (s_wt_0_1_payload              ), //i
    .inb_2_valid      (s_wt_0_2_valid                ), //i
    .inb_2_ready      (mac_acc_atom_0_inb_2_ready    ), //o
    .inb_2_payload    (s_wt_0_2_payload              ), //i
    .inb_3_valid      (s_wt_0_3_valid                ), //i
    .inb_3_ready      (mac_acc_atom_0_inb_3_ready    ), //o
    .inb_3_payload    (s_wt_0_3_payload              ), //i
    .inb_4_valid      (s_wt_0_4_valid                ), //i
    .inb_4_ready      (mac_acc_atom_0_inb_4_ready    ), //o
    .inb_4_payload    (s_wt_0_4_payload              ), //i
    .inb_5_valid      (s_wt_0_5_valid                ), //i
    .inb_5_ready      (mac_acc_atom_0_inb_5_ready    ), //o
    .inb_5_payload    (s_wt_0_5_payload              ), //i
    .inb_6_valid      (s_wt_0_6_valid                ), //i
    .inb_6_ready      (mac_acc_atom_0_inb_6_ready    ), //o
    .inb_6_payload    (s_wt_0_6_payload              ), //i
    .inb_7_valid      (s_wt_0_7_valid                ), //i
    .inb_7_ready      (mac_acc_atom_0_inb_7_ready    ), //o
    .inb_7_payload    (s_wt_0_7_payload              ), //i
    .out_0_valid      (mac_acc_atom_0_out_0_valid    ), //o
    .out_0_ready      (s_out_0_0_ready               ), //i
    .out_0_payload    (mac_acc_atom_0_out_0_payload  ), //o
    .out_1_valid      (mac_acc_atom_0_out_1_valid    ), //o
    .out_1_ready      (s_out_0_1_ready               ), //i
    .out_1_payload    (mac_acc_atom_0_out_1_payload  ), //o
    .out_2_valid      (mac_acc_atom_0_out_2_valid    ), //o
    .out_2_ready      (s_out_0_2_ready               ), //i
    .out_2_payload    (mac_acc_atom_0_out_2_payload  ), //o
    .out_3_valid      (mac_acc_atom_0_out_3_valid    ), //o
    .out_3_ready      (s_out_0_3_ready               ), //i
    .out_3_payload    (mac_acc_atom_0_out_3_payload  ), //o
    .out_4_valid      (mac_acc_atom_0_out_4_valid    ), //o
    .out_4_ready      (s_out_0_4_ready               ), //i
    .out_4_payload    (mac_acc_atom_0_out_4_payload  ), //o
    .out_5_valid      (mac_acc_atom_0_out_5_valid    ), //o
    .out_5_ready      (s_out_0_5_ready               ), //i
    .out_5_payload    (mac_acc_atom_0_out_5_payload  ), //o
    .out_6_valid      (mac_acc_atom_0_out_6_valid    ), //o
    .out_6_ready      (s_out_0_6_ready               ), //i
    .out_6_payload    (mac_acc_atom_0_out_6_payload  ), //o
    .out_7_valid      (mac_acc_atom_0_out_7_valid    ), //o
    .out_7_ready      (s_out_0_7_ready               ), //i
    .out_7_payload    (mac_acc_atom_0_out_7_payload  ), //o
    .par_acc_cnt      (par_acc_cnt                   ), //i
    .acc_enable       (acc_enable                    ), //i
    .clk              (clk                           ), //i
    .reset            (reset                         )  //i
  );
  mac_acc_atom_1 mac_acc_atom_1_1 (
    .ina_0_valid      (s_ft_0_valid                    ), //i
    .ina_0_ready      (mac_acc_atom_1_1_ina_0_ready    ), //o
    .ina_0_payload    (s_ft_0_payload                  ), //i
    .ina_1_valid      (s_ft_1_valid                    ), //i
    .ina_1_ready      (mac_acc_atom_1_1_ina_1_ready    ), //o
    .ina_1_payload    (s_ft_1_payload                  ), //i
    .ina_2_valid      (s_ft_2_valid                    ), //i
    .ina_2_ready      (mac_acc_atom_1_1_ina_2_ready    ), //o
    .ina_2_payload    (s_ft_2_payload                  ), //i
    .ina_3_valid      (s_ft_3_valid                    ), //i
    .ina_3_ready      (mac_acc_atom_1_1_ina_3_ready    ), //o
    .ina_3_payload    (s_ft_3_payload                  ), //i
    .ina_4_valid      (s_ft_4_valid                    ), //i
    .ina_4_ready      (mac_acc_atom_1_1_ina_4_ready    ), //o
    .ina_4_payload    (s_ft_4_payload                  ), //i
    .ina_5_valid      (s_ft_5_valid                    ), //i
    .ina_5_ready      (mac_acc_atom_1_1_ina_5_ready    ), //o
    .ina_5_payload    (s_ft_5_payload                  ), //i
    .ina_6_valid      (s_ft_6_valid                    ), //i
    .ina_6_ready      (mac_acc_atom_1_1_ina_6_ready    ), //o
    .ina_6_payload    (s_ft_6_payload                  ), //i
    .ina_7_valid      (s_ft_7_valid                    ), //i
    .ina_7_ready      (mac_acc_atom_1_1_ina_7_ready    ), //o
    .ina_7_payload    (s_ft_7_payload                  ), //i
    .inb_0_valid      (s_wt_1_0_valid                  ), //i
    .inb_0_ready      (mac_acc_atom_1_1_inb_0_ready    ), //o
    .inb_0_payload    (s_wt_1_0_payload                ), //i
    .inb_1_valid      (s_wt_1_1_valid                  ), //i
    .inb_1_ready      (mac_acc_atom_1_1_inb_1_ready    ), //o
    .inb_1_payload    (s_wt_1_1_payload                ), //i
    .inb_2_valid      (s_wt_1_2_valid                  ), //i
    .inb_2_ready      (mac_acc_atom_1_1_inb_2_ready    ), //o
    .inb_2_payload    (s_wt_1_2_payload                ), //i
    .inb_3_valid      (s_wt_1_3_valid                  ), //i
    .inb_3_ready      (mac_acc_atom_1_1_inb_3_ready    ), //o
    .inb_3_payload    (s_wt_1_3_payload                ), //i
    .inb_4_valid      (s_wt_1_4_valid                  ), //i
    .inb_4_ready      (mac_acc_atom_1_1_inb_4_ready    ), //o
    .inb_4_payload    (s_wt_1_4_payload                ), //i
    .inb_5_valid      (s_wt_1_5_valid                  ), //i
    .inb_5_ready      (mac_acc_atom_1_1_inb_5_ready    ), //o
    .inb_5_payload    (s_wt_1_5_payload                ), //i
    .inb_6_valid      (s_wt_1_6_valid                  ), //i
    .inb_6_ready      (mac_acc_atom_1_1_inb_6_ready    ), //o
    .inb_6_payload    (s_wt_1_6_payload                ), //i
    .inb_7_valid      (s_wt_1_7_valid                  ), //i
    .inb_7_ready      (mac_acc_atom_1_1_inb_7_ready    ), //o
    .inb_7_payload    (s_wt_1_7_payload                ), //i
    .out_0_valid      (mac_acc_atom_1_1_out_0_valid    ), //o
    .out_0_ready      (s_out_1_0_ready                 ), //i
    .out_0_payload    (mac_acc_atom_1_1_out_0_payload  ), //o
    .out_1_valid      (mac_acc_atom_1_1_out_1_valid    ), //o
    .out_1_ready      (s_out_1_1_ready                 ), //i
    .out_1_payload    (mac_acc_atom_1_1_out_1_payload  ), //o
    .out_2_valid      (mac_acc_atom_1_1_out_2_valid    ), //o
    .out_2_ready      (s_out_1_2_ready                 ), //i
    .out_2_payload    (mac_acc_atom_1_1_out_2_payload  ), //o
    .out_3_valid      (mac_acc_atom_1_1_out_3_valid    ), //o
    .out_3_ready      (s_out_1_3_ready                 ), //i
    .out_3_payload    (mac_acc_atom_1_1_out_3_payload  ), //o
    .out_4_valid      (mac_acc_atom_1_1_out_4_valid    ), //o
    .out_4_ready      (s_out_1_4_ready                 ), //i
    .out_4_payload    (mac_acc_atom_1_1_out_4_payload  ), //o
    .out_5_valid      (mac_acc_atom_1_1_out_5_valid    ), //o
    .out_5_ready      (s_out_1_5_ready                 ), //i
    .out_5_payload    (mac_acc_atom_1_1_out_5_payload  ), //o
    .out_6_valid      (mac_acc_atom_1_1_out_6_valid    ), //o
    .out_6_ready      (s_out_1_6_ready                 ), //i
    .out_6_payload    (mac_acc_atom_1_1_out_6_payload  ), //o
    .out_7_valid      (mac_acc_atom_1_1_out_7_valid    ), //o
    .out_7_ready      (s_out_1_7_ready                 ), //i
    .out_7_payload    (mac_acc_atom_1_1_out_7_payload  ), //o
    .par_acc_cnt      (par_acc_cnt                     ), //i
    .acc_enable       (acc_enable                      ), //i
    .clk              (clk                             ), //i
    .reset            (reset                           )  //i
  );
  mac_acc_atom_2 mac_acc_atom_2_1 (
    .ina_0_valid      (s_ft_0_valid                    ), //i
    .ina_0_ready      (mac_acc_atom_2_1_ina_0_ready    ), //o
    .ina_0_payload    (s_ft_0_payload                  ), //i
    .ina_1_valid      (s_ft_1_valid                    ), //i
    .ina_1_ready      (mac_acc_atom_2_1_ina_1_ready    ), //o
    .ina_1_payload    (s_ft_1_payload                  ), //i
    .ina_2_valid      (s_ft_2_valid                    ), //i
    .ina_2_ready      (mac_acc_atom_2_1_ina_2_ready    ), //o
    .ina_2_payload    (s_ft_2_payload                  ), //i
    .ina_3_valid      (s_ft_3_valid                    ), //i
    .ina_3_ready      (mac_acc_atom_2_1_ina_3_ready    ), //o
    .ina_3_payload    (s_ft_3_payload                  ), //i
    .ina_4_valid      (s_ft_4_valid                    ), //i
    .ina_4_ready      (mac_acc_atom_2_1_ina_4_ready    ), //o
    .ina_4_payload    (s_ft_4_payload                  ), //i
    .ina_5_valid      (s_ft_5_valid                    ), //i
    .ina_5_ready      (mac_acc_atom_2_1_ina_5_ready    ), //o
    .ina_5_payload    (s_ft_5_payload                  ), //i
    .ina_6_valid      (s_ft_6_valid                    ), //i
    .ina_6_ready      (mac_acc_atom_2_1_ina_6_ready    ), //o
    .ina_6_payload    (s_ft_6_payload                  ), //i
    .ina_7_valid      (s_ft_7_valid                    ), //i
    .ina_7_ready      (mac_acc_atom_2_1_ina_7_ready    ), //o
    .ina_7_payload    (s_ft_7_payload                  ), //i
    .inb_0_valid      (s_wt_2_0_valid                  ), //i
    .inb_0_ready      (mac_acc_atom_2_1_inb_0_ready    ), //o
    .inb_0_payload    (s_wt_2_0_payload                ), //i
    .inb_1_valid      (s_wt_2_1_valid                  ), //i
    .inb_1_ready      (mac_acc_atom_2_1_inb_1_ready    ), //o
    .inb_1_payload    (s_wt_2_1_payload                ), //i
    .inb_2_valid      (s_wt_2_2_valid                  ), //i
    .inb_2_ready      (mac_acc_atom_2_1_inb_2_ready    ), //o
    .inb_2_payload    (s_wt_2_2_payload                ), //i
    .inb_3_valid      (s_wt_2_3_valid                  ), //i
    .inb_3_ready      (mac_acc_atom_2_1_inb_3_ready    ), //o
    .inb_3_payload    (s_wt_2_3_payload                ), //i
    .inb_4_valid      (s_wt_2_4_valid                  ), //i
    .inb_4_ready      (mac_acc_atom_2_1_inb_4_ready    ), //o
    .inb_4_payload    (s_wt_2_4_payload                ), //i
    .inb_5_valid      (s_wt_2_5_valid                  ), //i
    .inb_5_ready      (mac_acc_atom_2_1_inb_5_ready    ), //o
    .inb_5_payload    (s_wt_2_5_payload                ), //i
    .inb_6_valid      (s_wt_2_6_valid                  ), //i
    .inb_6_ready      (mac_acc_atom_2_1_inb_6_ready    ), //o
    .inb_6_payload    (s_wt_2_6_payload                ), //i
    .inb_7_valid      (s_wt_2_7_valid                  ), //i
    .inb_7_ready      (mac_acc_atom_2_1_inb_7_ready    ), //o
    .inb_7_payload    (s_wt_2_7_payload                ), //i
    .out_0_valid      (mac_acc_atom_2_1_out_0_valid    ), //o
    .out_0_ready      (s_out_2_0_ready                 ), //i
    .out_0_payload    (mac_acc_atom_2_1_out_0_payload  ), //o
    .out_1_valid      (mac_acc_atom_2_1_out_1_valid    ), //o
    .out_1_ready      (s_out_2_1_ready                 ), //i
    .out_1_payload    (mac_acc_atom_2_1_out_1_payload  ), //o
    .out_2_valid      (mac_acc_atom_2_1_out_2_valid    ), //o
    .out_2_ready      (s_out_2_2_ready                 ), //i
    .out_2_payload    (mac_acc_atom_2_1_out_2_payload  ), //o
    .out_3_valid      (mac_acc_atom_2_1_out_3_valid    ), //o
    .out_3_ready      (s_out_2_3_ready                 ), //i
    .out_3_payload    (mac_acc_atom_2_1_out_3_payload  ), //o
    .out_4_valid      (mac_acc_atom_2_1_out_4_valid    ), //o
    .out_4_ready      (s_out_2_4_ready                 ), //i
    .out_4_payload    (mac_acc_atom_2_1_out_4_payload  ), //o
    .out_5_valid      (mac_acc_atom_2_1_out_5_valid    ), //o
    .out_5_ready      (s_out_2_5_ready                 ), //i
    .out_5_payload    (mac_acc_atom_2_1_out_5_payload  ), //o
    .out_6_valid      (mac_acc_atom_2_1_out_6_valid    ), //o
    .out_6_ready      (s_out_2_6_ready                 ), //i
    .out_6_payload    (mac_acc_atom_2_1_out_6_payload  ), //o
    .out_7_valid      (mac_acc_atom_2_1_out_7_valid    ), //o
    .out_7_ready      (s_out_2_7_ready                 ), //i
    .out_7_payload    (mac_acc_atom_2_1_out_7_payload  ), //o
    .par_acc_cnt      (par_acc_cnt                     ), //i
    .acc_enable       (acc_enable                      ), //i
    .clk              (clk                             ), //i
    .reset            (reset                           )  //i
  );
  mac_acc_atom_3 mac_acc_atom_3_1 (
    .ina_0_valid      (s_ft_0_valid                    ), //i
    .ina_0_ready      (mac_acc_atom_3_1_ina_0_ready    ), //o
    .ina_0_payload    (s_ft_0_payload                  ), //i
    .ina_1_valid      (s_ft_1_valid                    ), //i
    .ina_1_ready      (mac_acc_atom_3_1_ina_1_ready    ), //o
    .ina_1_payload    (s_ft_1_payload                  ), //i
    .ina_2_valid      (s_ft_2_valid                    ), //i
    .ina_2_ready      (mac_acc_atom_3_1_ina_2_ready    ), //o
    .ina_2_payload    (s_ft_2_payload                  ), //i
    .ina_3_valid      (s_ft_3_valid                    ), //i
    .ina_3_ready      (mac_acc_atom_3_1_ina_3_ready    ), //o
    .ina_3_payload    (s_ft_3_payload                  ), //i
    .ina_4_valid      (s_ft_4_valid                    ), //i
    .ina_4_ready      (mac_acc_atom_3_1_ina_4_ready    ), //o
    .ina_4_payload    (s_ft_4_payload                  ), //i
    .ina_5_valid      (s_ft_5_valid                    ), //i
    .ina_5_ready      (mac_acc_atom_3_1_ina_5_ready    ), //o
    .ina_5_payload    (s_ft_5_payload                  ), //i
    .ina_6_valid      (s_ft_6_valid                    ), //i
    .ina_6_ready      (mac_acc_atom_3_1_ina_6_ready    ), //o
    .ina_6_payload    (s_ft_6_payload                  ), //i
    .ina_7_valid      (s_ft_7_valid                    ), //i
    .ina_7_ready      (mac_acc_atom_3_1_ina_7_ready    ), //o
    .ina_7_payload    (s_ft_7_payload                  ), //i
    .inb_0_valid      (s_wt_3_0_valid                  ), //i
    .inb_0_ready      (mac_acc_atom_3_1_inb_0_ready    ), //o
    .inb_0_payload    (s_wt_3_0_payload                ), //i
    .inb_1_valid      (s_wt_3_1_valid                  ), //i
    .inb_1_ready      (mac_acc_atom_3_1_inb_1_ready    ), //o
    .inb_1_payload    (s_wt_3_1_payload                ), //i
    .inb_2_valid      (s_wt_3_2_valid                  ), //i
    .inb_2_ready      (mac_acc_atom_3_1_inb_2_ready    ), //o
    .inb_2_payload    (s_wt_3_2_payload                ), //i
    .inb_3_valid      (s_wt_3_3_valid                  ), //i
    .inb_3_ready      (mac_acc_atom_3_1_inb_3_ready    ), //o
    .inb_3_payload    (s_wt_3_3_payload                ), //i
    .inb_4_valid      (s_wt_3_4_valid                  ), //i
    .inb_4_ready      (mac_acc_atom_3_1_inb_4_ready    ), //o
    .inb_4_payload    (s_wt_3_4_payload                ), //i
    .inb_5_valid      (s_wt_3_5_valid                  ), //i
    .inb_5_ready      (mac_acc_atom_3_1_inb_5_ready    ), //o
    .inb_5_payload    (s_wt_3_5_payload                ), //i
    .inb_6_valid      (s_wt_3_6_valid                  ), //i
    .inb_6_ready      (mac_acc_atom_3_1_inb_6_ready    ), //o
    .inb_6_payload    (s_wt_3_6_payload                ), //i
    .inb_7_valid      (s_wt_3_7_valid                  ), //i
    .inb_7_ready      (mac_acc_atom_3_1_inb_7_ready    ), //o
    .inb_7_payload    (s_wt_3_7_payload                ), //i
    .out_0_valid      (mac_acc_atom_3_1_out_0_valid    ), //o
    .out_0_ready      (s_out_3_0_ready                 ), //i
    .out_0_payload    (mac_acc_atom_3_1_out_0_payload  ), //o
    .out_1_valid      (mac_acc_atom_3_1_out_1_valid    ), //o
    .out_1_ready      (s_out_3_1_ready                 ), //i
    .out_1_payload    (mac_acc_atom_3_1_out_1_payload  ), //o
    .out_2_valid      (mac_acc_atom_3_1_out_2_valid    ), //o
    .out_2_ready      (s_out_3_2_ready                 ), //i
    .out_2_payload    (mac_acc_atom_3_1_out_2_payload  ), //o
    .out_3_valid      (mac_acc_atom_3_1_out_3_valid    ), //o
    .out_3_ready      (s_out_3_3_ready                 ), //i
    .out_3_payload    (mac_acc_atom_3_1_out_3_payload  ), //o
    .out_4_valid      (mac_acc_atom_3_1_out_4_valid    ), //o
    .out_4_ready      (s_out_3_4_ready                 ), //i
    .out_4_payload    (mac_acc_atom_3_1_out_4_payload  ), //o
    .out_5_valid      (mac_acc_atom_3_1_out_5_valid    ), //o
    .out_5_ready      (s_out_3_5_ready                 ), //i
    .out_5_payload    (mac_acc_atom_3_1_out_5_payload  ), //o
    .out_6_valid      (mac_acc_atom_3_1_out_6_valid    ), //o
    .out_6_ready      (s_out_3_6_ready                 ), //i
    .out_6_payload    (mac_acc_atom_3_1_out_6_payload  ), //o
    .out_7_valid      (mac_acc_atom_3_1_out_7_valid    ), //o
    .out_7_ready      (s_out_3_7_ready                 ), //i
    .out_7_payload    (mac_acc_atom_3_1_out_7_payload  ), //o
    .par_acc_cnt      (par_acc_cnt                     ), //i
    .acc_enable       (acc_enable                      ), //i
    .clk              (clk                             ), //i
    .reset            (reset                           )  //i
  );
  mac_acc_atom_4 mac_acc_atom_4_1 (
    .ina_0_valid      (s_ft_0_valid                    ), //i
    .ina_0_ready      (mac_acc_atom_4_1_ina_0_ready    ), //o
    .ina_0_payload    (s_ft_0_payload                  ), //i
    .ina_1_valid      (s_ft_1_valid                    ), //i
    .ina_1_ready      (mac_acc_atom_4_1_ina_1_ready    ), //o
    .ina_1_payload    (s_ft_1_payload                  ), //i
    .ina_2_valid      (s_ft_2_valid                    ), //i
    .ina_2_ready      (mac_acc_atom_4_1_ina_2_ready    ), //o
    .ina_2_payload    (s_ft_2_payload                  ), //i
    .ina_3_valid      (s_ft_3_valid                    ), //i
    .ina_3_ready      (mac_acc_atom_4_1_ina_3_ready    ), //o
    .ina_3_payload    (s_ft_3_payload                  ), //i
    .ina_4_valid      (s_ft_4_valid                    ), //i
    .ina_4_ready      (mac_acc_atom_4_1_ina_4_ready    ), //o
    .ina_4_payload    (s_ft_4_payload                  ), //i
    .ina_5_valid      (s_ft_5_valid                    ), //i
    .ina_5_ready      (mac_acc_atom_4_1_ina_5_ready    ), //o
    .ina_5_payload    (s_ft_5_payload                  ), //i
    .ina_6_valid      (s_ft_6_valid                    ), //i
    .ina_6_ready      (mac_acc_atom_4_1_ina_6_ready    ), //o
    .ina_6_payload    (s_ft_6_payload                  ), //i
    .ina_7_valid      (s_ft_7_valid                    ), //i
    .ina_7_ready      (mac_acc_atom_4_1_ina_7_ready    ), //o
    .ina_7_payload    (s_ft_7_payload                  ), //i
    .inb_0_valid      (s_wt_4_0_valid                  ), //i
    .inb_0_ready      (mac_acc_atom_4_1_inb_0_ready    ), //o
    .inb_0_payload    (s_wt_4_0_payload                ), //i
    .inb_1_valid      (s_wt_4_1_valid                  ), //i
    .inb_1_ready      (mac_acc_atom_4_1_inb_1_ready    ), //o
    .inb_1_payload    (s_wt_4_1_payload                ), //i
    .inb_2_valid      (s_wt_4_2_valid                  ), //i
    .inb_2_ready      (mac_acc_atom_4_1_inb_2_ready    ), //o
    .inb_2_payload    (s_wt_4_2_payload                ), //i
    .inb_3_valid      (s_wt_4_3_valid                  ), //i
    .inb_3_ready      (mac_acc_atom_4_1_inb_3_ready    ), //o
    .inb_3_payload    (s_wt_4_3_payload                ), //i
    .inb_4_valid      (s_wt_4_4_valid                  ), //i
    .inb_4_ready      (mac_acc_atom_4_1_inb_4_ready    ), //o
    .inb_4_payload    (s_wt_4_4_payload                ), //i
    .inb_5_valid      (s_wt_4_5_valid                  ), //i
    .inb_5_ready      (mac_acc_atom_4_1_inb_5_ready    ), //o
    .inb_5_payload    (s_wt_4_5_payload                ), //i
    .inb_6_valid      (s_wt_4_6_valid                  ), //i
    .inb_6_ready      (mac_acc_atom_4_1_inb_6_ready    ), //o
    .inb_6_payload    (s_wt_4_6_payload                ), //i
    .inb_7_valid      (s_wt_4_7_valid                  ), //i
    .inb_7_ready      (mac_acc_atom_4_1_inb_7_ready    ), //o
    .inb_7_payload    (s_wt_4_7_payload                ), //i
    .out_0_valid      (mac_acc_atom_4_1_out_0_valid    ), //o
    .out_0_ready      (s_out_4_0_ready                 ), //i
    .out_0_payload    (mac_acc_atom_4_1_out_0_payload  ), //o
    .out_1_valid      (mac_acc_atom_4_1_out_1_valid    ), //o
    .out_1_ready      (s_out_4_1_ready                 ), //i
    .out_1_payload    (mac_acc_atom_4_1_out_1_payload  ), //o
    .out_2_valid      (mac_acc_atom_4_1_out_2_valid    ), //o
    .out_2_ready      (s_out_4_2_ready                 ), //i
    .out_2_payload    (mac_acc_atom_4_1_out_2_payload  ), //o
    .out_3_valid      (mac_acc_atom_4_1_out_3_valid    ), //o
    .out_3_ready      (s_out_4_3_ready                 ), //i
    .out_3_payload    (mac_acc_atom_4_1_out_3_payload  ), //o
    .out_4_valid      (mac_acc_atom_4_1_out_4_valid    ), //o
    .out_4_ready      (s_out_4_4_ready                 ), //i
    .out_4_payload    (mac_acc_atom_4_1_out_4_payload  ), //o
    .out_5_valid      (mac_acc_atom_4_1_out_5_valid    ), //o
    .out_5_ready      (s_out_4_5_ready                 ), //i
    .out_5_payload    (mac_acc_atom_4_1_out_5_payload  ), //o
    .out_6_valid      (mac_acc_atom_4_1_out_6_valid    ), //o
    .out_6_ready      (s_out_4_6_ready                 ), //i
    .out_6_payload    (mac_acc_atom_4_1_out_6_payload  ), //o
    .out_7_valid      (mac_acc_atom_4_1_out_7_valid    ), //o
    .out_7_ready      (s_out_4_7_ready                 ), //i
    .out_7_payload    (mac_acc_atom_4_1_out_7_payload  ), //o
    .par_acc_cnt      (par_acc_cnt                     ), //i
    .acc_enable       (acc_enable                      ), //i
    .clk              (clk                             ), //i
    .reset            (reset                           )  //i
  );
  mac_acc_atom_5 mac_acc_atom_5_1 (
    .ina_0_valid      (s_ft_0_valid                    ), //i
    .ina_0_ready      (mac_acc_atom_5_1_ina_0_ready    ), //o
    .ina_0_payload    (s_ft_0_payload                  ), //i
    .ina_1_valid      (s_ft_1_valid                    ), //i
    .ina_1_ready      (mac_acc_atom_5_1_ina_1_ready    ), //o
    .ina_1_payload    (s_ft_1_payload                  ), //i
    .ina_2_valid      (s_ft_2_valid                    ), //i
    .ina_2_ready      (mac_acc_atom_5_1_ina_2_ready    ), //o
    .ina_2_payload    (s_ft_2_payload                  ), //i
    .ina_3_valid      (s_ft_3_valid                    ), //i
    .ina_3_ready      (mac_acc_atom_5_1_ina_3_ready    ), //o
    .ina_3_payload    (s_ft_3_payload                  ), //i
    .ina_4_valid      (s_ft_4_valid                    ), //i
    .ina_4_ready      (mac_acc_atom_5_1_ina_4_ready    ), //o
    .ina_4_payload    (s_ft_4_payload                  ), //i
    .ina_5_valid      (s_ft_5_valid                    ), //i
    .ina_5_ready      (mac_acc_atom_5_1_ina_5_ready    ), //o
    .ina_5_payload    (s_ft_5_payload                  ), //i
    .ina_6_valid      (s_ft_6_valid                    ), //i
    .ina_6_ready      (mac_acc_atom_5_1_ina_6_ready    ), //o
    .ina_6_payload    (s_ft_6_payload                  ), //i
    .ina_7_valid      (s_ft_7_valid                    ), //i
    .ina_7_ready      (mac_acc_atom_5_1_ina_7_ready    ), //o
    .ina_7_payload    (s_ft_7_payload                  ), //i
    .inb_0_valid      (s_wt_5_0_valid                  ), //i
    .inb_0_ready      (mac_acc_atom_5_1_inb_0_ready    ), //o
    .inb_0_payload    (s_wt_5_0_payload                ), //i
    .inb_1_valid      (s_wt_5_1_valid                  ), //i
    .inb_1_ready      (mac_acc_atom_5_1_inb_1_ready    ), //o
    .inb_1_payload    (s_wt_5_1_payload                ), //i
    .inb_2_valid      (s_wt_5_2_valid                  ), //i
    .inb_2_ready      (mac_acc_atom_5_1_inb_2_ready    ), //o
    .inb_2_payload    (s_wt_5_2_payload                ), //i
    .inb_3_valid      (s_wt_5_3_valid                  ), //i
    .inb_3_ready      (mac_acc_atom_5_1_inb_3_ready    ), //o
    .inb_3_payload    (s_wt_5_3_payload                ), //i
    .inb_4_valid      (s_wt_5_4_valid                  ), //i
    .inb_4_ready      (mac_acc_atom_5_1_inb_4_ready    ), //o
    .inb_4_payload    (s_wt_5_4_payload                ), //i
    .inb_5_valid      (s_wt_5_5_valid                  ), //i
    .inb_5_ready      (mac_acc_atom_5_1_inb_5_ready    ), //o
    .inb_5_payload    (s_wt_5_5_payload                ), //i
    .inb_6_valid      (s_wt_5_6_valid                  ), //i
    .inb_6_ready      (mac_acc_atom_5_1_inb_6_ready    ), //o
    .inb_6_payload    (s_wt_5_6_payload                ), //i
    .inb_7_valid      (s_wt_5_7_valid                  ), //i
    .inb_7_ready      (mac_acc_atom_5_1_inb_7_ready    ), //o
    .inb_7_payload    (s_wt_5_7_payload                ), //i
    .out_0_valid      (mac_acc_atom_5_1_out_0_valid    ), //o
    .out_0_ready      (s_out_5_0_ready                 ), //i
    .out_0_payload    (mac_acc_atom_5_1_out_0_payload  ), //o
    .out_1_valid      (mac_acc_atom_5_1_out_1_valid    ), //o
    .out_1_ready      (s_out_5_1_ready                 ), //i
    .out_1_payload    (mac_acc_atom_5_1_out_1_payload  ), //o
    .out_2_valid      (mac_acc_atom_5_1_out_2_valid    ), //o
    .out_2_ready      (s_out_5_2_ready                 ), //i
    .out_2_payload    (mac_acc_atom_5_1_out_2_payload  ), //o
    .out_3_valid      (mac_acc_atom_5_1_out_3_valid    ), //o
    .out_3_ready      (s_out_5_3_ready                 ), //i
    .out_3_payload    (mac_acc_atom_5_1_out_3_payload  ), //o
    .out_4_valid      (mac_acc_atom_5_1_out_4_valid    ), //o
    .out_4_ready      (s_out_5_4_ready                 ), //i
    .out_4_payload    (mac_acc_atom_5_1_out_4_payload  ), //o
    .out_5_valid      (mac_acc_atom_5_1_out_5_valid    ), //o
    .out_5_ready      (s_out_5_5_ready                 ), //i
    .out_5_payload    (mac_acc_atom_5_1_out_5_payload  ), //o
    .out_6_valid      (mac_acc_atom_5_1_out_6_valid    ), //o
    .out_6_ready      (s_out_5_6_ready                 ), //i
    .out_6_payload    (mac_acc_atom_5_1_out_6_payload  ), //o
    .out_7_valid      (mac_acc_atom_5_1_out_7_valid    ), //o
    .out_7_ready      (s_out_5_7_ready                 ), //i
    .out_7_payload    (mac_acc_atom_5_1_out_7_payload  ), //o
    .par_acc_cnt      (par_acc_cnt                     ), //i
    .acc_enable       (acc_enable                      ), //i
    .clk              (clk                             ), //i
    .reset            (reset                           )  //i
  );
  mac_acc_atom_6 mac_acc_atom_6_1 (
    .ina_0_valid      (s_ft_0_valid                    ), //i
    .ina_0_ready      (mac_acc_atom_6_1_ina_0_ready    ), //o
    .ina_0_payload    (s_ft_0_payload                  ), //i
    .ina_1_valid      (s_ft_1_valid                    ), //i
    .ina_1_ready      (mac_acc_atom_6_1_ina_1_ready    ), //o
    .ina_1_payload    (s_ft_1_payload                  ), //i
    .ina_2_valid      (s_ft_2_valid                    ), //i
    .ina_2_ready      (mac_acc_atom_6_1_ina_2_ready    ), //o
    .ina_2_payload    (s_ft_2_payload                  ), //i
    .ina_3_valid      (s_ft_3_valid                    ), //i
    .ina_3_ready      (mac_acc_atom_6_1_ina_3_ready    ), //o
    .ina_3_payload    (s_ft_3_payload                  ), //i
    .ina_4_valid      (s_ft_4_valid                    ), //i
    .ina_4_ready      (mac_acc_atom_6_1_ina_4_ready    ), //o
    .ina_4_payload    (s_ft_4_payload                  ), //i
    .ina_5_valid      (s_ft_5_valid                    ), //i
    .ina_5_ready      (mac_acc_atom_6_1_ina_5_ready    ), //o
    .ina_5_payload    (s_ft_5_payload                  ), //i
    .ina_6_valid      (s_ft_6_valid                    ), //i
    .ina_6_ready      (mac_acc_atom_6_1_ina_6_ready    ), //o
    .ina_6_payload    (s_ft_6_payload                  ), //i
    .ina_7_valid      (s_ft_7_valid                    ), //i
    .ina_7_ready      (mac_acc_atom_6_1_ina_7_ready    ), //o
    .ina_7_payload    (s_ft_7_payload                  ), //i
    .inb_0_valid      (s_wt_6_0_valid                  ), //i
    .inb_0_ready      (mac_acc_atom_6_1_inb_0_ready    ), //o
    .inb_0_payload    (s_wt_6_0_payload                ), //i
    .inb_1_valid      (s_wt_6_1_valid                  ), //i
    .inb_1_ready      (mac_acc_atom_6_1_inb_1_ready    ), //o
    .inb_1_payload    (s_wt_6_1_payload                ), //i
    .inb_2_valid      (s_wt_6_2_valid                  ), //i
    .inb_2_ready      (mac_acc_atom_6_1_inb_2_ready    ), //o
    .inb_2_payload    (s_wt_6_2_payload                ), //i
    .inb_3_valid      (s_wt_6_3_valid                  ), //i
    .inb_3_ready      (mac_acc_atom_6_1_inb_3_ready    ), //o
    .inb_3_payload    (s_wt_6_3_payload                ), //i
    .inb_4_valid      (s_wt_6_4_valid                  ), //i
    .inb_4_ready      (mac_acc_atom_6_1_inb_4_ready    ), //o
    .inb_4_payload    (s_wt_6_4_payload                ), //i
    .inb_5_valid      (s_wt_6_5_valid                  ), //i
    .inb_5_ready      (mac_acc_atom_6_1_inb_5_ready    ), //o
    .inb_5_payload    (s_wt_6_5_payload                ), //i
    .inb_6_valid      (s_wt_6_6_valid                  ), //i
    .inb_6_ready      (mac_acc_atom_6_1_inb_6_ready    ), //o
    .inb_6_payload    (s_wt_6_6_payload                ), //i
    .inb_7_valid      (s_wt_6_7_valid                  ), //i
    .inb_7_ready      (mac_acc_atom_6_1_inb_7_ready    ), //o
    .inb_7_payload    (s_wt_6_7_payload                ), //i
    .out_0_valid      (mac_acc_atom_6_1_out_0_valid    ), //o
    .out_0_ready      (s_out_6_0_ready                 ), //i
    .out_0_payload    (mac_acc_atom_6_1_out_0_payload  ), //o
    .out_1_valid      (mac_acc_atom_6_1_out_1_valid    ), //o
    .out_1_ready      (s_out_6_1_ready                 ), //i
    .out_1_payload    (mac_acc_atom_6_1_out_1_payload  ), //o
    .out_2_valid      (mac_acc_atom_6_1_out_2_valid    ), //o
    .out_2_ready      (s_out_6_2_ready                 ), //i
    .out_2_payload    (mac_acc_atom_6_1_out_2_payload  ), //o
    .out_3_valid      (mac_acc_atom_6_1_out_3_valid    ), //o
    .out_3_ready      (s_out_6_3_ready                 ), //i
    .out_3_payload    (mac_acc_atom_6_1_out_3_payload  ), //o
    .out_4_valid      (mac_acc_atom_6_1_out_4_valid    ), //o
    .out_4_ready      (s_out_6_4_ready                 ), //i
    .out_4_payload    (mac_acc_atom_6_1_out_4_payload  ), //o
    .out_5_valid      (mac_acc_atom_6_1_out_5_valid    ), //o
    .out_5_ready      (s_out_6_5_ready                 ), //i
    .out_5_payload    (mac_acc_atom_6_1_out_5_payload  ), //o
    .out_6_valid      (mac_acc_atom_6_1_out_6_valid    ), //o
    .out_6_ready      (s_out_6_6_ready                 ), //i
    .out_6_payload    (mac_acc_atom_6_1_out_6_payload  ), //o
    .out_7_valid      (mac_acc_atom_6_1_out_7_valid    ), //o
    .out_7_ready      (s_out_6_7_ready                 ), //i
    .out_7_payload    (mac_acc_atom_6_1_out_7_payload  ), //o
    .par_acc_cnt      (par_acc_cnt                     ), //i
    .acc_enable       (acc_enable                      ), //i
    .clk              (clk                             ), //i
    .reset            (reset                           )  //i
  );
  mac_acc_atom_7 mac_acc_atom_7_1 (
    .ina_0_valid      (s_ft_0_valid                    ), //i
    .ina_0_ready      (mac_acc_atom_7_1_ina_0_ready    ), //o
    .ina_0_payload    (s_ft_0_payload                  ), //i
    .ina_1_valid      (s_ft_1_valid                    ), //i
    .ina_1_ready      (mac_acc_atom_7_1_ina_1_ready    ), //o
    .ina_1_payload    (s_ft_1_payload                  ), //i
    .ina_2_valid      (s_ft_2_valid                    ), //i
    .ina_2_ready      (mac_acc_atom_7_1_ina_2_ready    ), //o
    .ina_2_payload    (s_ft_2_payload                  ), //i
    .ina_3_valid      (s_ft_3_valid                    ), //i
    .ina_3_ready      (mac_acc_atom_7_1_ina_3_ready    ), //o
    .ina_3_payload    (s_ft_3_payload                  ), //i
    .ina_4_valid      (s_ft_4_valid                    ), //i
    .ina_4_ready      (mac_acc_atom_7_1_ina_4_ready    ), //o
    .ina_4_payload    (s_ft_4_payload                  ), //i
    .ina_5_valid      (s_ft_5_valid                    ), //i
    .ina_5_ready      (mac_acc_atom_7_1_ina_5_ready    ), //o
    .ina_5_payload    (s_ft_5_payload                  ), //i
    .ina_6_valid      (s_ft_6_valid                    ), //i
    .ina_6_ready      (mac_acc_atom_7_1_ina_6_ready    ), //o
    .ina_6_payload    (s_ft_6_payload                  ), //i
    .ina_7_valid      (s_ft_7_valid                    ), //i
    .ina_7_ready      (mac_acc_atom_7_1_ina_7_ready    ), //o
    .ina_7_payload    (s_ft_7_payload                  ), //i
    .inb_0_valid      (s_wt_7_0_valid                  ), //i
    .inb_0_ready      (mac_acc_atom_7_1_inb_0_ready    ), //o
    .inb_0_payload    (s_wt_7_0_payload                ), //i
    .inb_1_valid      (s_wt_7_1_valid                  ), //i
    .inb_1_ready      (mac_acc_atom_7_1_inb_1_ready    ), //o
    .inb_1_payload    (s_wt_7_1_payload                ), //i
    .inb_2_valid      (s_wt_7_2_valid                  ), //i
    .inb_2_ready      (mac_acc_atom_7_1_inb_2_ready    ), //o
    .inb_2_payload    (s_wt_7_2_payload                ), //i
    .inb_3_valid      (s_wt_7_3_valid                  ), //i
    .inb_3_ready      (mac_acc_atom_7_1_inb_3_ready    ), //o
    .inb_3_payload    (s_wt_7_3_payload                ), //i
    .inb_4_valid      (s_wt_7_4_valid                  ), //i
    .inb_4_ready      (mac_acc_atom_7_1_inb_4_ready    ), //o
    .inb_4_payload    (s_wt_7_4_payload                ), //i
    .inb_5_valid      (s_wt_7_5_valid                  ), //i
    .inb_5_ready      (mac_acc_atom_7_1_inb_5_ready    ), //o
    .inb_5_payload    (s_wt_7_5_payload                ), //i
    .inb_6_valid      (s_wt_7_6_valid                  ), //i
    .inb_6_ready      (mac_acc_atom_7_1_inb_6_ready    ), //o
    .inb_6_payload    (s_wt_7_6_payload                ), //i
    .inb_7_valid      (s_wt_7_7_valid                  ), //i
    .inb_7_ready      (mac_acc_atom_7_1_inb_7_ready    ), //o
    .inb_7_payload    (s_wt_7_7_payload                ), //i
    .out_0_valid      (mac_acc_atom_7_1_out_0_valid    ), //o
    .out_0_ready      (s_out_7_0_ready                 ), //i
    .out_0_payload    (mac_acc_atom_7_1_out_0_payload  ), //o
    .out_1_valid      (mac_acc_atom_7_1_out_1_valid    ), //o
    .out_1_ready      (s_out_7_1_ready                 ), //i
    .out_1_payload    (mac_acc_atom_7_1_out_1_payload  ), //o
    .out_2_valid      (mac_acc_atom_7_1_out_2_valid    ), //o
    .out_2_ready      (s_out_7_2_ready                 ), //i
    .out_2_payload    (mac_acc_atom_7_1_out_2_payload  ), //o
    .out_3_valid      (mac_acc_atom_7_1_out_3_valid    ), //o
    .out_3_ready      (s_out_7_3_ready                 ), //i
    .out_3_payload    (mac_acc_atom_7_1_out_3_payload  ), //o
    .out_4_valid      (mac_acc_atom_7_1_out_4_valid    ), //o
    .out_4_ready      (s_out_7_4_ready                 ), //i
    .out_4_payload    (mac_acc_atom_7_1_out_4_payload  ), //o
    .out_5_valid      (mac_acc_atom_7_1_out_5_valid    ), //o
    .out_5_ready      (s_out_7_5_ready                 ), //i
    .out_5_payload    (mac_acc_atom_7_1_out_5_payload  ), //o
    .out_6_valid      (mac_acc_atom_7_1_out_6_valid    ), //o
    .out_6_ready      (s_out_7_6_ready                 ), //i
    .out_6_payload    (mac_acc_atom_7_1_out_6_payload  ), //o
    .out_7_valid      (mac_acc_atom_7_1_out_7_valid    ), //o
    .out_7_ready      (s_out_7_7_ready                 ), //i
    .out_7_payload    (mac_acc_atom_7_1_out_7_payload  ), //o
    .par_acc_cnt      (par_acc_cnt                     ), //i
    .acc_enable       (acc_enable                      ), //i
    .clk              (clk                             ), //i
    .reset            (reset                           )  //i
  );
  assign s_ft_0_ready = (((((((mac_acc_atom_0_ina_0_ready && mac_acc_atom_1_1_ina_0_ready) && mac_acc_atom_2_1_ina_0_ready) && mac_acc_atom_3_1_ina_0_ready) && mac_acc_atom_4_1_ina_0_ready) && mac_acc_atom_5_1_ina_0_ready) && mac_acc_atom_6_1_ina_0_ready) && mac_acc_atom_7_1_ina_0_ready);
  assign s_ft_1_ready = (((((((mac_acc_atom_0_ina_1_ready && mac_acc_atom_1_1_ina_1_ready) && mac_acc_atom_2_1_ina_1_ready) && mac_acc_atom_3_1_ina_1_ready) && mac_acc_atom_4_1_ina_1_ready) && mac_acc_atom_5_1_ina_1_ready) && mac_acc_atom_6_1_ina_1_ready) && mac_acc_atom_7_1_ina_1_ready);
  assign s_ft_2_ready = (((((((mac_acc_atom_0_ina_2_ready && mac_acc_atom_1_1_ina_2_ready) && mac_acc_atom_2_1_ina_2_ready) && mac_acc_atom_3_1_ina_2_ready) && mac_acc_atom_4_1_ina_2_ready) && mac_acc_atom_5_1_ina_2_ready) && mac_acc_atom_6_1_ina_2_ready) && mac_acc_atom_7_1_ina_2_ready);
  assign s_ft_3_ready = (((((((mac_acc_atom_0_ina_3_ready && mac_acc_atom_1_1_ina_3_ready) && mac_acc_atom_2_1_ina_3_ready) && mac_acc_atom_3_1_ina_3_ready) && mac_acc_atom_4_1_ina_3_ready) && mac_acc_atom_5_1_ina_3_ready) && mac_acc_atom_6_1_ina_3_ready) && mac_acc_atom_7_1_ina_3_ready);
  assign s_ft_4_ready = (((((((mac_acc_atom_0_ina_4_ready && mac_acc_atom_1_1_ina_4_ready) && mac_acc_atom_2_1_ina_4_ready) && mac_acc_atom_3_1_ina_4_ready) && mac_acc_atom_4_1_ina_4_ready) && mac_acc_atom_5_1_ina_4_ready) && mac_acc_atom_6_1_ina_4_ready) && mac_acc_atom_7_1_ina_4_ready);
  assign s_ft_5_ready = (((((((mac_acc_atom_0_ina_5_ready && mac_acc_atom_1_1_ina_5_ready) && mac_acc_atom_2_1_ina_5_ready) && mac_acc_atom_3_1_ina_5_ready) && mac_acc_atom_4_1_ina_5_ready) && mac_acc_atom_5_1_ina_5_ready) && mac_acc_atom_6_1_ina_5_ready) && mac_acc_atom_7_1_ina_5_ready);
  assign s_ft_6_ready = (((((((mac_acc_atom_0_ina_6_ready && mac_acc_atom_1_1_ina_6_ready) && mac_acc_atom_2_1_ina_6_ready) && mac_acc_atom_3_1_ina_6_ready) && mac_acc_atom_4_1_ina_6_ready) && mac_acc_atom_5_1_ina_6_ready) && mac_acc_atom_6_1_ina_6_ready) && mac_acc_atom_7_1_ina_6_ready);
  assign s_ft_7_ready = (((((((mac_acc_atom_0_ina_7_ready && mac_acc_atom_1_1_ina_7_ready) && mac_acc_atom_2_1_ina_7_ready) && mac_acc_atom_3_1_ina_7_ready) && mac_acc_atom_4_1_ina_7_ready) && mac_acc_atom_5_1_ina_7_ready) && mac_acc_atom_6_1_ina_7_ready) && mac_acc_atom_7_1_ina_7_ready);
  assign s_wt_0_0_ready = mac_acc_atom_0_inb_0_ready;
  assign s_wt_0_1_ready = mac_acc_atom_0_inb_1_ready;
  assign s_wt_0_2_ready = mac_acc_atom_0_inb_2_ready;
  assign s_wt_0_3_ready = mac_acc_atom_0_inb_3_ready;
  assign s_wt_0_4_ready = mac_acc_atom_0_inb_4_ready;
  assign s_wt_0_5_ready = mac_acc_atom_0_inb_5_ready;
  assign s_wt_0_6_ready = mac_acc_atom_0_inb_6_ready;
  assign s_wt_0_7_ready = mac_acc_atom_0_inb_7_ready;
  assign s_wt_1_0_ready = mac_acc_atom_1_1_inb_0_ready;
  assign s_wt_1_1_ready = mac_acc_atom_1_1_inb_1_ready;
  assign s_wt_1_2_ready = mac_acc_atom_1_1_inb_2_ready;
  assign s_wt_1_3_ready = mac_acc_atom_1_1_inb_3_ready;
  assign s_wt_1_4_ready = mac_acc_atom_1_1_inb_4_ready;
  assign s_wt_1_5_ready = mac_acc_atom_1_1_inb_5_ready;
  assign s_wt_1_6_ready = mac_acc_atom_1_1_inb_6_ready;
  assign s_wt_1_7_ready = mac_acc_atom_1_1_inb_7_ready;
  assign s_wt_2_0_ready = mac_acc_atom_2_1_inb_0_ready;
  assign s_wt_2_1_ready = mac_acc_atom_2_1_inb_1_ready;
  assign s_wt_2_2_ready = mac_acc_atom_2_1_inb_2_ready;
  assign s_wt_2_3_ready = mac_acc_atom_2_1_inb_3_ready;
  assign s_wt_2_4_ready = mac_acc_atom_2_1_inb_4_ready;
  assign s_wt_2_5_ready = mac_acc_atom_2_1_inb_5_ready;
  assign s_wt_2_6_ready = mac_acc_atom_2_1_inb_6_ready;
  assign s_wt_2_7_ready = mac_acc_atom_2_1_inb_7_ready;
  assign s_wt_3_0_ready = mac_acc_atom_3_1_inb_0_ready;
  assign s_wt_3_1_ready = mac_acc_atom_3_1_inb_1_ready;
  assign s_wt_3_2_ready = mac_acc_atom_3_1_inb_2_ready;
  assign s_wt_3_3_ready = mac_acc_atom_3_1_inb_3_ready;
  assign s_wt_3_4_ready = mac_acc_atom_3_1_inb_4_ready;
  assign s_wt_3_5_ready = mac_acc_atom_3_1_inb_5_ready;
  assign s_wt_3_6_ready = mac_acc_atom_3_1_inb_6_ready;
  assign s_wt_3_7_ready = mac_acc_atom_3_1_inb_7_ready;
  assign s_wt_4_0_ready = mac_acc_atom_4_1_inb_0_ready;
  assign s_wt_4_1_ready = mac_acc_atom_4_1_inb_1_ready;
  assign s_wt_4_2_ready = mac_acc_atom_4_1_inb_2_ready;
  assign s_wt_4_3_ready = mac_acc_atom_4_1_inb_3_ready;
  assign s_wt_4_4_ready = mac_acc_atom_4_1_inb_4_ready;
  assign s_wt_4_5_ready = mac_acc_atom_4_1_inb_5_ready;
  assign s_wt_4_6_ready = mac_acc_atom_4_1_inb_6_ready;
  assign s_wt_4_7_ready = mac_acc_atom_4_1_inb_7_ready;
  assign s_wt_5_0_ready = mac_acc_atom_5_1_inb_0_ready;
  assign s_wt_5_1_ready = mac_acc_atom_5_1_inb_1_ready;
  assign s_wt_5_2_ready = mac_acc_atom_5_1_inb_2_ready;
  assign s_wt_5_3_ready = mac_acc_atom_5_1_inb_3_ready;
  assign s_wt_5_4_ready = mac_acc_atom_5_1_inb_4_ready;
  assign s_wt_5_5_ready = mac_acc_atom_5_1_inb_5_ready;
  assign s_wt_5_6_ready = mac_acc_atom_5_1_inb_6_ready;
  assign s_wt_5_7_ready = mac_acc_atom_5_1_inb_7_ready;
  assign s_wt_6_0_ready = mac_acc_atom_6_1_inb_0_ready;
  assign s_wt_6_1_ready = mac_acc_atom_6_1_inb_1_ready;
  assign s_wt_6_2_ready = mac_acc_atom_6_1_inb_2_ready;
  assign s_wt_6_3_ready = mac_acc_atom_6_1_inb_3_ready;
  assign s_wt_6_4_ready = mac_acc_atom_6_1_inb_4_ready;
  assign s_wt_6_5_ready = mac_acc_atom_6_1_inb_5_ready;
  assign s_wt_6_6_ready = mac_acc_atom_6_1_inb_6_ready;
  assign s_wt_6_7_ready = mac_acc_atom_6_1_inb_7_ready;
  assign s_wt_7_0_ready = mac_acc_atom_7_1_inb_0_ready;
  assign s_wt_7_1_ready = mac_acc_atom_7_1_inb_1_ready;
  assign s_wt_7_2_ready = mac_acc_atom_7_1_inb_2_ready;
  assign s_wt_7_3_ready = mac_acc_atom_7_1_inb_3_ready;
  assign s_wt_7_4_ready = mac_acc_atom_7_1_inb_4_ready;
  assign s_wt_7_5_ready = mac_acc_atom_7_1_inb_5_ready;
  assign s_wt_7_6_ready = mac_acc_atom_7_1_inb_6_ready;
  assign s_wt_7_7_ready = mac_acc_atom_7_1_inb_7_ready;
  assign s_out_0_0_valid = mac_acc_atom_0_out_0_valid;
  assign s_out_0_0_payload = mac_acc_atom_0_out_0_payload;
  assign s_out_0_1_valid = mac_acc_atom_0_out_1_valid;
  assign s_out_0_1_payload = mac_acc_atom_0_out_1_payload;
  assign s_out_0_2_valid = mac_acc_atom_0_out_2_valid;
  assign s_out_0_2_payload = mac_acc_atom_0_out_2_payload;
  assign s_out_0_3_valid = mac_acc_atom_0_out_3_valid;
  assign s_out_0_3_payload = mac_acc_atom_0_out_3_payload;
  assign s_out_0_4_valid = mac_acc_atom_0_out_4_valid;
  assign s_out_0_4_payload = mac_acc_atom_0_out_4_payload;
  assign s_out_0_5_valid = mac_acc_atom_0_out_5_valid;
  assign s_out_0_5_payload = mac_acc_atom_0_out_5_payload;
  assign s_out_0_6_valid = mac_acc_atom_0_out_6_valid;
  assign s_out_0_6_payload = mac_acc_atom_0_out_6_payload;
  assign s_out_0_7_valid = mac_acc_atom_0_out_7_valid;
  assign s_out_0_7_payload = mac_acc_atom_0_out_7_payload;
  assign s_out_1_0_valid = mac_acc_atom_1_1_out_0_valid;
  assign s_out_1_0_payload = mac_acc_atom_1_1_out_0_payload;
  assign s_out_1_1_valid = mac_acc_atom_1_1_out_1_valid;
  assign s_out_1_1_payload = mac_acc_atom_1_1_out_1_payload;
  assign s_out_1_2_valid = mac_acc_atom_1_1_out_2_valid;
  assign s_out_1_2_payload = mac_acc_atom_1_1_out_2_payload;
  assign s_out_1_3_valid = mac_acc_atom_1_1_out_3_valid;
  assign s_out_1_3_payload = mac_acc_atom_1_1_out_3_payload;
  assign s_out_1_4_valid = mac_acc_atom_1_1_out_4_valid;
  assign s_out_1_4_payload = mac_acc_atom_1_1_out_4_payload;
  assign s_out_1_5_valid = mac_acc_atom_1_1_out_5_valid;
  assign s_out_1_5_payload = mac_acc_atom_1_1_out_5_payload;
  assign s_out_1_6_valid = mac_acc_atom_1_1_out_6_valid;
  assign s_out_1_6_payload = mac_acc_atom_1_1_out_6_payload;
  assign s_out_1_7_valid = mac_acc_atom_1_1_out_7_valid;
  assign s_out_1_7_payload = mac_acc_atom_1_1_out_7_payload;
  assign s_out_2_0_valid = mac_acc_atom_2_1_out_0_valid;
  assign s_out_2_0_payload = mac_acc_atom_2_1_out_0_payload;
  assign s_out_2_1_valid = mac_acc_atom_2_1_out_1_valid;
  assign s_out_2_1_payload = mac_acc_atom_2_1_out_1_payload;
  assign s_out_2_2_valid = mac_acc_atom_2_1_out_2_valid;
  assign s_out_2_2_payload = mac_acc_atom_2_1_out_2_payload;
  assign s_out_2_3_valid = mac_acc_atom_2_1_out_3_valid;
  assign s_out_2_3_payload = mac_acc_atom_2_1_out_3_payload;
  assign s_out_2_4_valid = mac_acc_atom_2_1_out_4_valid;
  assign s_out_2_4_payload = mac_acc_atom_2_1_out_4_payload;
  assign s_out_2_5_valid = mac_acc_atom_2_1_out_5_valid;
  assign s_out_2_5_payload = mac_acc_atom_2_1_out_5_payload;
  assign s_out_2_6_valid = mac_acc_atom_2_1_out_6_valid;
  assign s_out_2_6_payload = mac_acc_atom_2_1_out_6_payload;
  assign s_out_2_7_valid = mac_acc_atom_2_1_out_7_valid;
  assign s_out_2_7_payload = mac_acc_atom_2_1_out_7_payload;
  assign s_out_3_0_valid = mac_acc_atom_3_1_out_0_valid;
  assign s_out_3_0_payload = mac_acc_atom_3_1_out_0_payload;
  assign s_out_3_1_valid = mac_acc_atom_3_1_out_1_valid;
  assign s_out_3_1_payload = mac_acc_atom_3_1_out_1_payload;
  assign s_out_3_2_valid = mac_acc_atom_3_1_out_2_valid;
  assign s_out_3_2_payload = mac_acc_atom_3_1_out_2_payload;
  assign s_out_3_3_valid = mac_acc_atom_3_1_out_3_valid;
  assign s_out_3_3_payload = mac_acc_atom_3_1_out_3_payload;
  assign s_out_3_4_valid = mac_acc_atom_3_1_out_4_valid;
  assign s_out_3_4_payload = mac_acc_atom_3_1_out_4_payload;
  assign s_out_3_5_valid = mac_acc_atom_3_1_out_5_valid;
  assign s_out_3_5_payload = mac_acc_atom_3_1_out_5_payload;
  assign s_out_3_6_valid = mac_acc_atom_3_1_out_6_valid;
  assign s_out_3_6_payload = mac_acc_atom_3_1_out_6_payload;
  assign s_out_3_7_valid = mac_acc_atom_3_1_out_7_valid;
  assign s_out_3_7_payload = mac_acc_atom_3_1_out_7_payload;
  assign s_out_4_0_valid = mac_acc_atom_4_1_out_0_valid;
  assign s_out_4_0_payload = mac_acc_atom_4_1_out_0_payload;
  assign s_out_4_1_valid = mac_acc_atom_4_1_out_1_valid;
  assign s_out_4_1_payload = mac_acc_atom_4_1_out_1_payload;
  assign s_out_4_2_valid = mac_acc_atom_4_1_out_2_valid;
  assign s_out_4_2_payload = mac_acc_atom_4_1_out_2_payload;
  assign s_out_4_3_valid = mac_acc_atom_4_1_out_3_valid;
  assign s_out_4_3_payload = mac_acc_atom_4_1_out_3_payload;
  assign s_out_4_4_valid = mac_acc_atom_4_1_out_4_valid;
  assign s_out_4_4_payload = mac_acc_atom_4_1_out_4_payload;
  assign s_out_4_5_valid = mac_acc_atom_4_1_out_5_valid;
  assign s_out_4_5_payload = mac_acc_atom_4_1_out_5_payload;
  assign s_out_4_6_valid = mac_acc_atom_4_1_out_6_valid;
  assign s_out_4_6_payload = mac_acc_atom_4_1_out_6_payload;
  assign s_out_4_7_valid = mac_acc_atom_4_1_out_7_valid;
  assign s_out_4_7_payload = mac_acc_atom_4_1_out_7_payload;
  assign s_out_5_0_valid = mac_acc_atom_5_1_out_0_valid;
  assign s_out_5_0_payload = mac_acc_atom_5_1_out_0_payload;
  assign s_out_5_1_valid = mac_acc_atom_5_1_out_1_valid;
  assign s_out_5_1_payload = mac_acc_atom_5_1_out_1_payload;
  assign s_out_5_2_valid = mac_acc_atom_5_1_out_2_valid;
  assign s_out_5_2_payload = mac_acc_atom_5_1_out_2_payload;
  assign s_out_5_3_valid = mac_acc_atom_5_1_out_3_valid;
  assign s_out_5_3_payload = mac_acc_atom_5_1_out_3_payload;
  assign s_out_5_4_valid = mac_acc_atom_5_1_out_4_valid;
  assign s_out_5_4_payload = mac_acc_atom_5_1_out_4_payload;
  assign s_out_5_5_valid = mac_acc_atom_5_1_out_5_valid;
  assign s_out_5_5_payload = mac_acc_atom_5_1_out_5_payload;
  assign s_out_5_6_valid = mac_acc_atom_5_1_out_6_valid;
  assign s_out_5_6_payload = mac_acc_atom_5_1_out_6_payload;
  assign s_out_5_7_valid = mac_acc_atom_5_1_out_7_valid;
  assign s_out_5_7_payload = mac_acc_atom_5_1_out_7_payload;
  assign s_out_6_0_valid = mac_acc_atom_6_1_out_0_valid;
  assign s_out_6_0_payload = mac_acc_atom_6_1_out_0_payload;
  assign s_out_6_1_valid = mac_acc_atom_6_1_out_1_valid;
  assign s_out_6_1_payload = mac_acc_atom_6_1_out_1_payload;
  assign s_out_6_2_valid = mac_acc_atom_6_1_out_2_valid;
  assign s_out_6_2_payload = mac_acc_atom_6_1_out_2_payload;
  assign s_out_6_3_valid = mac_acc_atom_6_1_out_3_valid;
  assign s_out_6_3_payload = mac_acc_atom_6_1_out_3_payload;
  assign s_out_6_4_valid = mac_acc_atom_6_1_out_4_valid;
  assign s_out_6_4_payload = mac_acc_atom_6_1_out_4_payload;
  assign s_out_6_5_valid = mac_acc_atom_6_1_out_5_valid;
  assign s_out_6_5_payload = mac_acc_atom_6_1_out_5_payload;
  assign s_out_6_6_valid = mac_acc_atom_6_1_out_6_valid;
  assign s_out_6_6_payload = mac_acc_atom_6_1_out_6_payload;
  assign s_out_6_7_valid = mac_acc_atom_6_1_out_7_valid;
  assign s_out_6_7_payload = mac_acc_atom_6_1_out_7_payload;
  assign s_out_7_0_valid = mac_acc_atom_7_1_out_0_valid;
  assign s_out_7_0_payload = mac_acc_atom_7_1_out_0_payload;
  assign s_out_7_1_valid = mac_acc_atom_7_1_out_1_valid;
  assign s_out_7_1_payload = mac_acc_atom_7_1_out_1_payload;
  assign s_out_7_2_valid = mac_acc_atom_7_1_out_2_valid;
  assign s_out_7_2_payload = mac_acc_atom_7_1_out_2_payload;
  assign s_out_7_3_valid = mac_acc_atom_7_1_out_3_valid;
  assign s_out_7_3_payload = mac_acc_atom_7_1_out_3_payload;
  assign s_out_7_4_valid = mac_acc_atom_7_1_out_4_valid;
  assign s_out_7_4_payload = mac_acc_atom_7_1_out_4_payload;
  assign s_out_7_5_valid = mac_acc_atom_7_1_out_5_valid;
  assign s_out_7_5_payload = mac_acc_atom_7_1_out_5_payload;
  assign s_out_7_6_valid = mac_acc_atom_7_1_out_6_valid;
  assign s_out_7_6_payload = mac_acc_atom_7_1_out_6_payload;
  assign s_out_7_7_valid = mac_acc_atom_7_1_out_7_valid;
  assign s_out_7_7_payload = mac_acc_atom_7_1_out_7_payload;

endmodule

module mac_acc_atom_7 (
  input               ina_0_valid,
  output              ina_0_ready,
  input      [31:0]   ina_0_payload,
  input               ina_1_valid,
  output              ina_1_ready,
  input      [31:0]   ina_1_payload,
  input               ina_2_valid,
  output              ina_2_ready,
  input      [31:0]   ina_2_payload,
  input               ina_3_valid,
  output              ina_3_ready,
  input      [31:0]   ina_3_payload,
  input               ina_4_valid,
  output              ina_4_ready,
  input      [31:0]   ina_4_payload,
  input               ina_5_valid,
  output              ina_5_ready,
  input      [31:0]   ina_5_payload,
  input               ina_6_valid,
  output              ina_6_ready,
  input      [31:0]   ina_6_payload,
  input               ina_7_valid,
  output              ina_7_ready,
  input      [31:0]   ina_7_payload,
  input               inb_0_valid,
  output              inb_0_ready,
  input      [31:0]   inb_0_payload,
  input               inb_1_valid,
  output              inb_1_ready,
  input      [31:0]   inb_1_payload,
  input               inb_2_valid,
  output              inb_2_ready,
  input      [31:0]   inb_2_payload,
  input               inb_3_valid,
  output              inb_3_ready,
  input      [31:0]   inb_3_payload,
  input               inb_4_valid,
  output              inb_4_ready,
  input      [31:0]   inb_4_payload,
  input               inb_5_valid,
  output              inb_5_ready,
  input      [31:0]   inb_5_payload,
  input               inb_6_valid,
  output              inb_6_ready,
  input      [31:0]   inb_6_payload,
  input               inb_7_valid,
  output              inb_7_ready,
  input      [31:0]   inb_7_payload,
  output              out_0_valid,
  input               out_0_ready,
  output     [31:0]   out_0_payload,
  output              out_1_valid,
  input               out_1_ready,
  output     [31:0]   out_1_payload,
  output              out_2_valid,
  input               out_2_ready,
  output     [31:0]   out_2_payload,
  output              out_3_valid,
  input               out_3_ready,
  output     [31:0]   out_3_payload,
  output              out_4_valid,
  input               out_4_ready,
  output     [31:0]   out_4_payload,
  output              out_5_valid,
  input               out_5_ready,
  output     [31:0]   out_5_payload,
  output              out_6_valid,
  input               out_6_ready,
  output     [31:0]   out_6_payload,
  output              out_7_valid,
  input               out_7_ready,
  output     [31:0]   out_7_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                mac_0_io_ina_ready;
  wire                mac_0_io_inb_ready;
  wire                mac_0_io_out_valid;
  wire       [31:0]   mac_0_io_out_payload;
  wire                mac_1_io_ina_ready;
  wire                mac_1_io_inb_ready;
  wire                mac_1_io_out_valid;
  wire       [31:0]   mac_1_io_out_payload;
  wire                mac_2_io_ina_ready;
  wire                mac_2_io_inb_ready;
  wire                mac_2_io_out_valid;
  wire       [31:0]   mac_2_io_out_payload;
  wire                mac_3_io_ina_ready;
  wire                mac_3_io_inb_ready;
  wire                mac_3_io_out_valid;
  wire       [31:0]   mac_3_io_out_payload;
  wire                mac_4_io_ina_ready;
  wire                mac_4_io_inb_ready;
  wire                mac_4_io_out_valid;
  wire       [31:0]   mac_4_io_out_payload;
  wire                mac_5_io_ina_ready;
  wire                mac_5_io_inb_ready;
  wire                mac_5_io_out_valid;
  wire       [31:0]   mac_5_io_out_payload;
  wire                mac_6_io_ina_ready;
  wire                mac_6_io_inb_ready;
  wire                mac_6_io_out_valid;
  wire       [31:0]   mac_6_io_out_payload;
  wire                mac_7_io_ina_ready;
  wire                mac_7_io_inb_ready;
  wire                mac_7_io_out_valid;
  wire       [31:0]   mac_7_io_out_payload;

  mac_acc_unit_56 mac_0 (
    .io_ina_valid      (ina_0_valid           ), //i
    .io_ina_ready      (mac_0_io_ina_ready    ), //o
    .io_ina_payload    (ina_0_payload         ), //i
    .io_inb_valid      (inb_0_valid           ), //i
    .io_inb_ready      (mac_0_io_inb_ready    ), //o
    .io_inb_payload    (inb_0_payload         ), //i
    .io_out_valid      (mac_0_io_out_valid    ), //o
    .io_out_ready      (out_0_ready           ), //i
    .io_out_payload    (mac_0_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_57 mac_1 (
    .io_ina_valid      (ina_1_valid           ), //i
    .io_ina_ready      (mac_1_io_ina_ready    ), //o
    .io_ina_payload    (ina_1_payload         ), //i
    .io_inb_valid      (inb_1_valid           ), //i
    .io_inb_ready      (mac_1_io_inb_ready    ), //o
    .io_inb_payload    (inb_1_payload         ), //i
    .io_out_valid      (mac_1_io_out_valid    ), //o
    .io_out_ready      (out_1_ready           ), //i
    .io_out_payload    (mac_1_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_58 mac_2 (
    .io_ina_valid      (ina_2_valid           ), //i
    .io_ina_ready      (mac_2_io_ina_ready    ), //o
    .io_ina_payload    (ina_2_payload         ), //i
    .io_inb_valid      (inb_2_valid           ), //i
    .io_inb_ready      (mac_2_io_inb_ready    ), //o
    .io_inb_payload    (inb_2_payload         ), //i
    .io_out_valid      (mac_2_io_out_valid    ), //o
    .io_out_ready      (out_2_ready           ), //i
    .io_out_payload    (mac_2_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_59 mac_3 (
    .io_ina_valid      (ina_3_valid           ), //i
    .io_ina_ready      (mac_3_io_ina_ready    ), //o
    .io_ina_payload    (ina_3_payload         ), //i
    .io_inb_valid      (inb_3_valid           ), //i
    .io_inb_ready      (mac_3_io_inb_ready    ), //o
    .io_inb_payload    (inb_3_payload         ), //i
    .io_out_valid      (mac_3_io_out_valid    ), //o
    .io_out_ready      (out_3_ready           ), //i
    .io_out_payload    (mac_3_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_60 mac_4 (
    .io_ina_valid      (ina_4_valid           ), //i
    .io_ina_ready      (mac_4_io_ina_ready    ), //o
    .io_ina_payload    (ina_4_payload         ), //i
    .io_inb_valid      (inb_4_valid           ), //i
    .io_inb_ready      (mac_4_io_inb_ready    ), //o
    .io_inb_payload    (inb_4_payload         ), //i
    .io_out_valid      (mac_4_io_out_valid    ), //o
    .io_out_ready      (out_4_ready           ), //i
    .io_out_payload    (mac_4_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_61 mac_5 (
    .io_ina_valid      (ina_5_valid           ), //i
    .io_ina_ready      (mac_5_io_ina_ready    ), //o
    .io_ina_payload    (ina_5_payload         ), //i
    .io_inb_valid      (inb_5_valid           ), //i
    .io_inb_ready      (mac_5_io_inb_ready    ), //o
    .io_inb_payload    (inb_5_payload         ), //i
    .io_out_valid      (mac_5_io_out_valid    ), //o
    .io_out_ready      (out_5_ready           ), //i
    .io_out_payload    (mac_5_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_62 mac_6 (
    .io_ina_valid      (ina_6_valid           ), //i
    .io_ina_ready      (mac_6_io_ina_ready    ), //o
    .io_ina_payload    (ina_6_payload         ), //i
    .io_inb_valid      (inb_6_valid           ), //i
    .io_inb_ready      (mac_6_io_inb_ready    ), //o
    .io_inb_payload    (inb_6_payload         ), //i
    .io_out_valid      (mac_6_io_out_valid    ), //o
    .io_out_ready      (out_6_ready           ), //i
    .io_out_payload    (mac_6_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_63 mac_7 (
    .io_ina_valid      (ina_7_valid           ), //i
    .io_ina_ready      (mac_7_io_ina_ready    ), //o
    .io_ina_payload    (ina_7_payload         ), //i
    .io_inb_valid      (inb_7_valid           ), //i
    .io_inb_ready      (mac_7_io_inb_ready    ), //o
    .io_inb_payload    (inb_7_payload         ), //i
    .io_out_valid      (mac_7_io_out_valid    ), //o
    .io_out_ready      (out_7_ready           ), //i
    .io_out_payload    (mac_7_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  assign ina_0_ready = mac_0_io_ina_ready;
  assign inb_0_ready = mac_0_io_inb_ready;
  assign out_0_valid = mac_0_io_out_valid;
  assign out_0_payload = mac_0_io_out_payload;
  assign ina_1_ready = mac_1_io_ina_ready;
  assign inb_1_ready = mac_1_io_inb_ready;
  assign out_1_valid = mac_1_io_out_valid;
  assign out_1_payload = mac_1_io_out_payload;
  assign ina_2_ready = mac_2_io_ina_ready;
  assign inb_2_ready = mac_2_io_inb_ready;
  assign out_2_valid = mac_2_io_out_valid;
  assign out_2_payload = mac_2_io_out_payload;
  assign ina_3_ready = mac_3_io_ina_ready;
  assign inb_3_ready = mac_3_io_inb_ready;
  assign out_3_valid = mac_3_io_out_valid;
  assign out_3_payload = mac_3_io_out_payload;
  assign ina_4_ready = mac_4_io_ina_ready;
  assign inb_4_ready = mac_4_io_inb_ready;
  assign out_4_valid = mac_4_io_out_valid;
  assign out_4_payload = mac_4_io_out_payload;
  assign ina_5_ready = mac_5_io_ina_ready;
  assign inb_5_ready = mac_5_io_inb_ready;
  assign out_5_valid = mac_5_io_out_valid;
  assign out_5_payload = mac_5_io_out_payload;
  assign ina_6_ready = mac_6_io_ina_ready;
  assign inb_6_ready = mac_6_io_inb_ready;
  assign out_6_valid = mac_6_io_out_valid;
  assign out_6_payload = mac_6_io_out_payload;
  assign ina_7_ready = mac_7_io_ina_ready;
  assign inb_7_ready = mac_7_io_inb_ready;
  assign out_7_valid = mac_7_io_out_valid;
  assign out_7_payload = mac_7_io_out_payload;

endmodule

module mac_acc_atom_6 (
  input               ina_0_valid,
  output              ina_0_ready,
  input      [31:0]   ina_0_payload,
  input               ina_1_valid,
  output              ina_1_ready,
  input      [31:0]   ina_1_payload,
  input               ina_2_valid,
  output              ina_2_ready,
  input      [31:0]   ina_2_payload,
  input               ina_3_valid,
  output              ina_3_ready,
  input      [31:0]   ina_3_payload,
  input               ina_4_valid,
  output              ina_4_ready,
  input      [31:0]   ina_4_payload,
  input               ina_5_valid,
  output              ina_5_ready,
  input      [31:0]   ina_5_payload,
  input               ina_6_valid,
  output              ina_6_ready,
  input      [31:0]   ina_6_payload,
  input               ina_7_valid,
  output              ina_7_ready,
  input      [31:0]   ina_7_payload,
  input               inb_0_valid,
  output              inb_0_ready,
  input      [31:0]   inb_0_payload,
  input               inb_1_valid,
  output              inb_1_ready,
  input      [31:0]   inb_1_payload,
  input               inb_2_valid,
  output              inb_2_ready,
  input      [31:0]   inb_2_payload,
  input               inb_3_valid,
  output              inb_3_ready,
  input      [31:0]   inb_3_payload,
  input               inb_4_valid,
  output              inb_4_ready,
  input      [31:0]   inb_4_payload,
  input               inb_5_valid,
  output              inb_5_ready,
  input      [31:0]   inb_5_payload,
  input               inb_6_valid,
  output              inb_6_ready,
  input      [31:0]   inb_6_payload,
  input               inb_7_valid,
  output              inb_7_ready,
  input      [31:0]   inb_7_payload,
  output              out_0_valid,
  input               out_0_ready,
  output     [31:0]   out_0_payload,
  output              out_1_valid,
  input               out_1_ready,
  output     [31:0]   out_1_payload,
  output              out_2_valid,
  input               out_2_ready,
  output     [31:0]   out_2_payload,
  output              out_3_valid,
  input               out_3_ready,
  output     [31:0]   out_3_payload,
  output              out_4_valid,
  input               out_4_ready,
  output     [31:0]   out_4_payload,
  output              out_5_valid,
  input               out_5_ready,
  output     [31:0]   out_5_payload,
  output              out_6_valid,
  input               out_6_ready,
  output     [31:0]   out_6_payload,
  output              out_7_valid,
  input               out_7_ready,
  output     [31:0]   out_7_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                mac_0_io_ina_ready;
  wire                mac_0_io_inb_ready;
  wire                mac_0_io_out_valid;
  wire       [31:0]   mac_0_io_out_payload;
  wire                mac_1_io_ina_ready;
  wire                mac_1_io_inb_ready;
  wire                mac_1_io_out_valid;
  wire       [31:0]   mac_1_io_out_payload;
  wire                mac_2_io_ina_ready;
  wire                mac_2_io_inb_ready;
  wire                mac_2_io_out_valid;
  wire       [31:0]   mac_2_io_out_payload;
  wire                mac_3_io_ina_ready;
  wire                mac_3_io_inb_ready;
  wire                mac_3_io_out_valid;
  wire       [31:0]   mac_3_io_out_payload;
  wire                mac_4_io_ina_ready;
  wire                mac_4_io_inb_ready;
  wire                mac_4_io_out_valid;
  wire       [31:0]   mac_4_io_out_payload;
  wire                mac_5_io_ina_ready;
  wire                mac_5_io_inb_ready;
  wire                mac_5_io_out_valid;
  wire       [31:0]   mac_5_io_out_payload;
  wire                mac_6_io_ina_ready;
  wire                mac_6_io_inb_ready;
  wire                mac_6_io_out_valid;
  wire       [31:0]   mac_6_io_out_payload;
  wire                mac_7_io_ina_ready;
  wire                mac_7_io_inb_ready;
  wire                mac_7_io_out_valid;
  wire       [31:0]   mac_7_io_out_payload;

  mac_acc_unit_48 mac_0 (
    .io_ina_valid      (ina_0_valid           ), //i
    .io_ina_ready      (mac_0_io_ina_ready    ), //o
    .io_ina_payload    (ina_0_payload         ), //i
    .io_inb_valid      (inb_0_valid           ), //i
    .io_inb_ready      (mac_0_io_inb_ready    ), //o
    .io_inb_payload    (inb_0_payload         ), //i
    .io_out_valid      (mac_0_io_out_valid    ), //o
    .io_out_ready      (out_0_ready           ), //i
    .io_out_payload    (mac_0_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_49 mac_1 (
    .io_ina_valid      (ina_1_valid           ), //i
    .io_ina_ready      (mac_1_io_ina_ready    ), //o
    .io_ina_payload    (ina_1_payload         ), //i
    .io_inb_valid      (inb_1_valid           ), //i
    .io_inb_ready      (mac_1_io_inb_ready    ), //o
    .io_inb_payload    (inb_1_payload         ), //i
    .io_out_valid      (mac_1_io_out_valid    ), //o
    .io_out_ready      (out_1_ready           ), //i
    .io_out_payload    (mac_1_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_50 mac_2 (
    .io_ina_valid      (ina_2_valid           ), //i
    .io_ina_ready      (mac_2_io_ina_ready    ), //o
    .io_ina_payload    (ina_2_payload         ), //i
    .io_inb_valid      (inb_2_valid           ), //i
    .io_inb_ready      (mac_2_io_inb_ready    ), //o
    .io_inb_payload    (inb_2_payload         ), //i
    .io_out_valid      (mac_2_io_out_valid    ), //o
    .io_out_ready      (out_2_ready           ), //i
    .io_out_payload    (mac_2_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_51 mac_3 (
    .io_ina_valid      (ina_3_valid           ), //i
    .io_ina_ready      (mac_3_io_ina_ready    ), //o
    .io_ina_payload    (ina_3_payload         ), //i
    .io_inb_valid      (inb_3_valid           ), //i
    .io_inb_ready      (mac_3_io_inb_ready    ), //o
    .io_inb_payload    (inb_3_payload         ), //i
    .io_out_valid      (mac_3_io_out_valid    ), //o
    .io_out_ready      (out_3_ready           ), //i
    .io_out_payload    (mac_3_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_52 mac_4 (
    .io_ina_valid      (ina_4_valid           ), //i
    .io_ina_ready      (mac_4_io_ina_ready    ), //o
    .io_ina_payload    (ina_4_payload         ), //i
    .io_inb_valid      (inb_4_valid           ), //i
    .io_inb_ready      (mac_4_io_inb_ready    ), //o
    .io_inb_payload    (inb_4_payload         ), //i
    .io_out_valid      (mac_4_io_out_valid    ), //o
    .io_out_ready      (out_4_ready           ), //i
    .io_out_payload    (mac_4_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_53 mac_5 (
    .io_ina_valid      (ina_5_valid           ), //i
    .io_ina_ready      (mac_5_io_ina_ready    ), //o
    .io_ina_payload    (ina_5_payload         ), //i
    .io_inb_valid      (inb_5_valid           ), //i
    .io_inb_ready      (mac_5_io_inb_ready    ), //o
    .io_inb_payload    (inb_5_payload         ), //i
    .io_out_valid      (mac_5_io_out_valid    ), //o
    .io_out_ready      (out_5_ready           ), //i
    .io_out_payload    (mac_5_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_54 mac_6 (
    .io_ina_valid      (ina_6_valid           ), //i
    .io_ina_ready      (mac_6_io_ina_ready    ), //o
    .io_ina_payload    (ina_6_payload         ), //i
    .io_inb_valid      (inb_6_valid           ), //i
    .io_inb_ready      (mac_6_io_inb_ready    ), //o
    .io_inb_payload    (inb_6_payload         ), //i
    .io_out_valid      (mac_6_io_out_valid    ), //o
    .io_out_ready      (out_6_ready           ), //i
    .io_out_payload    (mac_6_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_55 mac_7 (
    .io_ina_valid      (ina_7_valid           ), //i
    .io_ina_ready      (mac_7_io_ina_ready    ), //o
    .io_ina_payload    (ina_7_payload         ), //i
    .io_inb_valid      (inb_7_valid           ), //i
    .io_inb_ready      (mac_7_io_inb_ready    ), //o
    .io_inb_payload    (inb_7_payload         ), //i
    .io_out_valid      (mac_7_io_out_valid    ), //o
    .io_out_ready      (out_7_ready           ), //i
    .io_out_payload    (mac_7_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  assign ina_0_ready = mac_0_io_ina_ready;
  assign inb_0_ready = mac_0_io_inb_ready;
  assign out_0_valid = mac_0_io_out_valid;
  assign out_0_payload = mac_0_io_out_payload;
  assign ina_1_ready = mac_1_io_ina_ready;
  assign inb_1_ready = mac_1_io_inb_ready;
  assign out_1_valid = mac_1_io_out_valid;
  assign out_1_payload = mac_1_io_out_payload;
  assign ina_2_ready = mac_2_io_ina_ready;
  assign inb_2_ready = mac_2_io_inb_ready;
  assign out_2_valid = mac_2_io_out_valid;
  assign out_2_payload = mac_2_io_out_payload;
  assign ina_3_ready = mac_3_io_ina_ready;
  assign inb_3_ready = mac_3_io_inb_ready;
  assign out_3_valid = mac_3_io_out_valid;
  assign out_3_payload = mac_3_io_out_payload;
  assign ina_4_ready = mac_4_io_ina_ready;
  assign inb_4_ready = mac_4_io_inb_ready;
  assign out_4_valid = mac_4_io_out_valid;
  assign out_4_payload = mac_4_io_out_payload;
  assign ina_5_ready = mac_5_io_ina_ready;
  assign inb_5_ready = mac_5_io_inb_ready;
  assign out_5_valid = mac_5_io_out_valid;
  assign out_5_payload = mac_5_io_out_payload;
  assign ina_6_ready = mac_6_io_ina_ready;
  assign inb_6_ready = mac_6_io_inb_ready;
  assign out_6_valid = mac_6_io_out_valid;
  assign out_6_payload = mac_6_io_out_payload;
  assign ina_7_ready = mac_7_io_ina_ready;
  assign inb_7_ready = mac_7_io_inb_ready;
  assign out_7_valid = mac_7_io_out_valid;
  assign out_7_payload = mac_7_io_out_payload;

endmodule

module mac_acc_atom_5 (
  input               ina_0_valid,
  output              ina_0_ready,
  input      [31:0]   ina_0_payload,
  input               ina_1_valid,
  output              ina_1_ready,
  input      [31:0]   ina_1_payload,
  input               ina_2_valid,
  output              ina_2_ready,
  input      [31:0]   ina_2_payload,
  input               ina_3_valid,
  output              ina_3_ready,
  input      [31:0]   ina_3_payload,
  input               ina_4_valid,
  output              ina_4_ready,
  input      [31:0]   ina_4_payload,
  input               ina_5_valid,
  output              ina_5_ready,
  input      [31:0]   ina_5_payload,
  input               ina_6_valid,
  output              ina_6_ready,
  input      [31:0]   ina_6_payload,
  input               ina_7_valid,
  output              ina_7_ready,
  input      [31:0]   ina_7_payload,
  input               inb_0_valid,
  output              inb_0_ready,
  input      [31:0]   inb_0_payload,
  input               inb_1_valid,
  output              inb_1_ready,
  input      [31:0]   inb_1_payload,
  input               inb_2_valid,
  output              inb_2_ready,
  input      [31:0]   inb_2_payload,
  input               inb_3_valid,
  output              inb_3_ready,
  input      [31:0]   inb_3_payload,
  input               inb_4_valid,
  output              inb_4_ready,
  input      [31:0]   inb_4_payload,
  input               inb_5_valid,
  output              inb_5_ready,
  input      [31:0]   inb_5_payload,
  input               inb_6_valid,
  output              inb_6_ready,
  input      [31:0]   inb_6_payload,
  input               inb_7_valid,
  output              inb_7_ready,
  input      [31:0]   inb_7_payload,
  output              out_0_valid,
  input               out_0_ready,
  output     [31:0]   out_0_payload,
  output              out_1_valid,
  input               out_1_ready,
  output     [31:0]   out_1_payload,
  output              out_2_valid,
  input               out_2_ready,
  output     [31:0]   out_2_payload,
  output              out_3_valid,
  input               out_3_ready,
  output     [31:0]   out_3_payload,
  output              out_4_valid,
  input               out_4_ready,
  output     [31:0]   out_4_payload,
  output              out_5_valid,
  input               out_5_ready,
  output     [31:0]   out_5_payload,
  output              out_6_valid,
  input               out_6_ready,
  output     [31:0]   out_6_payload,
  output              out_7_valid,
  input               out_7_ready,
  output     [31:0]   out_7_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                mac_0_io_ina_ready;
  wire                mac_0_io_inb_ready;
  wire                mac_0_io_out_valid;
  wire       [31:0]   mac_0_io_out_payload;
  wire                mac_1_io_ina_ready;
  wire                mac_1_io_inb_ready;
  wire                mac_1_io_out_valid;
  wire       [31:0]   mac_1_io_out_payload;
  wire                mac_2_io_ina_ready;
  wire                mac_2_io_inb_ready;
  wire                mac_2_io_out_valid;
  wire       [31:0]   mac_2_io_out_payload;
  wire                mac_3_io_ina_ready;
  wire                mac_3_io_inb_ready;
  wire                mac_3_io_out_valid;
  wire       [31:0]   mac_3_io_out_payload;
  wire                mac_4_io_ina_ready;
  wire                mac_4_io_inb_ready;
  wire                mac_4_io_out_valid;
  wire       [31:0]   mac_4_io_out_payload;
  wire                mac_5_io_ina_ready;
  wire                mac_5_io_inb_ready;
  wire                mac_5_io_out_valid;
  wire       [31:0]   mac_5_io_out_payload;
  wire                mac_6_io_ina_ready;
  wire                mac_6_io_inb_ready;
  wire                mac_6_io_out_valid;
  wire       [31:0]   mac_6_io_out_payload;
  wire                mac_7_io_ina_ready;
  wire                mac_7_io_inb_ready;
  wire                mac_7_io_out_valid;
  wire       [31:0]   mac_7_io_out_payload;

  mac_acc_unit_40 mac_0 (
    .io_ina_valid      (ina_0_valid           ), //i
    .io_ina_ready      (mac_0_io_ina_ready    ), //o
    .io_ina_payload    (ina_0_payload         ), //i
    .io_inb_valid      (inb_0_valid           ), //i
    .io_inb_ready      (mac_0_io_inb_ready    ), //o
    .io_inb_payload    (inb_0_payload         ), //i
    .io_out_valid      (mac_0_io_out_valid    ), //o
    .io_out_ready      (out_0_ready           ), //i
    .io_out_payload    (mac_0_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_41 mac_1 (
    .io_ina_valid      (ina_1_valid           ), //i
    .io_ina_ready      (mac_1_io_ina_ready    ), //o
    .io_ina_payload    (ina_1_payload         ), //i
    .io_inb_valid      (inb_1_valid           ), //i
    .io_inb_ready      (mac_1_io_inb_ready    ), //o
    .io_inb_payload    (inb_1_payload         ), //i
    .io_out_valid      (mac_1_io_out_valid    ), //o
    .io_out_ready      (out_1_ready           ), //i
    .io_out_payload    (mac_1_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_42 mac_2 (
    .io_ina_valid      (ina_2_valid           ), //i
    .io_ina_ready      (mac_2_io_ina_ready    ), //o
    .io_ina_payload    (ina_2_payload         ), //i
    .io_inb_valid      (inb_2_valid           ), //i
    .io_inb_ready      (mac_2_io_inb_ready    ), //o
    .io_inb_payload    (inb_2_payload         ), //i
    .io_out_valid      (mac_2_io_out_valid    ), //o
    .io_out_ready      (out_2_ready           ), //i
    .io_out_payload    (mac_2_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_43 mac_3 (
    .io_ina_valid      (ina_3_valid           ), //i
    .io_ina_ready      (mac_3_io_ina_ready    ), //o
    .io_ina_payload    (ina_3_payload         ), //i
    .io_inb_valid      (inb_3_valid           ), //i
    .io_inb_ready      (mac_3_io_inb_ready    ), //o
    .io_inb_payload    (inb_3_payload         ), //i
    .io_out_valid      (mac_3_io_out_valid    ), //o
    .io_out_ready      (out_3_ready           ), //i
    .io_out_payload    (mac_3_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_44 mac_4 (
    .io_ina_valid      (ina_4_valid           ), //i
    .io_ina_ready      (mac_4_io_ina_ready    ), //o
    .io_ina_payload    (ina_4_payload         ), //i
    .io_inb_valid      (inb_4_valid           ), //i
    .io_inb_ready      (mac_4_io_inb_ready    ), //o
    .io_inb_payload    (inb_4_payload         ), //i
    .io_out_valid      (mac_4_io_out_valid    ), //o
    .io_out_ready      (out_4_ready           ), //i
    .io_out_payload    (mac_4_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_45 mac_5 (
    .io_ina_valid      (ina_5_valid           ), //i
    .io_ina_ready      (mac_5_io_ina_ready    ), //o
    .io_ina_payload    (ina_5_payload         ), //i
    .io_inb_valid      (inb_5_valid           ), //i
    .io_inb_ready      (mac_5_io_inb_ready    ), //o
    .io_inb_payload    (inb_5_payload         ), //i
    .io_out_valid      (mac_5_io_out_valid    ), //o
    .io_out_ready      (out_5_ready           ), //i
    .io_out_payload    (mac_5_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_46 mac_6 (
    .io_ina_valid      (ina_6_valid           ), //i
    .io_ina_ready      (mac_6_io_ina_ready    ), //o
    .io_ina_payload    (ina_6_payload         ), //i
    .io_inb_valid      (inb_6_valid           ), //i
    .io_inb_ready      (mac_6_io_inb_ready    ), //o
    .io_inb_payload    (inb_6_payload         ), //i
    .io_out_valid      (mac_6_io_out_valid    ), //o
    .io_out_ready      (out_6_ready           ), //i
    .io_out_payload    (mac_6_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_47 mac_7 (
    .io_ina_valid      (ina_7_valid           ), //i
    .io_ina_ready      (mac_7_io_ina_ready    ), //o
    .io_ina_payload    (ina_7_payload         ), //i
    .io_inb_valid      (inb_7_valid           ), //i
    .io_inb_ready      (mac_7_io_inb_ready    ), //o
    .io_inb_payload    (inb_7_payload         ), //i
    .io_out_valid      (mac_7_io_out_valid    ), //o
    .io_out_ready      (out_7_ready           ), //i
    .io_out_payload    (mac_7_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  assign ina_0_ready = mac_0_io_ina_ready;
  assign inb_0_ready = mac_0_io_inb_ready;
  assign out_0_valid = mac_0_io_out_valid;
  assign out_0_payload = mac_0_io_out_payload;
  assign ina_1_ready = mac_1_io_ina_ready;
  assign inb_1_ready = mac_1_io_inb_ready;
  assign out_1_valid = mac_1_io_out_valid;
  assign out_1_payload = mac_1_io_out_payload;
  assign ina_2_ready = mac_2_io_ina_ready;
  assign inb_2_ready = mac_2_io_inb_ready;
  assign out_2_valid = mac_2_io_out_valid;
  assign out_2_payload = mac_2_io_out_payload;
  assign ina_3_ready = mac_3_io_ina_ready;
  assign inb_3_ready = mac_3_io_inb_ready;
  assign out_3_valid = mac_3_io_out_valid;
  assign out_3_payload = mac_3_io_out_payload;
  assign ina_4_ready = mac_4_io_ina_ready;
  assign inb_4_ready = mac_4_io_inb_ready;
  assign out_4_valid = mac_4_io_out_valid;
  assign out_4_payload = mac_4_io_out_payload;
  assign ina_5_ready = mac_5_io_ina_ready;
  assign inb_5_ready = mac_5_io_inb_ready;
  assign out_5_valid = mac_5_io_out_valid;
  assign out_5_payload = mac_5_io_out_payload;
  assign ina_6_ready = mac_6_io_ina_ready;
  assign inb_6_ready = mac_6_io_inb_ready;
  assign out_6_valid = mac_6_io_out_valid;
  assign out_6_payload = mac_6_io_out_payload;
  assign ina_7_ready = mac_7_io_ina_ready;
  assign inb_7_ready = mac_7_io_inb_ready;
  assign out_7_valid = mac_7_io_out_valid;
  assign out_7_payload = mac_7_io_out_payload;

endmodule

module mac_acc_atom_4 (
  input               ina_0_valid,
  output              ina_0_ready,
  input      [31:0]   ina_0_payload,
  input               ina_1_valid,
  output              ina_1_ready,
  input      [31:0]   ina_1_payload,
  input               ina_2_valid,
  output              ina_2_ready,
  input      [31:0]   ina_2_payload,
  input               ina_3_valid,
  output              ina_3_ready,
  input      [31:0]   ina_3_payload,
  input               ina_4_valid,
  output              ina_4_ready,
  input      [31:0]   ina_4_payload,
  input               ina_5_valid,
  output              ina_5_ready,
  input      [31:0]   ina_5_payload,
  input               ina_6_valid,
  output              ina_6_ready,
  input      [31:0]   ina_6_payload,
  input               ina_7_valid,
  output              ina_7_ready,
  input      [31:0]   ina_7_payload,
  input               inb_0_valid,
  output              inb_0_ready,
  input      [31:0]   inb_0_payload,
  input               inb_1_valid,
  output              inb_1_ready,
  input      [31:0]   inb_1_payload,
  input               inb_2_valid,
  output              inb_2_ready,
  input      [31:0]   inb_2_payload,
  input               inb_3_valid,
  output              inb_3_ready,
  input      [31:0]   inb_3_payload,
  input               inb_4_valid,
  output              inb_4_ready,
  input      [31:0]   inb_4_payload,
  input               inb_5_valid,
  output              inb_5_ready,
  input      [31:0]   inb_5_payload,
  input               inb_6_valid,
  output              inb_6_ready,
  input      [31:0]   inb_6_payload,
  input               inb_7_valid,
  output              inb_7_ready,
  input      [31:0]   inb_7_payload,
  output              out_0_valid,
  input               out_0_ready,
  output     [31:0]   out_0_payload,
  output              out_1_valid,
  input               out_1_ready,
  output     [31:0]   out_1_payload,
  output              out_2_valid,
  input               out_2_ready,
  output     [31:0]   out_2_payload,
  output              out_3_valid,
  input               out_3_ready,
  output     [31:0]   out_3_payload,
  output              out_4_valid,
  input               out_4_ready,
  output     [31:0]   out_4_payload,
  output              out_5_valid,
  input               out_5_ready,
  output     [31:0]   out_5_payload,
  output              out_6_valid,
  input               out_6_ready,
  output     [31:0]   out_6_payload,
  output              out_7_valid,
  input               out_7_ready,
  output     [31:0]   out_7_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                mac_0_io_ina_ready;
  wire                mac_0_io_inb_ready;
  wire                mac_0_io_out_valid;
  wire       [31:0]   mac_0_io_out_payload;
  wire                mac_1_io_ina_ready;
  wire                mac_1_io_inb_ready;
  wire                mac_1_io_out_valid;
  wire       [31:0]   mac_1_io_out_payload;
  wire                mac_2_io_ina_ready;
  wire                mac_2_io_inb_ready;
  wire                mac_2_io_out_valid;
  wire       [31:0]   mac_2_io_out_payload;
  wire                mac_3_io_ina_ready;
  wire                mac_3_io_inb_ready;
  wire                mac_3_io_out_valid;
  wire       [31:0]   mac_3_io_out_payload;
  wire                mac_4_io_ina_ready;
  wire                mac_4_io_inb_ready;
  wire                mac_4_io_out_valid;
  wire       [31:0]   mac_4_io_out_payload;
  wire                mac_5_io_ina_ready;
  wire                mac_5_io_inb_ready;
  wire                mac_5_io_out_valid;
  wire       [31:0]   mac_5_io_out_payload;
  wire                mac_6_io_ina_ready;
  wire                mac_6_io_inb_ready;
  wire                mac_6_io_out_valid;
  wire       [31:0]   mac_6_io_out_payload;
  wire                mac_7_io_ina_ready;
  wire                mac_7_io_inb_ready;
  wire                mac_7_io_out_valid;
  wire       [31:0]   mac_7_io_out_payload;

  mac_acc_unit_32 mac_0 (
    .io_ina_valid      (ina_0_valid           ), //i
    .io_ina_ready      (mac_0_io_ina_ready    ), //o
    .io_ina_payload    (ina_0_payload         ), //i
    .io_inb_valid      (inb_0_valid           ), //i
    .io_inb_ready      (mac_0_io_inb_ready    ), //o
    .io_inb_payload    (inb_0_payload         ), //i
    .io_out_valid      (mac_0_io_out_valid    ), //o
    .io_out_ready      (out_0_ready           ), //i
    .io_out_payload    (mac_0_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_33 mac_1 (
    .io_ina_valid      (ina_1_valid           ), //i
    .io_ina_ready      (mac_1_io_ina_ready    ), //o
    .io_ina_payload    (ina_1_payload         ), //i
    .io_inb_valid      (inb_1_valid           ), //i
    .io_inb_ready      (mac_1_io_inb_ready    ), //o
    .io_inb_payload    (inb_1_payload         ), //i
    .io_out_valid      (mac_1_io_out_valid    ), //o
    .io_out_ready      (out_1_ready           ), //i
    .io_out_payload    (mac_1_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_34 mac_2 (
    .io_ina_valid      (ina_2_valid           ), //i
    .io_ina_ready      (mac_2_io_ina_ready    ), //o
    .io_ina_payload    (ina_2_payload         ), //i
    .io_inb_valid      (inb_2_valid           ), //i
    .io_inb_ready      (mac_2_io_inb_ready    ), //o
    .io_inb_payload    (inb_2_payload         ), //i
    .io_out_valid      (mac_2_io_out_valid    ), //o
    .io_out_ready      (out_2_ready           ), //i
    .io_out_payload    (mac_2_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_35 mac_3 (
    .io_ina_valid      (ina_3_valid           ), //i
    .io_ina_ready      (mac_3_io_ina_ready    ), //o
    .io_ina_payload    (ina_3_payload         ), //i
    .io_inb_valid      (inb_3_valid           ), //i
    .io_inb_ready      (mac_3_io_inb_ready    ), //o
    .io_inb_payload    (inb_3_payload         ), //i
    .io_out_valid      (mac_3_io_out_valid    ), //o
    .io_out_ready      (out_3_ready           ), //i
    .io_out_payload    (mac_3_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_36 mac_4 (
    .io_ina_valid      (ina_4_valid           ), //i
    .io_ina_ready      (mac_4_io_ina_ready    ), //o
    .io_ina_payload    (ina_4_payload         ), //i
    .io_inb_valid      (inb_4_valid           ), //i
    .io_inb_ready      (mac_4_io_inb_ready    ), //o
    .io_inb_payload    (inb_4_payload         ), //i
    .io_out_valid      (mac_4_io_out_valid    ), //o
    .io_out_ready      (out_4_ready           ), //i
    .io_out_payload    (mac_4_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_37 mac_5 (
    .io_ina_valid      (ina_5_valid           ), //i
    .io_ina_ready      (mac_5_io_ina_ready    ), //o
    .io_ina_payload    (ina_5_payload         ), //i
    .io_inb_valid      (inb_5_valid           ), //i
    .io_inb_ready      (mac_5_io_inb_ready    ), //o
    .io_inb_payload    (inb_5_payload         ), //i
    .io_out_valid      (mac_5_io_out_valid    ), //o
    .io_out_ready      (out_5_ready           ), //i
    .io_out_payload    (mac_5_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_38 mac_6 (
    .io_ina_valid      (ina_6_valid           ), //i
    .io_ina_ready      (mac_6_io_ina_ready    ), //o
    .io_ina_payload    (ina_6_payload         ), //i
    .io_inb_valid      (inb_6_valid           ), //i
    .io_inb_ready      (mac_6_io_inb_ready    ), //o
    .io_inb_payload    (inb_6_payload         ), //i
    .io_out_valid      (mac_6_io_out_valid    ), //o
    .io_out_ready      (out_6_ready           ), //i
    .io_out_payload    (mac_6_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_39 mac_7 (
    .io_ina_valid      (ina_7_valid           ), //i
    .io_ina_ready      (mac_7_io_ina_ready    ), //o
    .io_ina_payload    (ina_7_payload         ), //i
    .io_inb_valid      (inb_7_valid           ), //i
    .io_inb_ready      (mac_7_io_inb_ready    ), //o
    .io_inb_payload    (inb_7_payload         ), //i
    .io_out_valid      (mac_7_io_out_valid    ), //o
    .io_out_ready      (out_7_ready           ), //i
    .io_out_payload    (mac_7_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  assign ina_0_ready = mac_0_io_ina_ready;
  assign inb_0_ready = mac_0_io_inb_ready;
  assign out_0_valid = mac_0_io_out_valid;
  assign out_0_payload = mac_0_io_out_payload;
  assign ina_1_ready = mac_1_io_ina_ready;
  assign inb_1_ready = mac_1_io_inb_ready;
  assign out_1_valid = mac_1_io_out_valid;
  assign out_1_payload = mac_1_io_out_payload;
  assign ina_2_ready = mac_2_io_ina_ready;
  assign inb_2_ready = mac_2_io_inb_ready;
  assign out_2_valid = mac_2_io_out_valid;
  assign out_2_payload = mac_2_io_out_payload;
  assign ina_3_ready = mac_3_io_ina_ready;
  assign inb_3_ready = mac_3_io_inb_ready;
  assign out_3_valid = mac_3_io_out_valid;
  assign out_3_payload = mac_3_io_out_payload;
  assign ina_4_ready = mac_4_io_ina_ready;
  assign inb_4_ready = mac_4_io_inb_ready;
  assign out_4_valid = mac_4_io_out_valid;
  assign out_4_payload = mac_4_io_out_payload;
  assign ina_5_ready = mac_5_io_ina_ready;
  assign inb_5_ready = mac_5_io_inb_ready;
  assign out_5_valid = mac_5_io_out_valid;
  assign out_5_payload = mac_5_io_out_payload;
  assign ina_6_ready = mac_6_io_ina_ready;
  assign inb_6_ready = mac_6_io_inb_ready;
  assign out_6_valid = mac_6_io_out_valid;
  assign out_6_payload = mac_6_io_out_payload;
  assign ina_7_ready = mac_7_io_ina_ready;
  assign inb_7_ready = mac_7_io_inb_ready;
  assign out_7_valid = mac_7_io_out_valid;
  assign out_7_payload = mac_7_io_out_payload;

endmodule

module mac_acc_atom_3 (
  input               ina_0_valid,
  output              ina_0_ready,
  input      [31:0]   ina_0_payload,
  input               ina_1_valid,
  output              ina_1_ready,
  input      [31:0]   ina_1_payload,
  input               ina_2_valid,
  output              ina_2_ready,
  input      [31:0]   ina_2_payload,
  input               ina_3_valid,
  output              ina_3_ready,
  input      [31:0]   ina_3_payload,
  input               ina_4_valid,
  output              ina_4_ready,
  input      [31:0]   ina_4_payload,
  input               ina_5_valid,
  output              ina_5_ready,
  input      [31:0]   ina_5_payload,
  input               ina_6_valid,
  output              ina_6_ready,
  input      [31:0]   ina_6_payload,
  input               ina_7_valid,
  output              ina_7_ready,
  input      [31:0]   ina_7_payload,
  input               inb_0_valid,
  output              inb_0_ready,
  input      [31:0]   inb_0_payload,
  input               inb_1_valid,
  output              inb_1_ready,
  input      [31:0]   inb_1_payload,
  input               inb_2_valid,
  output              inb_2_ready,
  input      [31:0]   inb_2_payload,
  input               inb_3_valid,
  output              inb_3_ready,
  input      [31:0]   inb_3_payload,
  input               inb_4_valid,
  output              inb_4_ready,
  input      [31:0]   inb_4_payload,
  input               inb_5_valid,
  output              inb_5_ready,
  input      [31:0]   inb_5_payload,
  input               inb_6_valid,
  output              inb_6_ready,
  input      [31:0]   inb_6_payload,
  input               inb_7_valid,
  output              inb_7_ready,
  input      [31:0]   inb_7_payload,
  output              out_0_valid,
  input               out_0_ready,
  output     [31:0]   out_0_payload,
  output              out_1_valid,
  input               out_1_ready,
  output     [31:0]   out_1_payload,
  output              out_2_valid,
  input               out_2_ready,
  output     [31:0]   out_2_payload,
  output              out_3_valid,
  input               out_3_ready,
  output     [31:0]   out_3_payload,
  output              out_4_valid,
  input               out_4_ready,
  output     [31:0]   out_4_payload,
  output              out_5_valid,
  input               out_5_ready,
  output     [31:0]   out_5_payload,
  output              out_6_valid,
  input               out_6_ready,
  output     [31:0]   out_6_payload,
  output              out_7_valid,
  input               out_7_ready,
  output     [31:0]   out_7_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                mac_0_io_ina_ready;
  wire                mac_0_io_inb_ready;
  wire                mac_0_io_out_valid;
  wire       [31:0]   mac_0_io_out_payload;
  wire                mac_1_io_ina_ready;
  wire                mac_1_io_inb_ready;
  wire                mac_1_io_out_valid;
  wire       [31:0]   mac_1_io_out_payload;
  wire                mac_2_io_ina_ready;
  wire                mac_2_io_inb_ready;
  wire                mac_2_io_out_valid;
  wire       [31:0]   mac_2_io_out_payload;
  wire                mac_3_io_ina_ready;
  wire                mac_3_io_inb_ready;
  wire                mac_3_io_out_valid;
  wire       [31:0]   mac_3_io_out_payload;
  wire                mac_4_io_ina_ready;
  wire                mac_4_io_inb_ready;
  wire                mac_4_io_out_valid;
  wire       [31:0]   mac_4_io_out_payload;
  wire                mac_5_io_ina_ready;
  wire                mac_5_io_inb_ready;
  wire                mac_5_io_out_valid;
  wire       [31:0]   mac_5_io_out_payload;
  wire                mac_6_io_ina_ready;
  wire                mac_6_io_inb_ready;
  wire                mac_6_io_out_valid;
  wire       [31:0]   mac_6_io_out_payload;
  wire                mac_7_io_ina_ready;
  wire                mac_7_io_inb_ready;
  wire                mac_7_io_out_valid;
  wire       [31:0]   mac_7_io_out_payload;

  mac_acc_unit_24 mac_0 (
    .io_ina_valid      (ina_0_valid           ), //i
    .io_ina_ready      (mac_0_io_ina_ready    ), //o
    .io_ina_payload    (ina_0_payload         ), //i
    .io_inb_valid      (inb_0_valid           ), //i
    .io_inb_ready      (mac_0_io_inb_ready    ), //o
    .io_inb_payload    (inb_0_payload         ), //i
    .io_out_valid      (mac_0_io_out_valid    ), //o
    .io_out_ready      (out_0_ready           ), //i
    .io_out_payload    (mac_0_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_25 mac_1 (
    .io_ina_valid      (ina_1_valid           ), //i
    .io_ina_ready      (mac_1_io_ina_ready    ), //o
    .io_ina_payload    (ina_1_payload         ), //i
    .io_inb_valid      (inb_1_valid           ), //i
    .io_inb_ready      (mac_1_io_inb_ready    ), //o
    .io_inb_payload    (inb_1_payload         ), //i
    .io_out_valid      (mac_1_io_out_valid    ), //o
    .io_out_ready      (out_1_ready           ), //i
    .io_out_payload    (mac_1_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_26 mac_2 (
    .io_ina_valid      (ina_2_valid           ), //i
    .io_ina_ready      (mac_2_io_ina_ready    ), //o
    .io_ina_payload    (ina_2_payload         ), //i
    .io_inb_valid      (inb_2_valid           ), //i
    .io_inb_ready      (mac_2_io_inb_ready    ), //o
    .io_inb_payload    (inb_2_payload         ), //i
    .io_out_valid      (mac_2_io_out_valid    ), //o
    .io_out_ready      (out_2_ready           ), //i
    .io_out_payload    (mac_2_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_27 mac_3 (
    .io_ina_valid      (ina_3_valid           ), //i
    .io_ina_ready      (mac_3_io_ina_ready    ), //o
    .io_ina_payload    (ina_3_payload         ), //i
    .io_inb_valid      (inb_3_valid           ), //i
    .io_inb_ready      (mac_3_io_inb_ready    ), //o
    .io_inb_payload    (inb_3_payload         ), //i
    .io_out_valid      (mac_3_io_out_valid    ), //o
    .io_out_ready      (out_3_ready           ), //i
    .io_out_payload    (mac_3_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_28 mac_4 (
    .io_ina_valid      (ina_4_valid           ), //i
    .io_ina_ready      (mac_4_io_ina_ready    ), //o
    .io_ina_payload    (ina_4_payload         ), //i
    .io_inb_valid      (inb_4_valid           ), //i
    .io_inb_ready      (mac_4_io_inb_ready    ), //o
    .io_inb_payload    (inb_4_payload         ), //i
    .io_out_valid      (mac_4_io_out_valid    ), //o
    .io_out_ready      (out_4_ready           ), //i
    .io_out_payload    (mac_4_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_29 mac_5 (
    .io_ina_valid      (ina_5_valid           ), //i
    .io_ina_ready      (mac_5_io_ina_ready    ), //o
    .io_ina_payload    (ina_5_payload         ), //i
    .io_inb_valid      (inb_5_valid           ), //i
    .io_inb_ready      (mac_5_io_inb_ready    ), //o
    .io_inb_payload    (inb_5_payload         ), //i
    .io_out_valid      (mac_5_io_out_valid    ), //o
    .io_out_ready      (out_5_ready           ), //i
    .io_out_payload    (mac_5_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_30 mac_6 (
    .io_ina_valid      (ina_6_valid           ), //i
    .io_ina_ready      (mac_6_io_ina_ready    ), //o
    .io_ina_payload    (ina_6_payload         ), //i
    .io_inb_valid      (inb_6_valid           ), //i
    .io_inb_ready      (mac_6_io_inb_ready    ), //o
    .io_inb_payload    (inb_6_payload         ), //i
    .io_out_valid      (mac_6_io_out_valid    ), //o
    .io_out_ready      (out_6_ready           ), //i
    .io_out_payload    (mac_6_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_31 mac_7 (
    .io_ina_valid      (ina_7_valid           ), //i
    .io_ina_ready      (mac_7_io_ina_ready    ), //o
    .io_ina_payload    (ina_7_payload         ), //i
    .io_inb_valid      (inb_7_valid           ), //i
    .io_inb_ready      (mac_7_io_inb_ready    ), //o
    .io_inb_payload    (inb_7_payload         ), //i
    .io_out_valid      (mac_7_io_out_valid    ), //o
    .io_out_ready      (out_7_ready           ), //i
    .io_out_payload    (mac_7_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  assign ina_0_ready = mac_0_io_ina_ready;
  assign inb_0_ready = mac_0_io_inb_ready;
  assign out_0_valid = mac_0_io_out_valid;
  assign out_0_payload = mac_0_io_out_payload;
  assign ina_1_ready = mac_1_io_ina_ready;
  assign inb_1_ready = mac_1_io_inb_ready;
  assign out_1_valid = mac_1_io_out_valid;
  assign out_1_payload = mac_1_io_out_payload;
  assign ina_2_ready = mac_2_io_ina_ready;
  assign inb_2_ready = mac_2_io_inb_ready;
  assign out_2_valid = mac_2_io_out_valid;
  assign out_2_payload = mac_2_io_out_payload;
  assign ina_3_ready = mac_3_io_ina_ready;
  assign inb_3_ready = mac_3_io_inb_ready;
  assign out_3_valid = mac_3_io_out_valid;
  assign out_3_payload = mac_3_io_out_payload;
  assign ina_4_ready = mac_4_io_ina_ready;
  assign inb_4_ready = mac_4_io_inb_ready;
  assign out_4_valid = mac_4_io_out_valid;
  assign out_4_payload = mac_4_io_out_payload;
  assign ina_5_ready = mac_5_io_ina_ready;
  assign inb_5_ready = mac_5_io_inb_ready;
  assign out_5_valid = mac_5_io_out_valid;
  assign out_5_payload = mac_5_io_out_payload;
  assign ina_6_ready = mac_6_io_ina_ready;
  assign inb_6_ready = mac_6_io_inb_ready;
  assign out_6_valid = mac_6_io_out_valid;
  assign out_6_payload = mac_6_io_out_payload;
  assign ina_7_ready = mac_7_io_ina_ready;
  assign inb_7_ready = mac_7_io_inb_ready;
  assign out_7_valid = mac_7_io_out_valid;
  assign out_7_payload = mac_7_io_out_payload;

endmodule

module mac_acc_atom_2 (
  input               ina_0_valid,
  output              ina_0_ready,
  input      [31:0]   ina_0_payload,
  input               ina_1_valid,
  output              ina_1_ready,
  input      [31:0]   ina_1_payload,
  input               ina_2_valid,
  output              ina_2_ready,
  input      [31:0]   ina_2_payload,
  input               ina_3_valid,
  output              ina_3_ready,
  input      [31:0]   ina_3_payload,
  input               ina_4_valid,
  output              ina_4_ready,
  input      [31:0]   ina_4_payload,
  input               ina_5_valid,
  output              ina_5_ready,
  input      [31:0]   ina_5_payload,
  input               ina_6_valid,
  output              ina_6_ready,
  input      [31:0]   ina_6_payload,
  input               ina_7_valid,
  output              ina_7_ready,
  input      [31:0]   ina_7_payload,
  input               inb_0_valid,
  output              inb_0_ready,
  input      [31:0]   inb_0_payload,
  input               inb_1_valid,
  output              inb_1_ready,
  input      [31:0]   inb_1_payload,
  input               inb_2_valid,
  output              inb_2_ready,
  input      [31:0]   inb_2_payload,
  input               inb_3_valid,
  output              inb_3_ready,
  input      [31:0]   inb_3_payload,
  input               inb_4_valid,
  output              inb_4_ready,
  input      [31:0]   inb_4_payload,
  input               inb_5_valid,
  output              inb_5_ready,
  input      [31:0]   inb_5_payload,
  input               inb_6_valid,
  output              inb_6_ready,
  input      [31:0]   inb_6_payload,
  input               inb_7_valid,
  output              inb_7_ready,
  input      [31:0]   inb_7_payload,
  output              out_0_valid,
  input               out_0_ready,
  output     [31:0]   out_0_payload,
  output              out_1_valid,
  input               out_1_ready,
  output     [31:0]   out_1_payload,
  output              out_2_valid,
  input               out_2_ready,
  output     [31:0]   out_2_payload,
  output              out_3_valid,
  input               out_3_ready,
  output     [31:0]   out_3_payload,
  output              out_4_valid,
  input               out_4_ready,
  output     [31:0]   out_4_payload,
  output              out_5_valid,
  input               out_5_ready,
  output     [31:0]   out_5_payload,
  output              out_6_valid,
  input               out_6_ready,
  output     [31:0]   out_6_payload,
  output              out_7_valid,
  input               out_7_ready,
  output     [31:0]   out_7_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                mac_0_io_ina_ready;
  wire                mac_0_io_inb_ready;
  wire                mac_0_io_out_valid;
  wire       [31:0]   mac_0_io_out_payload;
  wire                mac_1_io_ina_ready;
  wire                mac_1_io_inb_ready;
  wire                mac_1_io_out_valid;
  wire       [31:0]   mac_1_io_out_payload;
  wire                mac_2_io_ina_ready;
  wire                mac_2_io_inb_ready;
  wire                mac_2_io_out_valid;
  wire       [31:0]   mac_2_io_out_payload;
  wire                mac_3_io_ina_ready;
  wire                mac_3_io_inb_ready;
  wire                mac_3_io_out_valid;
  wire       [31:0]   mac_3_io_out_payload;
  wire                mac_4_io_ina_ready;
  wire                mac_4_io_inb_ready;
  wire                mac_4_io_out_valid;
  wire       [31:0]   mac_4_io_out_payload;
  wire                mac_5_io_ina_ready;
  wire                mac_5_io_inb_ready;
  wire                mac_5_io_out_valid;
  wire       [31:0]   mac_5_io_out_payload;
  wire                mac_6_io_ina_ready;
  wire                mac_6_io_inb_ready;
  wire                mac_6_io_out_valid;
  wire       [31:0]   mac_6_io_out_payload;
  wire                mac_7_io_ina_ready;
  wire                mac_7_io_inb_ready;
  wire                mac_7_io_out_valid;
  wire       [31:0]   mac_7_io_out_payload;

  mac_acc_unit_16 mac_0 (
    .io_ina_valid      (ina_0_valid           ), //i
    .io_ina_ready      (mac_0_io_ina_ready    ), //o
    .io_ina_payload    (ina_0_payload         ), //i
    .io_inb_valid      (inb_0_valid           ), //i
    .io_inb_ready      (mac_0_io_inb_ready    ), //o
    .io_inb_payload    (inb_0_payload         ), //i
    .io_out_valid      (mac_0_io_out_valid    ), //o
    .io_out_ready      (out_0_ready           ), //i
    .io_out_payload    (mac_0_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_17 mac_1 (
    .io_ina_valid      (ina_1_valid           ), //i
    .io_ina_ready      (mac_1_io_ina_ready    ), //o
    .io_ina_payload    (ina_1_payload         ), //i
    .io_inb_valid      (inb_1_valid           ), //i
    .io_inb_ready      (mac_1_io_inb_ready    ), //o
    .io_inb_payload    (inb_1_payload         ), //i
    .io_out_valid      (mac_1_io_out_valid    ), //o
    .io_out_ready      (out_1_ready           ), //i
    .io_out_payload    (mac_1_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_18 mac_2 (
    .io_ina_valid      (ina_2_valid           ), //i
    .io_ina_ready      (mac_2_io_ina_ready    ), //o
    .io_ina_payload    (ina_2_payload         ), //i
    .io_inb_valid      (inb_2_valid           ), //i
    .io_inb_ready      (mac_2_io_inb_ready    ), //o
    .io_inb_payload    (inb_2_payload         ), //i
    .io_out_valid      (mac_2_io_out_valid    ), //o
    .io_out_ready      (out_2_ready           ), //i
    .io_out_payload    (mac_2_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_19 mac_3 (
    .io_ina_valid      (ina_3_valid           ), //i
    .io_ina_ready      (mac_3_io_ina_ready    ), //o
    .io_ina_payload    (ina_3_payload         ), //i
    .io_inb_valid      (inb_3_valid           ), //i
    .io_inb_ready      (mac_3_io_inb_ready    ), //o
    .io_inb_payload    (inb_3_payload         ), //i
    .io_out_valid      (mac_3_io_out_valid    ), //o
    .io_out_ready      (out_3_ready           ), //i
    .io_out_payload    (mac_3_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_20 mac_4 (
    .io_ina_valid      (ina_4_valid           ), //i
    .io_ina_ready      (mac_4_io_ina_ready    ), //o
    .io_ina_payload    (ina_4_payload         ), //i
    .io_inb_valid      (inb_4_valid           ), //i
    .io_inb_ready      (mac_4_io_inb_ready    ), //o
    .io_inb_payload    (inb_4_payload         ), //i
    .io_out_valid      (mac_4_io_out_valid    ), //o
    .io_out_ready      (out_4_ready           ), //i
    .io_out_payload    (mac_4_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_21 mac_5 (
    .io_ina_valid      (ina_5_valid           ), //i
    .io_ina_ready      (mac_5_io_ina_ready    ), //o
    .io_ina_payload    (ina_5_payload         ), //i
    .io_inb_valid      (inb_5_valid           ), //i
    .io_inb_ready      (mac_5_io_inb_ready    ), //o
    .io_inb_payload    (inb_5_payload         ), //i
    .io_out_valid      (mac_5_io_out_valid    ), //o
    .io_out_ready      (out_5_ready           ), //i
    .io_out_payload    (mac_5_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_22 mac_6 (
    .io_ina_valid      (ina_6_valid           ), //i
    .io_ina_ready      (mac_6_io_ina_ready    ), //o
    .io_ina_payload    (ina_6_payload         ), //i
    .io_inb_valid      (inb_6_valid           ), //i
    .io_inb_ready      (mac_6_io_inb_ready    ), //o
    .io_inb_payload    (inb_6_payload         ), //i
    .io_out_valid      (mac_6_io_out_valid    ), //o
    .io_out_ready      (out_6_ready           ), //i
    .io_out_payload    (mac_6_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_23 mac_7 (
    .io_ina_valid      (ina_7_valid           ), //i
    .io_ina_ready      (mac_7_io_ina_ready    ), //o
    .io_ina_payload    (ina_7_payload         ), //i
    .io_inb_valid      (inb_7_valid           ), //i
    .io_inb_ready      (mac_7_io_inb_ready    ), //o
    .io_inb_payload    (inb_7_payload         ), //i
    .io_out_valid      (mac_7_io_out_valid    ), //o
    .io_out_ready      (out_7_ready           ), //i
    .io_out_payload    (mac_7_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  assign ina_0_ready = mac_0_io_ina_ready;
  assign inb_0_ready = mac_0_io_inb_ready;
  assign out_0_valid = mac_0_io_out_valid;
  assign out_0_payload = mac_0_io_out_payload;
  assign ina_1_ready = mac_1_io_ina_ready;
  assign inb_1_ready = mac_1_io_inb_ready;
  assign out_1_valid = mac_1_io_out_valid;
  assign out_1_payload = mac_1_io_out_payload;
  assign ina_2_ready = mac_2_io_ina_ready;
  assign inb_2_ready = mac_2_io_inb_ready;
  assign out_2_valid = mac_2_io_out_valid;
  assign out_2_payload = mac_2_io_out_payload;
  assign ina_3_ready = mac_3_io_ina_ready;
  assign inb_3_ready = mac_3_io_inb_ready;
  assign out_3_valid = mac_3_io_out_valid;
  assign out_3_payload = mac_3_io_out_payload;
  assign ina_4_ready = mac_4_io_ina_ready;
  assign inb_4_ready = mac_4_io_inb_ready;
  assign out_4_valid = mac_4_io_out_valid;
  assign out_4_payload = mac_4_io_out_payload;
  assign ina_5_ready = mac_5_io_ina_ready;
  assign inb_5_ready = mac_5_io_inb_ready;
  assign out_5_valid = mac_5_io_out_valid;
  assign out_5_payload = mac_5_io_out_payload;
  assign ina_6_ready = mac_6_io_ina_ready;
  assign inb_6_ready = mac_6_io_inb_ready;
  assign out_6_valid = mac_6_io_out_valid;
  assign out_6_payload = mac_6_io_out_payload;
  assign ina_7_ready = mac_7_io_ina_ready;
  assign inb_7_ready = mac_7_io_inb_ready;
  assign out_7_valid = mac_7_io_out_valid;
  assign out_7_payload = mac_7_io_out_payload;

endmodule

module mac_acc_atom_1 (
  input               ina_0_valid,
  output              ina_0_ready,
  input      [31:0]   ina_0_payload,
  input               ina_1_valid,
  output              ina_1_ready,
  input      [31:0]   ina_1_payload,
  input               ina_2_valid,
  output              ina_2_ready,
  input      [31:0]   ina_2_payload,
  input               ina_3_valid,
  output              ina_3_ready,
  input      [31:0]   ina_3_payload,
  input               ina_4_valid,
  output              ina_4_ready,
  input      [31:0]   ina_4_payload,
  input               ina_5_valid,
  output              ina_5_ready,
  input      [31:0]   ina_5_payload,
  input               ina_6_valid,
  output              ina_6_ready,
  input      [31:0]   ina_6_payload,
  input               ina_7_valid,
  output              ina_7_ready,
  input      [31:0]   ina_7_payload,
  input               inb_0_valid,
  output              inb_0_ready,
  input      [31:0]   inb_0_payload,
  input               inb_1_valid,
  output              inb_1_ready,
  input      [31:0]   inb_1_payload,
  input               inb_2_valid,
  output              inb_2_ready,
  input      [31:0]   inb_2_payload,
  input               inb_3_valid,
  output              inb_3_ready,
  input      [31:0]   inb_3_payload,
  input               inb_4_valid,
  output              inb_4_ready,
  input      [31:0]   inb_4_payload,
  input               inb_5_valid,
  output              inb_5_ready,
  input      [31:0]   inb_5_payload,
  input               inb_6_valid,
  output              inb_6_ready,
  input      [31:0]   inb_6_payload,
  input               inb_7_valid,
  output              inb_7_ready,
  input      [31:0]   inb_7_payload,
  output              out_0_valid,
  input               out_0_ready,
  output     [31:0]   out_0_payload,
  output              out_1_valid,
  input               out_1_ready,
  output     [31:0]   out_1_payload,
  output              out_2_valid,
  input               out_2_ready,
  output     [31:0]   out_2_payload,
  output              out_3_valid,
  input               out_3_ready,
  output     [31:0]   out_3_payload,
  output              out_4_valid,
  input               out_4_ready,
  output     [31:0]   out_4_payload,
  output              out_5_valid,
  input               out_5_ready,
  output     [31:0]   out_5_payload,
  output              out_6_valid,
  input               out_6_ready,
  output     [31:0]   out_6_payload,
  output              out_7_valid,
  input               out_7_ready,
  output     [31:0]   out_7_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                mac_0_io_ina_ready;
  wire                mac_0_io_inb_ready;
  wire                mac_0_io_out_valid;
  wire       [31:0]   mac_0_io_out_payload;
  wire                mac_1_io_ina_ready;
  wire                mac_1_io_inb_ready;
  wire                mac_1_io_out_valid;
  wire       [31:0]   mac_1_io_out_payload;
  wire                mac_2_io_ina_ready;
  wire                mac_2_io_inb_ready;
  wire                mac_2_io_out_valid;
  wire       [31:0]   mac_2_io_out_payload;
  wire                mac_3_io_ina_ready;
  wire                mac_3_io_inb_ready;
  wire                mac_3_io_out_valid;
  wire       [31:0]   mac_3_io_out_payload;
  wire                mac_4_io_ina_ready;
  wire                mac_4_io_inb_ready;
  wire                mac_4_io_out_valid;
  wire       [31:0]   mac_4_io_out_payload;
  wire                mac_5_io_ina_ready;
  wire                mac_5_io_inb_ready;
  wire                mac_5_io_out_valid;
  wire       [31:0]   mac_5_io_out_payload;
  wire                mac_6_io_ina_ready;
  wire                mac_6_io_inb_ready;
  wire                mac_6_io_out_valid;
  wire       [31:0]   mac_6_io_out_payload;
  wire                mac_7_io_ina_ready;
  wire                mac_7_io_inb_ready;
  wire                mac_7_io_out_valid;
  wire       [31:0]   mac_7_io_out_payload;

  mac_acc_unit_8 mac_0 (
    .io_ina_valid      (ina_0_valid           ), //i
    .io_ina_ready      (mac_0_io_ina_ready    ), //o
    .io_ina_payload    (ina_0_payload         ), //i
    .io_inb_valid      (inb_0_valid           ), //i
    .io_inb_ready      (mac_0_io_inb_ready    ), //o
    .io_inb_payload    (inb_0_payload         ), //i
    .io_out_valid      (mac_0_io_out_valid    ), //o
    .io_out_ready      (out_0_ready           ), //i
    .io_out_payload    (mac_0_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_9 mac_1 (
    .io_ina_valid      (ina_1_valid           ), //i
    .io_ina_ready      (mac_1_io_ina_ready    ), //o
    .io_ina_payload    (ina_1_payload         ), //i
    .io_inb_valid      (inb_1_valid           ), //i
    .io_inb_ready      (mac_1_io_inb_ready    ), //o
    .io_inb_payload    (inb_1_payload         ), //i
    .io_out_valid      (mac_1_io_out_valid    ), //o
    .io_out_ready      (out_1_ready           ), //i
    .io_out_payload    (mac_1_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_10 mac_2 (
    .io_ina_valid      (ina_2_valid           ), //i
    .io_ina_ready      (mac_2_io_ina_ready    ), //o
    .io_ina_payload    (ina_2_payload         ), //i
    .io_inb_valid      (inb_2_valid           ), //i
    .io_inb_ready      (mac_2_io_inb_ready    ), //o
    .io_inb_payload    (inb_2_payload         ), //i
    .io_out_valid      (mac_2_io_out_valid    ), //o
    .io_out_ready      (out_2_ready           ), //i
    .io_out_payload    (mac_2_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_11 mac_3 (
    .io_ina_valid      (ina_3_valid           ), //i
    .io_ina_ready      (mac_3_io_ina_ready    ), //o
    .io_ina_payload    (ina_3_payload         ), //i
    .io_inb_valid      (inb_3_valid           ), //i
    .io_inb_ready      (mac_3_io_inb_ready    ), //o
    .io_inb_payload    (inb_3_payload         ), //i
    .io_out_valid      (mac_3_io_out_valid    ), //o
    .io_out_ready      (out_3_ready           ), //i
    .io_out_payload    (mac_3_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_12 mac_4 (
    .io_ina_valid      (ina_4_valid           ), //i
    .io_ina_ready      (mac_4_io_ina_ready    ), //o
    .io_ina_payload    (ina_4_payload         ), //i
    .io_inb_valid      (inb_4_valid           ), //i
    .io_inb_ready      (mac_4_io_inb_ready    ), //o
    .io_inb_payload    (inb_4_payload         ), //i
    .io_out_valid      (mac_4_io_out_valid    ), //o
    .io_out_ready      (out_4_ready           ), //i
    .io_out_payload    (mac_4_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_13 mac_5 (
    .io_ina_valid      (ina_5_valid           ), //i
    .io_ina_ready      (mac_5_io_ina_ready    ), //o
    .io_ina_payload    (ina_5_payload         ), //i
    .io_inb_valid      (inb_5_valid           ), //i
    .io_inb_ready      (mac_5_io_inb_ready    ), //o
    .io_inb_payload    (inb_5_payload         ), //i
    .io_out_valid      (mac_5_io_out_valid    ), //o
    .io_out_ready      (out_5_ready           ), //i
    .io_out_payload    (mac_5_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_14 mac_6 (
    .io_ina_valid      (ina_6_valid           ), //i
    .io_ina_ready      (mac_6_io_ina_ready    ), //o
    .io_ina_payload    (ina_6_payload         ), //i
    .io_inb_valid      (inb_6_valid           ), //i
    .io_inb_ready      (mac_6_io_inb_ready    ), //o
    .io_inb_payload    (inb_6_payload         ), //i
    .io_out_valid      (mac_6_io_out_valid    ), //o
    .io_out_ready      (out_6_ready           ), //i
    .io_out_payload    (mac_6_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_15 mac_7 (
    .io_ina_valid      (ina_7_valid           ), //i
    .io_ina_ready      (mac_7_io_ina_ready    ), //o
    .io_ina_payload    (ina_7_payload         ), //i
    .io_inb_valid      (inb_7_valid           ), //i
    .io_inb_ready      (mac_7_io_inb_ready    ), //o
    .io_inb_payload    (inb_7_payload         ), //i
    .io_out_valid      (mac_7_io_out_valid    ), //o
    .io_out_ready      (out_7_ready           ), //i
    .io_out_payload    (mac_7_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  assign ina_0_ready = mac_0_io_ina_ready;
  assign inb_0_ready = mac_0_io_inb_ready;
  assign out_0_valid = mac_0_io_out_valid;
  assign out_0_payload = mac_0_io_out_payload;
  assign ina_1_ready = mac_1_io_ina_ready;
  assign inb_1_ready = mac_1_io_inb_ready;
  assign out_1_valid = mac_1_io_out_valid;
  assign out_1_payload = mac_1_io_out_payload;
  assign ina_2_ready = mac_2_io_ina_ready;
  assign inb_2_ready = mac_2_io_inb_ready;
  assign out_2_valid = mac_2_io_out_valid;
  assign out_2_payload = mac_2_io_out_payload;
  assign ina_3_ready = mac_3_io_ina_ready;
  assign inb_3_ready = mac_3_io_inb_ready;
  assign out_3_valid = mac_3_io_out_valid;
  assign out_3_payload = mac_3_io_out_payload;
  assign ina_4_ready = mac_4_io_ina_ready;
  assign inb_4_ready = mac_4_io_inb_ready;
  assign out_4_valid = mac_4_io_out_valid;
  assign out_4_payload = mac_4_io_out_payload;
  assign ina_5_ready = mac_5_io_ina_ready;
  assign inb_5_ready = mac_5_io_inb_ready;
  assign out_5_valid = mac_5_io_out_valid;
  assign out_5_payload = mac_5_io_out_payload;
  assign ina_6_ready = mac_6_io_ina_ready;
  assign inb_6_ready = mac_6_io_inb_ready;
  assign out_6_valid = mac_6_io_out_valid;
  assign out_6_payload = mac_6_io_out_payload;
  assign ina_7_ready = mac_7_io_ina_ready;
  assign inb_7_ready = mac_7_io_inb_ready;
  assign out_7_valid = mac_7_io_out_valid;
  assign out_7_payload = mac_7_io_out_payload;

endmodule

module mac_acc_atom (
  input               ina_0_valid,
  output              ina_0_ready,
  input      [31:0]   ina_0_payload,
  input               ina_1_valid,
  output              ina_1_ready,
  input      [31:0]   ina_1_payload,
  input               ina_2_valid,
  output              ina_2_ready,
  input      [31:0]   ina_2_payload,
  input               ina_3_valid,
  output              ina_3_ready,
  input      [31:0]   ina_3_payload,
  input               ina_4_valid,
  output              ina_4_ready,
  input      [31:0]   ina_4_payload,
  input               ina_5_valid,
  output              ina_5_ready,
  input      [31:0]   ina_5_payload,
  input               ina_6_valid,
  output              ina_6_ready,
  input      [31:0]   ina_6_payload,
  input               ina_7_valid,
  output              ina_7_ready,
  input      [31:0]   ina_7_payload,
  input               inb_0_valid,
  output              inb_0_ready,
  input      [31:0]   inb_0_payload,
  input               inb_1_valid,
  output              inb_1_ready,
  input      [31:0]   inb_1_payload,
  input               inb_2_valid,
  output              inb_2_ready,
  input      [31:0]   inb_2_payload,
  input               inb_3_valid,
  output              inb_3_ready,
  input      [31:0]   inb_3_payload,
  input               inb_4_valid,
  output              inb_4_ready,
  input      [31:0]   inb_4_payload,
  input               inb_5_valid,
  output              inb_5_ready,
  input      [31:0]   inb_5_payload,
  input               inb_6_valid,
  output              inb_6_ready,
  input      [31:0]   inb_6_payload,
  input               inb_7_valid,
  output              inb_7_ready,
  input      [31:0]   inb_7_payload,
  output              out_0_valid,
  input               out_0_ready,
  output     [31:0]   out_0_payload,
  output              out_1_valid,
  input               out_1_ready,
  output     [31:0]   out_1_payload,
  output              out_2_valid,
  input               out_2_ready,
  output     [31:0]   out_2_payload,
  output              out_3_valid,
  input               out_3_ready,
  output     [31:0]   out_3_payload,
  output              out_4_valid,
  input               out_4_ready,
  output     [31:0]   out_4_payload,
  output              out_5_valid,
  input               out_5_ready,
  output     [31:0]   out_5_payload,
  output              out_6_valid,
  input               out_6_ready,
  output     [31:0]   out_6_payload,
  output              out_7_valid,
  input               out_7_ready,
  output     [31:0]   out_7_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                mac_0_io_ina_ready;
  wire                mac_0_io_inb_ready;
  wire                mac_0_io_out_valid;
  wire       [31:0]   mac_0_io_out_payload;
  wire                mac_1_io_ina_ready;
  wire                mac_1_io_inb_ready;
  wire                mac_1_io_out_valid;
  wire       [31:0]   mac_1_io_out_payload;
  wire                mac_2_io_ina_ready;
  wire                mac_2_io_inb_ready;
  wire                mac_2_io_out_valid;
  wire       [31:0]   mac_2_io_out_payload;
  wire                mac_3_io_ina_ready;
  wire                mac_3_io_inb_ready;
  wire                mac_3_io_out_valid;
  wire       [31:0]   mac_3_io_out_payload;
  wire                mac_4_io_ina_ready;
  wire                mac_4_io_inb_ready;
  wire                mac_4_io_out_valid;
  wire       [31:0]   mac_4_io_out_payload;
  wire                mac_5_io_ina_ready;
  wire                mac_5_io_inb_ready;
  wire                mac_5_io_out_valid;
  wire       [31:0]   mac_5_io_out_payload;
  wire                mac_6_io_ina_ready;
  wire                mac_6_io_inb_ready;
  wire                mac_6_io_out_valid;
  wire       [31:0]   mac_6_io_out_payload;
  wire                mac_7_io_ina_ready;
  wire                mac_7_io_inb_ready;
  wire                mac_7_io_out_valid;
  wire       [31:0]   mac_7_io_out_payload;

  mac_acc_unit mac_0 (
    .io_ina_valid      (ina_0_valid           ), //i
    .io_ina_ready      (mac_0_io_ina_ready    ), //o
    .io_ina_payload    (ina_0_payload         ), //i
    .io_inb_valid      (inb_0_valid           ), //i
    .io_inb_ready      (mac_0_io_inb_ready    ), //o
    .io_inb_payload    (inb_0_payload         ), //i
    .io_out_valid      (mac_0_io_out_valid    ), //o
    .io_out_ready      (out_0_ready           ), //i
    .io_out_payload    (mac_0_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_1 mac_1 (
    .io_ina_valid      (ina_1_valid           ), //i
    .io_ina_ready      (mac_1_io_ina_ready    ), //o
    .io_ina_payload    (ina_1_payload         ), //i
    .io_inb_valid      (inb_1_valid           ), //i
    .io_inb_ready      (mac_1_io_inb_ready    ), //o
    .io_inb_payload    (inb_1_payload         ), //i
    .io_out_valid      (mac_1_io_out_valid    ), //o
    .io_out_ready      (out_1_ready           ), //i
    .io_out_payload    (mac_1_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_2 mac_2 (
    .io_ina_valid      (ina_2_valid           ), //i
    .io_ina_ready      (mac_2_io_ina_ready    ), //o
    .io_ina_payload    (ina_2_payload         ), //i
    .io_inb_valid      (inb_2_valid           ), //i
    .io_inb_ready      (mac_2_io_inb_ready    ), //o
    .io_inb_payload    (inb_2_payload         ), //i
    .io_out_valid      (mac_2_io_out_valid    ), //o
    .io_out_ready      (out_2_ready           ), //i
    .io_out_payload    (mac_2_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_3 mac_3 (
    .io_ina_valid      (ina_3_valid           ), //i
    .io_ina_ready      (mac_3_io_ina_ready    ), //o
    .io_ina_payload    (ina_3_payload         ), //i
    .io_inb_valid      (inb_3_valid           ), //i
    .io_inb_ready      (mac_3_io_inb_ready    ), //o
    .io_inb_payload    (inb_3_payload         ), //i
    .io_out_valid      (mac_3_io_out_valid    ), //o
    .io_out_ready      (out_3_ready           ), //i
    .io_out_payload    (mac_3_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_4 mac_4 (
    .io_ina_valid      (ina_4_valid           ), //i
    .io_ina_ready      (mac_4_io_ina_ready    ), //o
    .io_ina_payload    (ina_4_payload         ), //i
    .io_inb_valid      (inb_4_valid           ), //i
    .io_inb_ready      (mac_4_io_inb_ready    ), //o
    .io_inb_payload    (inb_4_payload         ), //i
    .io_out_valid      (mac_4_io_out_valid    ), //o
    .io_out_ready      (out_4_ready           ), //i
    .io_out_payload    (mac_4_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_5 mac_5 (
    .io_ina_valid      (ina_5_valid           ), //i
    .io_ina_ready      (mac_5_io_ina_ready    ), //o
    .io_ina_payload    (ina_5_payload         ), //i
    .io_inb_valid      (inb_5_valid           ), //i
    .io_inb_ready      (mac_5_io_inb_ready    ), //o
    .io_inb_payload    (inb_5_payload         ), //i
    .io_out_valid      (mac_5_io_out_valid    ), //o
    .io_out_ready      (out_5_ready           ), //i
    .io_out_payload    (mac_5_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_6 mac_6 (
    .io_ina_valid      (ina_6_valid           ), //i
    .io_ina_ready      (mac_6_io_ina_ready    ), //o
    .io_ina_payload    (ina_6_payload         ), //i
    .io_inb_valid      (inb_6_valid           ), //i
    .io_inb_ready      (mac_6_io_inb_ready    ), //o
    .io_inb_payload    (inb_6_payload         ), //i
    .io_out_valid      (mac_6_io_out_valid    ), //o
    .io_out_ready      (out_6_ready           ), //i
    .io_out_payload    (mac_6_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  mac_acc_unit_7 mac_7 (
    .io_ina_valid      (ina_7_valid           ), //i
    .io_ina_ready      (mac_7_io_ina_ready    ), //o
    .io_ina_payload    (ina_7_payload         ), //i
    .io_inb_valid      (inb_7_valid           ), //i
    .io_inb_ready      (mac_7_io_inb_ready    ), //o
    .io_inb_payload    (inb_7_payload         ), //i
    .io_out_valid      (mac_7_io_out_valid    ), //o
    .io_out_ready      (out_7_ready           ), //i
    .io_out_payload    (mac_7_io_out_payload  ), //o
    .io_acc_enable     (acc_enable            ), //i
    .io_par_acc_cnt    (par_acc_cnt           ), //i
    .clk               (clk                   ), //i
    .reset             (reset                 )  //i
  );
  assign ina_0_ready = mac_0_io_ina_ready;
  assign inb_0_ready = mac_0_io_inb_ready;
  assign out_0_valid = mac_0_io_out_valid;
  assign out_0_payload = mac_0_io_out_payload;
  assign ina_1_ready = mac_1_io_ina_ready;
  assign inb_1_ready = mac_1_io_inb_ready;
  assign out_1_valid = mac_1_io_out_valid;
  assign out_1_payload = mac_1_io_out_payload;
  assign ina_2_ready = mac_2_io_ina_ready;
  assign inb_2_ready = mac_2_io_inb_ready;
  assign out_2_valid = mac_2_io_out_valid;
  assign out_2_payload = mac_2_io_out_payload;
  assign ina_3_ready = mac_3_io_ina_ready;
  assign inb_3_ready = mac_3_io_inb_ready;
  assign out_3_valid = mac_3_io_out_valid;
  assign out_3_payload = mac_3_io_out_payload;
  assign ina_4_ready = mac_4_io_ina_ready;
  assign inb_4_ready = mac_4_io_inb_ready;
  assign out_4_valid = mac_4_io_out_valid;
  assign out_4_payload = mac_4_io_out_payload;
  assign ina_5_ready = mac_5_io_ina_ready;
  assign inb_5_ready = mac_5_io_inb_ready;
  assign out_5_valid = mac_5_io_out_valid;
  assign out_5_payload = mac_5_io_out_payload;
  assign ina_6_ready = mac_6_io_ina_ready;
  assign inb_6_ready = mac_6_io_inb_ready;
  assign out_6_valid = mac_6_io_out_valid;
  assign out_6_payload = mac_6_io_out_payload;
  assign ina_7_ready = mac_7_io_ina_ready;
  assign inb_7_ready = mac_7_io_inb_ready;
  assign out_7_valid = mac_7_io_out_valid;
  assign out_7_payload = mac_7_io_out_payload;

endmodule

module mac_acc_unit_63 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_63 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_62 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_62 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_61 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_61 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_60 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_60 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_59 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_59 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_58 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_58 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_57 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_57 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_56 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_56 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_55 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_55 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_54 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_54 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_53 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_53 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_52 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_52 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_51 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_51 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_50 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_50 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_49 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_49 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_48 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_48 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_47 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_47 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_46 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_46 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_45 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_45 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_44 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_44 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_43 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_43 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_42 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_42 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_41 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_41 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_40 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_40 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_39 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_39 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_38 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_38 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_37 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_37 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_36 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_36 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_35 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_35 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_34 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_34 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_33 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_33 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_32 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_32 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_31 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_31 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_30 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_30 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_29 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_29 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_28 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_28 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_27 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_27 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_26 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_26 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_25 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_25 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_24 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_24 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_23 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_23 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_22 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_22 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_21 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_21 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_20 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_20 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_19 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_19 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_18 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_18 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_17 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_17 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_16 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_16 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_15 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_15 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_14 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_14 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_13 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_13 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_12 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_12 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_11 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_11 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_10 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_10 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_9 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_9 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_8 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_8 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_7 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_7 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_6 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_6 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_5 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_5 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_4 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_4 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_3 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_3 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_2 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_2 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit_1 (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc_1 acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module mac_acc_unit (
  input               io_ina_valid,
  output              io_ina_ready,
  input      [31:0]   io_ina_payload,
  input               io_inb_valid,
  output              io_inb_ready,
  input      [31:0]   io_inb_payload,
  output              io_out_valid,
  input               io_out_ready,
  output     [31:0]   io_out_payload,
  input               io_acc_enable,
  input      [15:0]   io_par_acc_cnt,
  input               clk,
  input               reset
);
  wire                multi_ina_ready;
  wire                multi_inb_ready;
  wire                multi_out_valid;
  wire       [31:0]   multi_out_payload;
  wire                acc_ina_ready;
  wire                acc_out_valid;
  wire       [31:0]   acc_out_payload;

  fp_multiply multi (
    .ina_valid      (io_ina_valid       ), //i
    .ina_ready      (multi_ina_ready    ), //o
    .ina_payload    (io_ina_payload     ), //i
    .inb_valid      (io_inb_valid       ), //i
    .inb_ready      (multi_inb_ready    ), //o
    .inb_payload    (io_inb_payload     ), //i
    .out_valid      (multi_out_valid    ), //o
    .out_ready      (acc_ina_ready      ), //i
    .out_payload    (multi_out_payload  ), //o
    .clk            (clk                )  //i
  );
  fp_acc acc (
    .ina_valid      (multi_out_valid    ), //i
    .ina_ready      (acc_ina_ready      ), //o
    .ina_payload    (multi_out_payload  ), //i
    .out_valid      (acc_out_valid      ), //o
    .out_ready      (io_out_ready       ), //i
    .out_payload    (acc_out_payload    ), //o
    .par_acc_cnt    (io_par_acc_cnt     ), //i
    .acc_enable     (io_acc_enable      ), //i
    .clk            (clk                ), //i
    .reset          (reset              )  //i
  );
  assign io_ina_ready = multi_ina_ready;
  assign io_inb_ready = multi_inb_ready;
  assign io_out_valid = acc_out_valid;
  assign io_out_payload = acc_out_payload;

endmodule

module fp_acc_63 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_63_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_63_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_63_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_62 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_62_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_62_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_62_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_61 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_61_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_61_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_61_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_60 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_60_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_60_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_60_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_59 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_59_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_59_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_59_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_58 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_58_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_58_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_58_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_57 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_57_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_57_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_57_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_56 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_56_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_56_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_56_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_55 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_55_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_55_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_55_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_54 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_54_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_54_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_54_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_53 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_53_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_53_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_53_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_52 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_52_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_52_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_52_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_51 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_51_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_51_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_51_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_50 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_50_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_50_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_50_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_49 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_49_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_49_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_49_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_48 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_48_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_48_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_48_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_47 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_47_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_47_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_47_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_46 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_46_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_46_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_46_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_45 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_45_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_45_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_45_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_44 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_44_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_44_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_44_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_43 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_43_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_43_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_43_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_42 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_42_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_42_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_42_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_41 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_41_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_41_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_41_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_40 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_40_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_40_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_40_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_39 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_39_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_39_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_39_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_38 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_38_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_38_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_38_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_37 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_37_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_37_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_37_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_36 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_36_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_36_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_36_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_35 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_35_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_35_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_35_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_34 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_34_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_34_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_34_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_33 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_33_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_33_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_33_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_32 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_32_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_32_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_32_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_31 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_31_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_31_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_31_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_30 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_30_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_30_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_30_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_29 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_29_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_29_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_29_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_28 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_28_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_28_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_28_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_27 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_27_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_27_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_27_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_26 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_26_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_26_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_26_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_25 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_25_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_25_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_25_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_24 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_24_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_24_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_24_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_23 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_23_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_23_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_23_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_22 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_22_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_22_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_22_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_21 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_21_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_21_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_21_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_20 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_20_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_20_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_20_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_19 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_19_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_19_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_19_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_18 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_18_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_18_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_18_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_17 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_17_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_17_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_17_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_16 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_16_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_16_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_16_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_15 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_15_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_15_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_15_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_14 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_14_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_14_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_14_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_13 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_13_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_13_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_13_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_12 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_12_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_12_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_12_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_11 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_11_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_11_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_11_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_10 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_10_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_10_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_10_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_9 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_9_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_9_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_9_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_8 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_8_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_8_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_8_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_7 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_7_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_7_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_7_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_6 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_6_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_6_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_6_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_5 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_5_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_5_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_5_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_4 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_4_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_4_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_4_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_3 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_3_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_3_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_3_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_2 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_2_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_2_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_2_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc_1 (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_1_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_1_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_1_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

//fp_multiply replaced by fp_multiply

module fp_acc (
  input               ina_valid,
  output reg          ina_ready,
  input      [31:0]   ina_payload,
  output reg          out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input      [15:0]   par_acc_cnt,
  input               acc_enable,
  input               clk,
  input               reset
);
  wire                fp_adder_64_ina_valid;
  wire                fp_adder_64_inb_valid;
  reg                 fp_adder_64_out_ready;
  wire                fp_adder_64_ina_ready;
  wire                fp_adder_64_inb_ready;
  wire                fp_adder_64_out_valid;
  wire       [31:0]   fp_adder_64_out_payload;
  reg        [15:0]   accnt;
  reg        [15:0]   par_acc_cnt_1;
  reg        [31:0]   result;
  reg                 result_valid;
  wire                acc_fsm_wantExit;
  reg                 acc_fsm_wantStart;
  wire                acc_fsm_wantKill;
  reg        `acc_fsm_enumDefinition_binary_sequential_type acc_fsm_stateReg;
  reg        `acc_fsm_enumDefinition_binary_sequential_type acc_fsm_stateNext;
  wire                when_fp_acc_l64;
  wire                when_fp_acc_l73;
  wire                when_fp_acc_l81;
  wire                when_fp_acc_l90;
  `ifndef SYNTHESIS
  reg [103:0] acc_fsm_stateReg_string;
  reg [103:0] acc_fsm_stateNext_string;
  `endif


  fp_adder fp_adder_64 (
    .ina_valid      (fp_adder_64_ina_valid    ), //i
    .ina_ready      (fp_adder_64_ina_ready    ), //o
    .ina_payload    (ina_payload              ), //i
    .inb_valid      (fp_adder_64_inb_valid    ), //i
    .inb_ready      (fp_adder_64_inb_ready    ), //o
    .inb_payload    (result                   ), //i
    .out_valid      (fp_adder_64_out_valid    ), //o
    .out_ready      (fp_adder_64_out_ready    ), //i
    .out_payload    (fp_adder_64_out_payload  ), //o
    .clk            (clk                      )  //i
  );
  `ifndef SYNTHESIS
  always @(*) begin
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_BOOT : acc_fsm_stateReg_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE : acc_fsm_stateReg_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT : acc_fsm_stateReg_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT : acc_fsm_stateReg_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU : acc_fsm_stateReg_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK : acc_fsm_stateReg_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT : acc_fsm_stateReg_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateReg_string = "?????????????";
    endcase
  end
  always @(*) begin
    case(acc_fsm_stateNext)
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_BOOT : acc_fsm_stateNext_string = "acc_fsm_BOOT ";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE : acc_fsm_stateNext_string = "acc_fsm_IDLE ";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT : acc_fsm_stateNext_string = "acc_fsm_INIT ";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT : acc_fsm_stateNext_string = "acc_fsm_INPUT";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU : acc_fsm_stateNext_string = "acc_fsm_CACU ";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK : acc_fsm_stateNext_string = "acc_fsm_CHECK";
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT : acc_fsm_stateNext_string = "acc_fsm_OUT  ";
      default : acc_fsm_stateNext_string = "?????????????";
    endcase
  end
  `endif

  always @(*) begin
    ina_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT : begin
        ina_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  assign fp_adder_64_ina_valid = (ina_valid && ina_ready);
  assign fp_adder_64_inb_valid = ((result_valid && ina_valid) && ina_ready);
  always @(*) begin
    fp_adder_64_out_ready = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU : begin
        fp_adder_64_out_ready = 1'b1;
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
      end
    endcase
  end

  always @(*) begin
    out_valid = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT : begin
        out_valid = 1'b1;
      end
      default : begin
      end
    endcase
  end

  assign out_payload = result;
  assign acc_fsm_wantExit = 1'b0;
  always @(*) begin
    acc_fsm_wantStart = 1'b0;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK : begin
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT : begin
      end
      default : begin
        acc_fsm_wantStart = 1'b1;
      end
    endcase
  end

  assign acc_fsm_wantKill = 1'b0;
  always @(*) begin
    acc_fsm_stateNext = acc_fsm_stateReg;
    case(acc_fsm_stateReg)
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE : begin
        if(acc_enable) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT;
        end
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT : begin
        acc_fsm_stateNext = `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT;
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT : begin
        if(when_fp_acc_l64) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU;
        end
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU : begin
        if(when_fp_acc_l73) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK;
        end
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK : begin
        if(when_fp_acc_l81) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT;
        end else begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT;
        end
      end
      `acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT : begin
        if(when_fp_acc_l90) begin
          acc_fsm_stateNext = `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE;
        end
      end
      default : begin
      end
    endcase
    if(acc_fsm_wantStart) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE;
    end
    if(acc_fsm_wantKill) begin
      acc_fsm_stateNext = `acc_fsm_enumDefinition_binary_sequential_acc_fsm_BOOT;
    end
  end

  assign when_fp_acc_l64 = (ina_ready && ina_valid);
  assign when_fp_acc_l73 = (fp_adder_64_out_valid && fp_adder_64_out_ready);
  assign when_fp_acc_l81 = (accnt == par_acc_cnt_1);
  assign when_fp_acc_l90 = (out_valid && out_ready);
  always @(posedge clk or posedge reset) begin
    if(reset) begin
      accnt <= 16'h0;
      par_acc_cnt_1 <= 16'h0;
      result <= 32'h0;
      result_valid <= 1'b1;
      acc_fsm_stateReg <= `acc_fsm_enumDefinition_binary_sequential_acc_fsm_BOOT;
    end else begin
      acc_fsm_stateReg <= acc_fsm_stateNext;
      case(acc_fsm_stateReg)
        `acc_fsm_enumDefinition_binary_sequential_acc_fsm_IDLE : begin
        end
        `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INIT : begin
          par_acc_cnt_1 <= par_acc_cnt;
          accnt <= 16'h0;
          result <= 32'h0;
          result_valid <= 1'b1;
        end
        `acc_fsm_enumDefinition_binary_sequential_acc_fsm_INPUT : begin
          if(when_fp_acc_l64) begin
            accnt <= (accnt + 16'h0001);
            result_valid <= 1'b0;
          end
        end
        `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CACU : begin
          if(when_fp_acc_l73) begin
            result <= fp_adder_64_out_payload;
            result_valid <= 1'b1;
          end
        end
        `acc_fsm_enumDefinition_binary_sequential_acc_fsm_CHECK : begin
        end
        `acc_fsm_enumDefinition_binary_sequential_acc_fsm_OUT : begin
        end
        default : begin
        end
      endcase
    end
  end


endmodule

module fp_multiply (
  input               ina_valid,
  output              ina_ready,
  input      [31:0]   ina_payload,
  input               inb_valid,
  output              inb_ready,
  input      [31:0]   inb_payload,
  output              out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input               clk
);
  wire                fp_multi_s_axis_a_tready;
  wire                fp_multi_s_axis_b_tready;
  wire                fp_multi_m_axis_result_tvalid;
  wire       [31:0]   fp_multi_m_axis_result_tdata;

  fp_multi_bb fp_multi (
    .aclk                    (clk                            ), //i
    .s_axis_a_tvalid         (ina_valid                      ), //i
    .s_axis_a_tready         (fp_multi_s_axis_a_tready       ), //o
    .s_axis_a_tdata          (ina_payload                    ), //i
    .s_axis_b_tvalid         (inb_valid                      ), //i
    .s_axis_b_tready         (fp_multi_s_axis_b_tready       ), //o
    .s_axis_b_tdata          (inb_payload                    ), //i
    .m_axis_result_tvalid    (fp_multi_m_axis_result_tvalid  ), //o
    .m_axis_result_tready    (out_ready                      ), //i
    .m_axis_result_tdata     (fp_multi_m_axis_result_tdata   )  //o
  );
  assign ina_ready = fp_multi_s_axis_a_tready;
  assign inb_ready = fp_multi_s_axis_b_tready;
  assign out_valid = fp_multi_m_axis_result_tvalid;
  assign out_payload = fp_multi_m_axis_result_tdata;

endmodule

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

//fp_adder replaced by fp_adder

module fp_adder (
  input               ina_valid,
  output              ina_ready,
  input      [31:0]   ina_payload,
  input               inb_valid,
  output              inb_ready,
  input      [31:0]   inb_payload,
  output              out_valid,
  input               out_ready,
  output     [31:0]   out_payload,
  input               clk
);
  wire                fp_adder_64_s_axis_a_tready;
  wire                fp_adder_64_s_axis_b_tready;
  wire                fp_adder_64_m_axis_result_tvalid;
  wire       [31:0]   fp_adder_64_m_axis_result_tdata;

  fp_adder_bb fp_adder_64 (
    .aclk                    (clk                               ), //i
    .s_axis_a_tvalid         (ina_valid                         ), //i
    .s_axis_a_tready         (fp_adder_64_s_axis_a_tready       ), //o
    .s_axis_a_tdata          (ina_payload                       ), //i
    .s_axis_b_tvalid         (inb_valid                         ), //i
    .s_axis_b_tready         (fp_adder_64_s_axis_b_tready       ), //o
    .s_axis_b_tdata          (inb_payload                       ), //i
    .m_axis_result_tvalid    (fp_adder_64_m_axis_result_tvalid  ), //o
    .m_axis_result_tready    (out_ready                         ), //i
    .m_axis_result_tdata     (fp_adder_64_m_axis_result_tdata   )  //o
  );
  assign ina_ready = fp_adder_64_s_axis_a_tready;
  assign inb_ready = fp_adder_64_s_axis_b_tready;
  assign out_valid = fp_adder_64_m_axis_result_tvalid;
  assign out_payload = fp_adder_64_m_axis_result_tdata;

endmodule
