// Seed: 11478855
module module_0;
  assign id_1 = 1'd0;
  assign id_1 = 1;
  wire id_2;
  always #1 begin
    if (id_1) $display(id_1, id_1, id_2);
  end
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input tri1 id_6
);
  assign id_1 = id_0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_15;
  assign id_12 = id_11[1];
  module_0();
endmodule
