
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.031570                       # Number of seconds simulated
sim_ticks                                 31570286000                       # Number of ticks simulated
final_tick                                31570286000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1112942                       # Simulator instruction rate (inst/s)
host_op_rate                                  1172496                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              586247295                       # Simulator tick rate (ticks/s)
host_mem_usage                                4708948                       # Number of bytes of host memory used
host_seconds                                    53.85                       # Real time elapsed on the host
sim_insts                                    59933537                       # Number of instructions simulated
sim_ops                                      63140618                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           625                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::.cpu0.inst              92                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu0.data              36                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu1.inst              60                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu1.data               8                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu2.inst              60                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu2.data               8                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu3.inst              60                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu3.data               8                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                  332                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::.cpu0.inst           92                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::.cpu1.inst           60                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::.cpu2.inst           60                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::.cpu3.inst           60                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total             272                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::.cpu0.inst               23                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu0.data                5                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu1.inst               15                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu1.data                1                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu2.inst               15                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu2.data                1                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu3.inst               15                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu3.data                1                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    76                       # Number of read requests responded to by this memory
system.bootmem.bw_read::.cpu0.inst               2914                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu0.data               1140                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu1.inst               1901                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu1.data                253                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu2.inst               1901                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu2.data                253                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu3.inst               1901                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu3.data                253                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                   10516                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu0.inst          2914                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu1.inst          1901                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu2.inst          1901                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::.cpu3.inst          1901                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total               8616                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::.cpu0.inst              2914                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu0.data              1140                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu1.inst              1901                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu1.data               253                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu2.inst              1901                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu2.data               253                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu3.inst              1901                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu3.data               253                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                  10516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.inst         64528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      50349184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data             8                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data             8                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data             8                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50417064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        64528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    118548096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu0.data        20588                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       118568684                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.inst           5392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         786713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              792160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1852314                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu0.data          2574                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1854888                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.dtb.walker        97307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.itb.walker         8109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.inst          2043947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1594828251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data              253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data              253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data              253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1596978374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2043947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2043947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     3755052963                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu0.data          652132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           3755705096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     3755052963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker        97307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.itb.walker         8109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2043947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1595480383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data             253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data             253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data             253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5352683470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         5152270810.982400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           5152270810.982400                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            163.200004                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  31570286000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         5152270810.982400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           5152270810.982400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            163.200004                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE  31570286000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_2.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_2.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_2.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_2.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_2.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_2.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_2.preBackEnergy         5152270810.982400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_2.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_2.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_2.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_2.totalEnergy           5152270810.982400                       # Total energy per rank (pJ)
system.mem_ctrls_2.averagePower            163.200004                       # Core power per rank (mW)
system.mem_ctrls_2.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_2.memoryStateTime::IDLE  31570286000                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_2.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_3.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_3.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_3.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_3.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_3.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_3.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_3.preBackEnergy         5152270810.982400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_3.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_3.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_3.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_3.totalEnergy           5152270810.982400                       # Total energy per rank (pJ)
system.mem_ctrls_3.averagePower            163.200004                       # Core power per rank (mW)
system.mem_ctrls_3.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_3.memoryStateTime::IDLE  31570286000                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_3.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                       30                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                   30                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walkWaitTime::samples           30                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0             30    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total           30                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples      3637500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0        3637500    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total      3637500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::2M           28     93.33%     93.33% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1G            2      6.67%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total           30                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data           30                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total           30                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data           30                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total           30                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total           60                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     5549047                       # DTB read hits
system.cpu0.dtb.read_misses                        26                       # DTB read misses
system.cpu0.dtb.write_hits                    6636581                       # DTB write hits
system.cpu0.dtb.write_misses                        4                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       4                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 5549073                       # DTB read accesses
system.cpu0.dtb.write_accesses                6636585                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         12185628                       # DTB hits
system.cpu0.dtb.misses                             30                       # DTB misses
system.cpu0.dtb.accesses                     12185658                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        6                       # Table walker walks requested
system.cpu0.itb.walker.walksLong                    6                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walkWaitTime::samples            6                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0              6    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total            6                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples      3632000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0        3632000    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total      3632000                       # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::2M            5     83.33%     83.33% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1G            1     16.67%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total            6                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            6                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            6                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            6                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            6                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total           12                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                    59928787                       # ITB inst hits
system.cpu0.itb.inst_misses                         6                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       5                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                59928793                       # ITB inst accesses
system.cpu0.itb.hits                         59928787                       # DTB hits
system.cpu0.itb.misses                              6                       # DTB misses
system.cpu0.itb.accesses                     59928793                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON    31570286000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        63140573                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                   59933492                       # Number of instructions committed
system.cpu0.committedOps                     63140573                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             56201486                       # Number of integer alu accesses
system.cpu0.num_cus_alu_accesses             56201486                       # Number of custom alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                    3159284                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      7444097                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    56201486                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads           72552031                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          45618420                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads            12902814                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           13686720                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     12188871                       # number of memory refs
system.cpu0.num_load_insts                    5549080                       # Number of load instructions
system.cpu0.num_store_insts                   6639791                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                  63140573                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                         13252964                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 50165713     79.45%     79.45% # Class of executed instruction
system.cpu0.op_class::IntMult                  785914      1.24%     80.70% # Class of executed instruction
system.cpu0.op_class::IntDiv                       75      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     80.70% # Class of executed instruction
system.cpu0.op_class::MemRead                 5549080      8.79%     89.48% # Class of executed instruction
system.cpu0.op_class::MemWrite                6639791     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::CusAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  63140573                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.858135                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12185658                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1877553                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.490181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle          3637500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   511.858135                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999723                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999723                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          301                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26250155                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26250155                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.cpu0.data      4757687                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4757687                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5545522                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5545522                       # number of WriteReq hits
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data         1625                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total         1625                       # number of SoftPFExReq hits
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1635                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1635                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1635                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1635                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::.cpu0.data     10303209                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10303209                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10304834                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10304834                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       788116                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       788116                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.cpu0.data         6340                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6340                       # number of WriteReq misses
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data           10                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total           10                       # number of SoftPFExReq misses
system.cpu0.dcache.WriteLineReq_misses::.cpu0.data      1083088                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total      1083088                       # number of WriteLineReq misses
system.cpu0.dcache.demand_misses::.cpu0.data      1877544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1877544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1877554                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1877554                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      5545803                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5545803                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5551862                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5551862                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data         1635                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total         1635                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::.cpu0.data      1083088                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total      1083088                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1635                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1635                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.cpu0.data     12180753                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12180753                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12182388                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12182388                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.142110                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.142110                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001142                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001142                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.006116                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.006116                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu0.data            1                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.154140                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154140                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.154120                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154120                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1871351                       # number of writebacks
system.cpu0.dcache.writebacks::total          1871351                       # number of writebacks
system.cpu0.dcache.replacements               1877041                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          382.246797                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           59928793                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1106                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         54185.165461                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle          3632000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   382.246797                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.746576                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.746576                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          386                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        119858692                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       119858692                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.cpu0.inst     59927687                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       59927687                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.cpu0.inst     59927687                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        59927687                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     59927687                       # number of overall hits
system.cpu0.icache.overall_hits::total       59927687                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         1106                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1106                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.cpu0.inst         1106                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1106                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         1106                       # number of overall misses
system.cpu0.icache.overall_misses::total         1106                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     59928793                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     59928793                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.cpu0.inst     59928793                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     59928793                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     59928793                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     59928793                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000018                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000018                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          720                       # number of writebacks
system.cpu0.icache.writebacks::total              720                       # number of writebacks
system.cpu0.icache.replacements                   720                       # number of replacements
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numPwrStateTransitions                  3                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15785139500.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22323557657.037369                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1     50.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  31570278500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON           6999                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  31570279001                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              17                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           15                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu1.num_cus_alu_accesses                   11                       # Number of custom alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                          11                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                 16.999996                       # Number of idle cycles
system.cpu1.num_busy_cycles                  0.000004                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       13     86.67%     86.67% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.67% # Class of executed instruction
system.cpu1.op_class::MemRead                       2     13.33%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::CusAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        15                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numPwrStateTransitions                  3                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    15785139500.500000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22323557657.037369                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            1     50.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  31570278500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON           6999                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  31570279001                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                              17                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           15                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu2.num_cus_alu_accesses                   11                       # Number of custom alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                          11                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                 16.999996                       # Number of idle cycles
system.cpu2.num_busy_cycles                  0.000004                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     86.67%     86.67% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     86.67% # Class of executed instruction
system.cpu2.op_class::MemRead                       2     13.33%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::CusAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        15                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numPwrStateTransitions                  3                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15785139500.500000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22323557657.037369                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::underflows            1     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1     50.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  31570278500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON           6999                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  31570279001                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                              17                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           15                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu3.num_cus_alu_accesses                   11                       # Number of custom alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                          11                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                 16.999996                       # Number of idle cycles
system.cpu3.num_busy_cycles                  0.000004                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       13     86.67%     86.67% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     86.67% # Class of executed instruction
system.cpu3.op_class::MemRead                       2     13.33%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::CusAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        15                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.iobus.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                   4                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  4                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       16                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16276.623797                       # Cycle average of tags in use
system.l2.tags.total_refs                     2673395                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1870715                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.429077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   3632000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2770.416378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker     0.478041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker     0.035054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.595681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    13501.098643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.169093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.824042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993446                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9384971                       # Number of tag accesses
system.l2.tags.data_accesses                  9384971                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::.cpu0.dtb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu0.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      12                       # number of ReadReq hits
system.l2.WritebackDirty_hits::.writebacks      1871351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1871351                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          720                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              720                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu0.data             1603                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1603                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu0.inst           390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                390                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu0.data         6157                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6157                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu0.dtb.walker             6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker             6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.inst                 390                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7760                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8162                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.dtb.walker            6                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker            6                       # number of overall hits
system.l2.overall_hits::.cpu0.inst                390                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7760                       # number of overall hits
system.l2.overall_hits::total                    8162                       # number of overall hits
system.l2.ReadReq_misses::.cpu0.dtb.walker           48                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu0.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::total                    52                       # number of ReadReq misses
system.l2.ReadExReq_misses::.cpu0.data           4746                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4746                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu0.inst          716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              716                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu0.data       781959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          781959                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::.cpu0.data      1083088                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         1083088                       # number of InvalidateReq misses
system.l2.demand_misses::.cpu0.dtb.walker           48                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.inst               716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            786705                       # number of demand (read+write) misses
system.l2.demand_misses::total                 787473                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.dtb.walker           48                       # number of overall misses
system.l2.overall_misses::.cpu0.itb.walker            4                       # number of overall misses
system.l2.overall_misses::.cpu0.inst              716                       # number of overall misses
system.l2.overall_misses::.cpu0.data           786705                       # number of overall misses
system.l2.overall_misses::total                787473                       # number of overall misses
system.l2.ReadReq_accesses::.cpu0.dtb.walker           54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu0.itb.walker           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                  64                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::.writebacks      1871351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1871351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          720                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          720                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu0.data         6349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu0.inst         1106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data       788116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        788116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu0.data      1083088                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       1083088                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::.cpu0.dtb.walker           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.inst            1106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          794465                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               795635                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           1106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         794465                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              795635                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::.cpu0.dtb.walker     0.888889                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu0.itb.walker     0.400000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.812500                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::.cpu0.data     0.747519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.747519                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.647378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.647378                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.992188                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.992188                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.888889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.itb.walker     0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.inst       0.647378                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.990232                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989742                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.888889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.itb.walker     0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.inst      0.647378                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.990232                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989742                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1852314                       # number of writebacks
system.l2.writebacks::total                   1852314                       # number of writebacks
system.l2.replacements                        1854331                       # number of replacements
system.membus.snoop_filter.tot_requests       3724992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1853788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                4763                       # Transaction distribution
system.membus.trans_dist::ReadResp             787490                       # Transaction distribution
system.membus.trans_dist::WriteReq               2578                       # Transaction distribution
system.membus.trans_dist::WriteResp              2578                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1852314                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1474                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4746                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4746                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        782727                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq            1                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1083730                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      1083730                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bootmem.port          152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5610718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5610878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5610878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bootmem.port          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    168985748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    168986096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168986096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1878545                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1878545    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1878545                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      3757069                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1877767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            545                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          545                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31570286000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               4832                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            794054                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2578                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1871351                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          720                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5690                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6349                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1106                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       788116                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq            1                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      1083730                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      1083730                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5638617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5651187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       135660                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    170632928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side           88                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side          464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side           60                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side           60                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           16                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side           60                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side           16                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              170769368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1854331                       # Total snoops (count)
system.tol2bus.snoopTraffic                 118548096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3741044                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000147                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012124                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3740494     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    550      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3741044                       # Request fanout histogram

---------- End Simulation Statistics   ----------
