	component test is
		port (
			clk_clk                         : in  std_logic                     := 'X'; -- clk
			reset_reset_n                   : in  std_logic                     := 'X'; -- reset_n
			test_loader_0_conduit_end_name  : in  std_logic                     := 'X'; -- name
			test_loader_0_conduit_end_data  : out std_logic_vector(23 downto 0);        -- data
			test_loader_0_conduit_end_valid : out std_logic;                            -- valid
			uart_0_external_connection_rxd  : in  std_logic                     := 'X'; -- rxd
			uart_0_external_connection_txd  : out std_logic                             -- txd
		);
	end component test;

