    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; up
up__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
up__0__MASK EQU 0x10
up__0__PC EQU CYREG_PRT3_PC4
up__0__PORT EQU 3
up__0__SHIFT EQU 4
up__AG EQU CYREG_PRT3_AG
up__AMUX EQU CYREG_PRT3_AMUX
up__BIE EQU CYREG_PRT3_BIE
up__BIT_MASK EQU CYREG_PRT3_BIT_MASK
up__BYP EQU CYREG_PRT3_BYP
up__CTL EQU CYREG_PRT3_CTL
up__DM0 EQU CYREG_PRT3_DM0
up__DM1 EQU CYREG_PRT3_DM1
up__DM2 EQU CYREG_PRT3_DM2
up__DR EQU CYREG_PRT3_DR
up__INP_DIS EQU CYREG_PRT3_INP_DIS
up__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
up__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
up__LCD_EN EQU CYREG_PRT3_LCD_EN
up__MASK EQU 0x10
up__PORT EQU 3
up__PRT EQU CYREG_PRT3_PRT
up__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
up__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
up__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
up__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
up__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
up__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
up__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
up__PS EQU CYREG_PRT3_PS
up__SHIFT EQU 4
up__SLW EQU CYREG_PRT3_SLW

; ADC_ADC_SAR
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_theACLK
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__INDEX EQU 0x01
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_theACLK__PM_ACT_MSK EQU 0x02
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_theACLK__PM_STBY_MSK EQU 0x02

; DAC_viDAC8
DAC_viDAC8__CR0 EQU CYREG_DAC0_CR0
DAC_viDAC8__CR1 EQU CYREG_DAC0_CR1
DAC_viDAC8__D EQU CYREG_DAC0_D
DAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
DAC_viDAC8__PM_ACT_MSK EQU 0x01
DAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
DAC_viDAC8__PM_STBY_MSK EQU 0x01
DAC_viDAC8__STROBE EQU CYREG_DAC0_STROBE
DAC_viDAC8__SW0 EQU CYREG_DAC0_SW0
DAC_viDAC8__SW2 EQU CYREG_DAC0_SW2
DAC_viDAC8__SW3 EQU CYREG_DAC0_SW3
DAC_viDAC8__SW4 EQU CYREG_DAC0_SW4
DAC_viDAC8__TR EQU CYREG_DAC0_TR
DAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
DAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
DAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
DAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
DAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
DAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
DAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
DAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
DAC_viDAC8__TST EQU CYREG_DAC0_TST

; PWM_PWMUDB
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

; clk
clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
clk__CFG2_SRC_SEL_MASK EQU 0x07
clk__INDEX EQU 0x00
clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clk__PM_ACT_MSK EQU 0x01
clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clk__PM_STBY_MSK EQU 0x01

; drv
drv__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
drv__0__MASK EQU 0x80
drv__0__PC EQU CYREG_PRT12_PC7
drv__0__PORT EQU 12
drv__0__SHIFT EQU 7
drv__AG EQU CYREG_PRT12_AG
drv__BIE EQU CYREG_PRT12_BIE
drv__BIT_MASK EQU CYREG_PRT12_BIT_MASK
drv__BYP EQU CYREG_PRT12_BYP
drv__DM0 EQU CYREG_PRT12_DM0
drv__DM1 EQU CYREG_PRT12_DM1
drv__DM2 EQU CYREG_PRT12_DM2
drv__DR EQU CYREG_PRT12_DR
drv__INP_DIS EQU CYREG_PRT12_INP_DIS
drv__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
drv__MASK EQU 0x80
drv__PORT EQU 12
drv__PRT EQU CYREG_PRT12_PRT
drv__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
drv__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
drv__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
drv__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
drv__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
drv__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
drv__PS EQU CYREG_PRT12_PS
drv__SHIFT EQU 7
drv__SIO_CFG EQU CYREG_PRT12_SIO_CFG
drv__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
drv__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
drv__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
drv__SLW EQU CYREG_PRT12_SLW

; khz
khz__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
khz__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
khz__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
khz__CFG2_SRC_SEL_MASK EQU 0x07
khz__INDEX EQU 0x02
khz__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
khz__PM_ACT_MSK EQU 0x04
khz__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
khz__PM_STBY_MSK EQU 0x04

; seg
seg__0__AG EQU CYREG_PRT12_AG
seg__0__BIE EQU CYREG_PRT12_BIE
seg__0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
seg__0__BYP EQU CYREG_PRT12_BYP
seg__0__DM0 EQU CYREG_PRT12_DM0
seg__0__DM1 EQU CYREG_PRT12_DM1
seg__0__DM2 EQU CYREG_PRT12_DM2
seg__0__DR EQU CYREG_PRT12_DR
seg__0__INP_DIS EQU CYREG_PRT12_INP_DIS
seg__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
seg__0__MASK EQU 0x20
seg__0__PC EQU CYREG_PRT12_PC5
seg__0__PORT EQU 12
seg__0__PRT EQU CYREG_PRT12_PRT
seg__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
seg__0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
seg__0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
seg__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
seg__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
seg__0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
seg__0__PS EQU CYREG_PRT12_PS
seg__0__SHIFT EQU 5
seg__0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
seg__0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
seg__0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
seg__0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
seg__0__SLW EQU CYREG_PRT12_SLW
seg__1__AG EQU CYREG_PRT12_AG
seg__1__BIE EQU CYREG_PRT12_BIE
seg__1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
seg__1__BYP EQU CYREG_PRT12_BYP
seg__1__DM0 EQU CYREG_PRT12_DM0
seg__1__DM1 EQU CYREG_PRT12_DM1
seg__1__DM2 EQU CYREG_PRT12_DM2
seg__1__DR EQU CYREG_PRT12_DR
seg__1__INP_DIS EQU CYREG_PRT12_INP_DIS
seg__1__INTTYPE EQU CYREG_PICU12_INTTYPE4
seg__1__MASK EQU 0x10
seg__1__PC EQU CYREG_PRT12_PC4
seg__1__PORT EQU 12
seg__1__PRT EQU CYREG_PRT12_PRT
seg__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
seg__1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
seg__1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
seg__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
seg__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
seg__1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
seg__1__PS EQU CYREG_PRT12_PS
seg__1__SHIFT EQU 4
seg__1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
seg__1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
seg__1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
seg__1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
seg__1__SLW EQU CYREG_PRT12_SLW
seg__2__AG EQU CYREG_PRT2_AG
seg__2__AMUX EQU CYREG_PRT2_AMUX
seg__2__BIE EQU CYREG_PRT2_BIE
seg__2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg__2__BYP EQU CYREG_PRT2_BYP
seg__2__CTL EQU CYREG_PRT2_CTL
seg__2__DM0 EQU CYREG_PRT2_DM0
seg__2__DM1 EQU CYREG_PRT2_DM1
seg__2__DM2 EQU CYREG_PRT2_DM2
seg__2__DR EQU CYREG_PRT2_DR
seg__2__INP_DIS EQU CYREG_PRT2_INP_DIS
seg__2__INTTYPE EQU CYREG_PICU2_INTTYPE7
seg__2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg__2__LCD_EN EQU CYREG_PRT2_LCD_EN
seg__2__MASK EQU 0x80
seg__2__PC EQU CYREG_PRT2_PC7
seg__2__PORT EQU 2
seg__2__PRT EQU CYREG_PRT2_PRT
seg__2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg__2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg__2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg__2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg__2__PS EQU CYREG_PRT2_PS
seg__2__SHIFT EQU 7
seg__2__SLW EQU CYREG_PRT2_SLW
seg__3__AG EQU CYREG_PRT2_AG
seg__3__AMUX EQU CYREG_PRT2_AMUX
seg__3__BIE EQU CYREG_PRT2_BIE
seg__3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg__3__BYP EQU CYREG_PRT2_BYP
seg__3__CTL EQU CYREG_PRT2_CTL
seg__3__DM0 EQU CYREG_PRT2_DM0
seg__3__DM1 EQU CYREG_PRT2_DM1
seg__3__DM2 EQU CYREG_PRT2_DM2
seg__3__DR EQU CYREG_PRT2_DR
seg__3__INP_DIS EQU CYREG_PRT2_INP_DIS
seg__3__INTTYPE EQU CYREG_PICU2_INTTYPE6
seg__3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg__3__LCD_EN EQU CYREG_PRT2_LCD_EN
seg__3__MASK EQU 0x40
seg__3__PC EQU CYREG_PRT2_PC6
seg__3__PORT EQU 2
seg__3__PRT EQU CYREG_PRT2_PRT
seg__3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg__3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg__3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg__3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg__3__PS EQU CYREG_PRT2_PS
seg__3__SHIFT EQU 6
seg__3__SLW EQU CYREG_PRT2_SLW
seg__4__AG EQU CYREG_PRT2_AG
seg__4__AMUX EQU CYREG_PRT2_AMUX
seg__4__BIE EQU CYREG_PRT2_BIE
seg__4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg__4__BYP EQU CYREG_PRT2_BYP
seg__4__CTL EQU CYREG_PRT2_CTL
seg__4__DM0 EQU CYREG_PRT2_DM0
seg__4__DM1 EQU CYREG_PRT2_DM1
seg__4__DM2 EQU CYREG_PRT2_DM2
seg__4__DR EQU CYREG_PRT2_DR
seg__4__INP_DIS EQU CYREG_PRT2_INP_DIS
seg__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
seg__4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg__4__LCD_EN EQU CYREG_PRT2_LCD_EN
seg__4__MASK EQU 0x10
seg__4__PC EQU CYREG_PRT2_PC4
seg__4__PORT EQU 2
seg__4__PRT EQU CYREG_PRT2_PRT
seg__4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg__4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg__4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg__4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg__4__PS EQU CYREG_PRT2_PS
seg__4__SHIFT EQU 4
seg__4__SLW EQU CYREG_PRT2_SLW
seg__5__AG EQU CYREG_PRT2_AG
seg__5__AMUX EQU CYREG_PRT2_AMUX
seg__5__BIE EQU CYREG_PRT2_BIE
seg__5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg__5__BYP EQU CYREG_PRT2_BYP
seg__5__CTL EQU CYREG_PRT2_CTL
seg__5__DM0 EQU CYREG_PRT2_DM0
seg__5__DM1 EQU CYREG_PRT2_DM1
seg__5__DM2 EQU CYREG_PRT2_DM2
seg__5__DR EQU CYREG_PRT2_DR
seg__5__INP_DIS EQU CYREG_PRT2_INP_DIS
seg__5__INTTYPE EQU CYREG_PICU2_INTTYPE3
seg__5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg__5__LCD_EN EQU CYREG_PRT2_LCD_EN
seg__5__MASK EQU 0x08
seg__5__PC EQU CYREG_PRT2_PC3
seg__5__PORT EQU 2
seg__5__PRT EQU CYREG_PRT2_PRT
seg__5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg__5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg__5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg__5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg__5__PS EQU CYREG_PRT2_PS
seg__5__SHIFT EQU 3
seg__5__SLW EQU CYREG_PRT2_SLW
seg__6__AG EQU CYREG_PRT2_AG
seg__6__AMUX EQU CYREG_PRT2_AMUX
seg__6__BIE EQU CYREG_PRT2_BIE
seg__6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg__6__BYP EQU CYREG_PRT2_BYP
seg__6__CTL EQU CYREG_PRT2_CTL
seg__6__DM0 EQU CYREG_PRT2_DM0
seg__6__DM1 EQU CYREG_PRT2_DM1
seg__6__DM2 EQU CYREG_PRT2_DM2
seg__6__DR EQU CYREG_PRT2_DR
seg__6__INP_DIS EQU CYREG_PRT2_INP_DIS
seg__6__INTTYPE EQU CYREG_PICU2_INTTYPE2
seg__6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg__6__LCD_EN EQU CYREG_PRT2_LCD_EN
seg__6__MASK EQU 0x04
seg__6__PC EQU CYREG_PRT2_PC2
seg__6__PORT EQU 2
seg__6__PRT EQU CYREG_PRT2_PRT
seg__6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg__6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg__6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg__6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg__6__PS EQU CYREG_PRT2_PS
seg__6__SHIFT EQU 2
seg__6__SLW EQU CYREG_PRT2_SLW
seg__7__AG EQU CYREG_PRT2_AG
seg__7__AMUX EQU CYREG_PRT2_AMUX
seg__7__BIE EQU CYREG_PRT2_BIE
seg__7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
seg__7__BYP EQU CYREG_PRT2_BYP
seg__7__CTL EQU CYREG_PRT2_CTL
seg__7__DM0 EQU CYREG_PRT2_DM0
seg__7__DM1 EQU CYREG_PRT2_DM1
seg__7__DM2 EQU CYREG_PRT2_DM2
seg__7__DR EQU CYREG_PRT2_DR
seg__7__INP_DIS EQU CYREG_PRT2_INP_DIS
seg__7__INTTYPE EQU CYREG_PICU2_INTTYPE1
seg__7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
seg__7__LCD_EN EQU CYREG_PRT2_LCD_EN
seg__7__MASK EQU 0x02
seg__7__PC EQU CYREG_PRT2_PC1
seg__7__PORT EQU 2
seg__7__PRT EQU CYREG_PRT2_PRT
seg__7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
seg__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
seg__7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
seg__7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
seg__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
seg__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
seg__7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
seg__7__PS EQU CYREG_PRT2_PS
seg__7__SHIFT EQU 1
seg__7__SLW EQU CYREG_PRT2_SLW

; DMA1
DMA1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA1__DRQ_NUMBER EQU 0
DMA1__NUMBEROF_TDS EQU 0
DMA1__PRIORITY EQU 2
DMA1__TERMIN_EN EQU 0
DMA1__TERMIN_SEL EQU 0
DMA1__TERMOUT0_EN EQU 1
DMA1__TERMOUT0_SEL EQU 0
DMA1__TERMOUT1_EN EQU 0
DMA1__TERMOUT1_SEL EQU 0

; DMA2
DMA2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
DMA2__DRQ_NUMBER EQU 1
DMA2__NUMBEROF_TDS EQU 0
DMA2__PRIORITY EQU 2
DMA2__TERMIN_EN EQU 0
DMA2__TERMIN_SEL EQU 0
DMA2__TERMOUT0_EN EQU 0
DMA2__TERMOUT0_SEL EQU 0
DMA2__TERMOUT1_EN EQU 0
DMA2__TERMOUT1_SEL EQU 0

; down
down__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
down__0__MASK EQU 0x08
down__0__PC EQU CYREG_PRT3_PC3
down__0__PORT EQU 3
down__0__SHIFT EQU 3
down__AG EQU CYREG_PRT3_AG
down__AMUX EQU CYREG_PRT3_AMUX
down__BIE EQU CYREG_PRT3_BIE
down__BIT_MASK EQU CYREG_PRT3_BIT_MASK
down__BYP EQU CYREG_PRT3_BYP
down__CTL EQU CYREG_PRT3_CTL
down__DM0 EQU CYREG_PRT3_DM0
down__DM1 EQU CYREG_PRT3_DM1
down__DM2 EQU CYREG_PRT3_DM2
down__DR EQU CYREG_PRT3_DR
down__INP_DIS EQU CYREG_PRT3_INP_DIS
down__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
down__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
down__LCD_EN EQU CYREG_PRT3_LCD_EN
down__MASK EQU 0x08
down__PORT EQU 3
down__PRT EQU CYREG_PRT3_PRT
down__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
down__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
down__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
down__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
down__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
down__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
down__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
down__PS EQU CYREG_PRT3_PS
down__SHIFT EQU 3
down__SLW EQU CYREG_PRT3_SLW

; mode
mode__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
mode__0__MASK EQU 0x20
mode__0__PC EQU CYREG_PRT3_PC5
mode__0__PORT EQU 3
mode__0__SHIFT EQU 5
mode__AG EQU CYREG_PRT3_AG
mode__AMUX EQU CYREG_PRT3_AMUX
mode__BIE EQU CYREG_PRT3_BIE
mode__BIT_MASK EQU CYREG_PRT3_BIT_MASK
mode__BYP EQU CYREG_PRT3_BYP
mode__CTL EQU CYREG_PRT3_CTL
mode__DM0 EQU CYREG_PRT3_DM0
mode__DM1 EQU CYREG_PRT3_DM1
mode__DM2 EQU CYREG_PRT3_DM2
mode__DR EQU CYREG_PRT3_DR
mode__INP_DIS EQU CYREG_PRT3_INP_DIS
mode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
mode__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
mode__LCD_EN EQU CYREG_PRT3_LCD_EN
mode__MASK EQU 0x20
mode__PORT EQU 3
mode__PRT EQU CYREG_PRT3_PRT
mode__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
mode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
mode__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
mode__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
mode__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
mode__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
mode__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
mode__PS EQU CYREG_PRT3_PS
mode__SHIFT EQU 5
mode__SLW EQU CYREG_PRT3_SLW

; vout
vout__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
vout__0__MASK EQU 0x02
vout__0__PC EQU CYREG_PRT3_PC1
vout__0__PORT EQU 3
vout__0__SHIFT EQU 1
vout__AG EQU CYREG_PRT3_AG
vout__AMUX EQU CYREG_PRT3_AMUX
vout__BIE EQU CYREG_PRT3_BIE
vout__BIT_MASK EQU CYREG_PRT3_BIT_MASK
vout__BYP EQU CYREG_PRT3_BYP
vout__CTL EQU CYREG_PRT3_CTL
vout__DM0 EQU CYREG_PRT3_DM0
vout__DM1 EQU CYREG_PRT3_DM1
vout__DM2 EQU CYREG_PRT3_DM2
vout__DR EQU CYREG_PRT3_DR
vout__INP_DIS EQU CYREG_PRT3_INP_DIS
vout__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
vout__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
vout__LCD_EN EQU CYREG_PRT3_LCD_EN
vout__MASK EQU 0x02
vout__PORT EQU 3
vout__PRT EQU CYREG_PRT3_PRT
vout__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
vout__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
vout__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
vout__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
vout__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
vout__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
vout__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
vout__PS EQU CYREG_PRT3_PS
vout__SHIFT EQU 1
vout__SLW EQU CYREG_PRT3_SLW

; grid1
grid1__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
grid1__0__MASK EQU 0x08
grid1__0__PC EQU CYREG_PRT1_PC3
grid1__0__PORT EQU 1
grid1__0__SHIFT EQU 3
grid1__AG EQU CYREG_PRT1_AG
grid1__AMUX EQU CYREG_PRT1_AMUX
grid1__BIE EQU CYREG_PRT1_BIE
grid1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
grid1__BYP EQU CYREG_PRT1_BYP
grid1__CTL EQU CYREG_PRT1_CTL
grid1__DM0 EQU CYREG_PRT1_DM0
grid1__DM1 EQU CYREG_PRT1_DM1
grid1__DM2 EQU CYREG_PRT1_DM2
grid1__DR EQU CYREG_PRT1_DR
grid1__INP_DIS EQU CYREG_PRT1_INP_DIS
grid1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
grid1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
grid1__LCD_EN EQU CYREG_PRT1_LCD_EN
grid1__MASK EQU 0x08
grid1__PORT EQU 1
grid1__PRT EQU CYREG_PRT1_PRT
grid1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
grid1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
grid1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
grid1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
grid1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
grid1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
grid1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
grid1__PS EQU CYREG_PRT1_PS
grid1__SHIFT EQU 3
grid1__SLW EQU CYREG_PRT1_SLW

; grid2
grid2__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
grid2__0__MASK EQU 0x10
grid2__0__PC EQU CYREG_PRT1_PC4
grid2__0__PORT EQU 1
grid2__0__SHIFT EQU 4
grid2__AG EQU CYREG_PRT1_AG
grid2__AMUX EQU CYREG_PRT1_AMUX
grid2__BIE EQU CYREG_PRT1_BIE
grid2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
grid2__BYP EQU CYREG_PRT1_BYP
grid2__CTL EQU CYREG_PRT1_CTL
grid2__DM0 EQU CYREG_PRT1_DM0
grid2__DM1 EQU CYREG_PRT1_DM1
grid2__DM2 EQU CYREG_PRT1_DM2
grid2__DR EQU CYREG_PRT1_DR
grid2__INP_DIS EQU CYREG_PRT1_INP_DIS
grid2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
grid2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
grid2__LCD_EN EQU CYREG_PRT1_LCD_EN
grid2__MASK EQU 0x10
grid2__PORT EQU 1
grid2__PRT EQU CYREG_PRT1_PRT
grid2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
grid2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
grid2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
grid2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
grid2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
grid2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
grid2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
grid2__PS EQU CYREG_PRT1_PS
grid2__SHIFT EQU 4
grid2__SLW EQU CYREG_PRT1_SLW

; grid3
grid3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
grid3__0__MASK EQU 0x40
grid3__0__PC EQU CYREG_PRT1_PC6
grid3__0__PORT EQU 1
grid3__0__SHIFT EQU 6
grid3__AG EQU CYREG_PRT1_AG
grid3__AMUX EQU CYREG_PRT1_AMUX
grid3__BIE EQU CYREG_PRT1_BIE
grid3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
grid3__BYP EQU CYREG_PRT1_BYP
grid3__CTL EQU CYREG_PRT1_CTL
grid3__DM0 EQU CYREG_PRT1_DM0
grid3__DM1 EQU CYREG_PRT1_DM1
grid3__DM2 EQU CYREG_PRT1_DM2
grid3__DR EQU CYREG_PRT1_DR
grid3__INP_DIS EQU CYREG_PRT1_INP_DIS
grid3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
grid3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
grid3__LCD_EN EQU CYREG_PRT1_LCD_EN
grid3__MASK EQU 0x40
grid3__PORT EQU 1
grid3__PRT EQU CYREG_PRT1_PRT
grid3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
grid3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
grid3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
grid3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
grid3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
grid3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
grid3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
grid3__PS EQU CYREG_PRT1_PS
grid3__SHIFT EQU 6
grid3__SLW EQU CYREG_PRT1_SLW

; grid4
grid4__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
grid4__0__MASK EQU 0x80
grid4__0__PC EQU CYREG_PRT1_PC7
grid4__0__PORT EQU 1
grid4__0__SHIFT EQU 7
grid4__AG EQU CYREG_PRT1_AG
grid4__AMUX EQU CYREG_PRT1_AMUX
grid4__BIE EQU CYREG_PRT1_BIE
grid4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
grid4__BYP EQU CYREG_PRT1_BYP
grid4__CTL EQU CYREG_PRT1_CTL
grid4__DM0 EQU CYREG_PRT1_DM0
grid4__DM1 EQU CYREG_PRT1_DM1
grid4__DM2 EQU CYREG_PRT1_DM2
grid4__DR EQU CYREG_PRT1_DR
grid4__INP_DIS EQU CYREG_PRT1_INP_DIS
grid4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
grid4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
grid4__LCD_EN EQU CYREG_PRT1_LCD_EN
grid4__MASK EQU 0x80
grid4__PORT EQU 1
grid4__PRT EQU CYREG_PRT1_PRT
grid4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
grid4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
grid4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
grid4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
grid4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
grid4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
grid4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
grid4__PS EQU CYREG_PRT1_PS
grid4__SHIFT EQU 7
grid4__SLW EQU CYREG_PRT1_SLW

; sense
sense__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
sense__0__MASK EQU 0x02
sense__0__PC EQU CYREG_IO_PC_PRT15_PC1
sense__0__PORT EQU 15
sense__0__SHIFT EQU 1
sense__AG EQU CYREG_PRT15_AG
sense__AMUX EQU CYREG_PRT15_AMUX
sense__BIE EQU CYREG_PRT15_BIE
sense__BIT_MASK EQU CYREG_PRT15_BIT_MASK
sense__BYP EQU CYREG_PRT15_BYP
sense__CTL EQU CYREG_PRT15_CTL
sense__DM0 EQU CYREG_PRT15_DM0
sense__DM1 EQU CYREG_PRT15_DM1
sense__DM2 EQU CYREG_PRT15_DM2
sense__DR EQU CYREG_PRT15_DR
sense__INP_DIS EQU CYREG_PRT15_INP_DIS
sense__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
sense__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
sense__LCD_EN EQU CYREG_PRT15_LCD_EN
sense__MASK EQU 0x02
sense__PORT EQU 15
sense__PRT EQU CYREG_PRT15_PRT
sense__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
sense__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
sense__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
sense__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
sense__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
sense__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
sense__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
sense__PS EQU CYREG_PRT15_PS
sense__SHIFT EQU 1
sense__SLW EQU CYREG_PRT15_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; clock_cmod
clock_cmod_bsig_dp__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
clock_cmod_bsig_dp__A0_REG EQU CYREG_B1_UDB11_A0
clock_cmod_bsig_dp__A1_REG EQU CYREG_B1_UDB11_A1
clock_cmod_bsig_dp__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
clock_cmod_bsig_dp__D0_REG EQU CYREG_B1_UDB11_D0
clock_cmod_bsig_dp__D1_REG EQU CYREG_B1_UDB11_D1
clock_cmod_bsig_dp__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
clock_cmod_bsig_dp__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
clock_cmod_bsig_dp__F0_REG EQU CYREG_B1_UDB11_F0
clock_cmod_bsig_dp__F1_REG EQU CYREG_B1_UDB11_F1
clock_cmod_bsig_dp__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
clock_cmod_bsig_dp__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
clock_cmod_div1_counter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
clock_cmod_div1_counter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
clock_cmod_div1_counter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
clock_cmod_div1_counter__COUNT_REG EQU CYREG_B1_UDB11_CTL
clock_cmod_div1_counter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
clock_cmod_div1_counter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
clock_cmod_div1_counter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
clock_cmod_div1_counter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
clock_cmod_div2_counter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
clock_cmod_div2_counter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
clock_cmod_div2_counter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
clock_cmod_div2_counter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
clock_cmod_div2_counter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
clock_cmod_div2_counter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
clock_cmod_div2_counter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
clock_cmod_div2_counter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
clock_cmod_div2_counter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
clock_cmod_div2_counter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
clock_cmod_div2_counter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
clock_cmod_div2_counter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
clock_cmod_div2_counter__COUNT_REG EQU CYREG_B1_UDB09_CTL
clock_cmod_div2_counter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
clock_cmod_div2_counter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
clock_cmod_div2_counter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
clock_cmod_div2_counter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
clock_cmod_div2_counter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
clock_cmod_div2_counter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
clock_cmod_div2_counter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
clock_cmod_div2_counter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
clock_cmod_div2_counter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
clock_cmod_div2_counter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
clock_cmod_div2_counter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
clock_cmod_div2_counter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
clock_cmod_div2_counter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
clock_cmod_div3_counter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
clock_cmod_div3_counter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
clock_cmod_div3_counter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
clock_cmod_div3_counter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
clock_cmod_div3_counter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
clock_cmod_div3_counter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
clock_cmod_div3_counter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
clock_cmod_div3_counter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
clock_cmod_div3_counter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
clock_cmod_div3_counter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
clock_cmod_div3_counter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
clock_cmod_div3_counter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
clock_cmod_div3_counter__COUNT_REG EQU CYREG_B1_UDB08_CTL
clock_cmod_div3_counter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
clock_cmod_div3_counter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
clock_cmod_div3_counter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
clock_cmod_div3_counter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
clock_cmod_div3_counter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
clock_cmod_div3_counter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
clock_cmod_div3_counter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
clock_cmod_div3_counter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
clock_cmod_div3_counter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
clock_cmod_div3_counter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
clock_cmod_div3_counter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
clock_cmod_div3_counter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
clock_cmod_div3_counter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
clock_cmod_hour_counter__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
clock_cmod_hour_counter__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
clock_cmod_hour_counter__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
clock_cmod_hour_counter__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
clock_cmod_hour_counter__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
clock_cmod_hour_counter__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
clock_cmod_hour_counter__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
clock_cmod_hour_counter__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
clock_cmod_hour_counter__A0_REG EQU CYREG_B1_UDB08_A0
clock_cmod_hour_counter__A1_REG EQU CYREG_B1_UDB08_A1
clock_cmod_hour_counter__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
clock_cmod_hour_counter__D0_REG EQU CYREG_B1_UDB08_D0
clock_cmod_hour_counter__D1_REG EQU CYREG_B1_UDB08_D1
clock_cmod_hour_counter__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
clock_cmod_hour_counter__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
clock_cmod_hour_counter__F0_REG EQU CYREG_B1_UDB08_F0
clock_cmod_hour_counter__F1_REG EQU CYREG_B1_UDB08_F1
clock_cmod_hour_counter__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
clock_cmod_hour_counter__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
clock_cmod_minute_counter__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
clock_cmod_minute_counter__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
clock_cmod_minute_counter__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
clock_cmod_minute_counter__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
clock_cmod_minute_counter__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
clock_cmod_minute_counter__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
clock_cmod_minute_counter__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
clock_cmod_minute_counter__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
clock_cmod_minute_counter__A0_REG EQU CYREG_B0_UDB08_A0
clock_cmod_minute_counter__A1_REG EQU CYREG_B0_UDB08_A1
clock_cmod_minute_counter__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
clock_cmod_minute_counter__D0_REG EQU CYREG_B0_UDB08_D0
clock_cmod_minute_counter__D1_REG EQU CYREG_B0_UDB08_D1
clock_cmod_minute_counter__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
clock_cmod_minute_counter__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
clock_cmod_minute_counter__F0_REG EQU CYREG_B0_UDB08_F0
clock_cmod_minute_counter__F1_REG EQU CYREG_B0_UDB08_F1
clock_cmod_minute_counter__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
clock_cmod_minute_counter__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
clock_cmod_mode_state_counter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
clock_cmod_mode_state_counter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
clock_cmod_mode_state_counter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
clock_cmod_mode_state_counter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
clock_cmod_mode_state_counter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
clock_cmod_mode_state_counter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
clock_cmod_mode_state_counter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
clock_cmod_mode_state_counter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
clock_cmod_mode_state_counter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
clock_cmod_mode_state_counter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
clock_cmod_mode_state_counter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
clock_cmod_mode_state_counter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
clock_cmod_mode_state_counter__COUNT_REG EQU CYREG_B0_UDB08_CTL
clock_cmod_mode_state_counter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
clock_cmod_mode_state_counter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
clock_cmod_mode_state_counter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
clock_cmod_mode_state_counter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
clock_cmod_mode_state_counter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
clock_cmod_mode_state_counter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
clock_cmod_mode_state_counter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
clock_cmod_mode_state_counter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
clock_cmod_mode_state_counter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
clock_cmod_mode_state_counter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
clock_cmod_mode_state_counter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
clock_cmod_mode_state_counter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
clock_cmod_mode_state_counter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST

; clock_creg
clock_creg_Sync_ctrl_reg__0__MASK EQU 0x01
clock_creg_Sync_ctrl_reg__0__POS EQU 0
clock_creg_Sync_ctrl_reg__1__MASK EQU 0x02
clock_creg_Sync_ctrl_reg__1__POS EQU 1
clock_creg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
clock_creg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
clock_creg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
clock_creg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
clock_creg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
clock_creg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
clock_creg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
clock_creg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
clock_creg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
clock_creg_Sync_ctrl_reg__2__MASK EQU 0x04
clock_creg_Sync_ctrl_reg__2__POS EQU 2
clock_creg_Sync_ctrl_reg__3__MASK EQU 0x08
clock_creg_Sync_ctrl_reg__3__POS EQU 3
clock_creg_Sync_ctrl_reg__4__MASK EQU 0x10
clock_creg_Sync_ctrl_reg__4__POS EQU 4
clock_creg_Sync_ctrl_reg__5__MASK EQU 0x20
clock_creg_Sync_ctrl_reg__5__POS EQU 5
clock_creg_Sync_ctrl_reg__6__MASK EQU 0x40
clock_creg_Sync_ctrl_reg__6__POS EQU 6
clock_creg_Sync_ctrl_reg__7__MASK EQU 0x80
clock_creg_Sync_ctrl_reg__7__POS EQU 7
clock_creg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
clock_creg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
clock_creg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
clock_creg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
clock_creg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
clock_creg_Sync_ctrl_reg__MASK EQU 0xFF
clock_creg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
clock_creg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
clock_creg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; clock_hh_addr
clock_hh_addr__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
clock_hh_addr__DRQ_NUMBER EQU 2
clock_hh_addr__NUMBEROF_TDS EQU 0
clock_hh_addr__PRIORITY EQU 2
clock_hh_addr__TERMIN_EN EQU 0
clock_hh_addr__TERMIN_SEL EQU 0
clock_hh_addr__TERMOUT0_EN EQU 0
clock_hh_addr__TERMOUT0_SEL EQU 0
clock_hh_addr__TERMOUT1_EN EQU 0
clock_hh_addr__TERMOUT1_SEL EQU 0

; clock_hl_addr
clock_hl_addr__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
clock_hl_addr__DRQ_NUMBER EQU 3
clock_hl_addr__NUMBEROF_TDS EQU 0
clock_hl_addr__PRIORITY EQU 2
clock_hl_addr__TERMIN_EN EQU 0
clock_hl_addr__TERMIN_SEL EQU 0
clock_hl_addr__TERMOUT0_EN EQU 0
clock_hl_addr__TERMOUT0_SEL EQU 0
clock_hl_addr__TERMOUT1_EN EQU 0
clock_hl_addr__TERMOUT1_SEL EQU 0

; clock_mh_addr
clock_mh_addr__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
clock_mh_addr__DRQ_NUMBER EQU 4
clock_mh_addr__NUMBEROF_TDS EQU 0
clock_mh_addr__PRIORITY EQU 2
clock_mh_addr__TERMIN_EN EQU 0
clock_mh_addr__TERMIN_SEL EQU 0
clock_mh_addr__TERMOUT0_EN EQU 0
clock_mh_addr__TERMOUT0_SEL EQU 0
clock_mh_addr__TERMOUT1_EN EQU 0
clock_mh_addr__TERMOUT1_SEL EQU 0

; clock_ml_addr
clock_ml_addr__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
clock_ml_addr__DRQ_NUMBER EQU 5
clock_ml_addr__NUMBEROF_TDS EQU 0
clock_ml_addr__PRIORITY EQU 2
clock_ml_addr__TERMIN_EN EQU 0
clock_ml_addr__TERMIN_SEL EQU 0
clock_ml_addr__TERMOUT0_EN EQU 0
clock_ml_addr__TERMOUT0_SEL EQU 0
clock_ml_addr__TERMOUT1_EN EQU 0
clock_ml_addr__TERMOUT1_SEL EQU 0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E11E069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000003F
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
