# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FSM_INIT.vhd" \
"../../../../FSM_PID.vhd" \
"../../../../Falling_edge_detector.vhd" \
"../../../../hex2sevenseg.vhd" \
"../../../../my_genpulse_sclr.vhd" \
"../../../../my_pashiftreg_sclr.vhd" \
"../../../../my_rege.vhd" \
"../../../../mydec2to4.vhd" \
"../../../../serializer.vhd" \
"../../../../top.vhd" \
"../../../../../lab6/tb_top.vhd" \

# Do not sort compile order
nosort
