#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002ca3af588a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002ca3af57c60 .scope module, "tb_top_fft_dit_hold2" "tb_top_fft_dit_hold2" 3 3;
 .timescale -9 -12;
P_000002ca3af01390 .param/l "ADDR_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
P_000002ca3af013c8 .param/l "CLK_PERIOD" 0 3 7, +C4<00000000000000000000000000001010>;
P_000002ca3af01400 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_000002ca3af01438 .param/l "N" 0 3 4, +C4<00000000000000000000000000010000>;
P_000002ca3af01470 .param/l "S_WR1" 1 3 25, C4<1001>;
v000002ca3afb4360_0 .var "clk", 0 0;
v000002ca3afb4680_0 .net "done", 0 0, v000002ca3afb58a0_0;  1 drivers
v000002ca3afb47c0_0 .var "en", 0 0;
v000002ca3afb4860_0 .var/i "fd_pair", 31 0;
v000002ca3afb4900_0 .var "mode", 1 0;
v000002ca3afb4a40_0 .var/i "n", 31 0;
v000002ca3afb7130_0 .net "pair_idx_dbg", 3 0, v000002ca3afb5080_0;  1 drivers
v000002ca3afb6c30_0 .net "rd_addr_dbg", 3 0, v000002ca3afb4b80_0;  1 drivers
v000002ca3afb7a90_0 .var "rst", 0 0;
v000002ca3afb7e50_0 .net "state_dbg", 3 0, v000002ca3afb5440_0;  1 drivers
v000002ca3afb7090_0 .net "wr_addr_dbg", 3 0, v000002ca3afb5300_0;  1 drivers
v000002ca3afb7630_0 .net "x0_hold_dbg", 31 0, L_000002ca3af38e00;  1 drivers
v000002ca3afb71d0_0 .net "x1_hold_dbg", 31 0, L_000002ca3af39110;  1 drivers
v000002ca3afb76d0_0 .var/s "x_in_ext", 15 0;
v000002ca3afb7950_0 .net "y0_dbg", 31 0, L_000002ca3af38930;  1 drivers
v000002ca3afb6a50_0 .net "y1_dbg", 31 0, L_000002ca3af39260;  1 drivers
E_000002ca3aefe4d0 .event anyedge, v000002ca3afb58a0_0;
S_000002ca3af5bf50 .scope module, "uut" "top_fft_dit_hold2" 3 30, 4 3 0, S_000002ca3af57c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 16 "x_in_ext";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 4 "state_dbg";
    .port_info 7 /OUTPUT 4 "rd_addr_dbg";
    .port_info 8 /OUTPUT 4 "wr_addr_dbg";
    .port_info 9 /OUTPUT 4 "pair_idx_dbg";
    .port_info 10 /OUTPUT 32 "x0_hold_dbg";
    .port_info 11 /OUTPUT 32 "x1_hold_dbg";
    .port_info 12 /OUTPUT 32 "y0_dbg";
    .port_info 13 /OUTPUT 32 "y1_dbg";
P_000002ca3af0f8f0 .param/l "ADDR_WIDTH" 0 4 7, +C4<00000000000000000000000000000100>;
P_000002ca3af0f928 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
P_000002ca3af0f960 .param/l "FRAC_BITS" 0 4 6, +C4<00000000000000000000000000001110>;
P_000002ca3af0f998 .param/l "N" 0 4 4, +C4<00000000000000000000000000010000>;
P_000002ca3af0f9d0 .param/l "S_BF0" 1 4 29, C4<0110>;
P_000002ca3af0fa08 .param/l "S_BF1" 1 4 30, C4<0111>;
P_000002ca3af0fa40 .param/l "S_CAP" 1 4 28, C4<0011>;
P_000002ca3af0fa78 .param/l "S_DONE" 1 4 33, C4<1010>;
P_000002ca3af0fab0 .param/l "S_IDLE" 1 4 25, C4<0000>;
P_000002ca3af0fae8 .param/l "S_LOAD" 1 4 26, C4<0001>;
P_000002ca3af0fb20 .param/l "S_RD0" 1 4 27, C4<0010>;
P_000002ca3af0fb58 .param/l "S_WR0" 1 4 31, C4<1000>;
P_000002ca3af0fb90 .param/l "S_WR1" 1 4 32, C4<1001>;
P_000002ca3af0fbc8 .param/l "W_ONE" 1 4 54, +C4<0100000000000000>;
L_000002ca3af38e00 .functor BUFZ 32, v000002ca3afb5a80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ca3af39110 .functor BUFZ 32, v000002ca3afb5e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ca3af38930 .functor BUFZ 32, v000002ca3af5b990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ca3af39260 .functor BUFZ 32, v000002ca3af5bad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ca3afd00e0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000002ca3afb4400_0 .net/2u *"_ivl_10", 3 0, L_000002ca3afd00e0;  1 drivers
v000002ca3afb5f80_0 .var "bfly_rst", 0 0;
v000002ca3afb5800_0 .net "clk", 0 0, v000002ca3afb4360_0;  1 drivers
v000002ca3afb58a0_0 .var "done", 0 0;
v000002ca3afb5d00_0 .net "en", 0 0, v000002ca3afb47c0_0;  1 drivers
v000002ca3afb4fe0_0 .net "feeder_en", 0 0, L_000002ca3afb7f90;  1 drivers
v000002ca3afb4ae0_0 .net "feeder_pair_valid", 0 0, L_000002ca3afb8be0;  1 drivers
v000002ca3afb5bc0_0 .var "load_idx", 3 0;
v000002ca3afb5da0_0 .net "mode", 1 0, v000002ca3afb4900_0;  1 drivers
v000002ca3afb4ea0_0 .var "pair_idx", 3 0;
v000002ca3afb5080_0 .var "pair_idx_dbg", 3 0;
v000002ca3afb4f40_0 .var "ram_rd_addr", 3 0;
v000002ca3afb5940_0 .net "ram_rd_out", 31 0, v000002ca3afb53a0_0;  1 drivers
v000002ca3afb44a0_0 .var "ram_wr_addr", 3 0;
v000002ca3afb5580_0 .var "ram_wr_en", 0 0;
v000002ca3afb60c0_0 .var "ram_wr_in", 31 0;
v000002ca3afb4b80_0 .var "rd_addr_dbg", 3 0;
v000002ca3afb59e0_0 .net "rst", 0 0, v000002ca3afb7a90_0;  1 drivers
v000002ca3afb5ee0_0 .var "sample_phase", 0 0;
v000002ca3afb5440_0 .var "state_dbg", 3 0;
L_000002ca3afd0098 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ca3afb4cc0_0 .net "w_const", 31 0, L_000002ca3afd0098;  1 drivers
v000002ca3afb5300_0 .var "wr_addr_dbg", 3 0;
v000002ca3afb4d60_0 .net "x0_hold", 31 0, v000002ca3afb5a80_0;  1 drivers
v000002ca3afb4720_0 .net "x0_hold_dbg", 31 0, L_000002ca3af38e00;  alias, 1 drivers
v000002ca3afb54e0_0 .net "x1_hold", 31 0, v000002ca3afb5e40_0;  1 drivers
v000002ca3afb6020_0 .net "x1_hold_dbg", 31 0, L_000002ca3af39110;  alias, 1 drivers
v000002ca3afb42c0_0 .net/s "x_in_ext", 15 0, v000002ca3afb76d0_0;  1 drivers
v000002ca3afb56c0_0 .net "y0", 31 0, v000002ca3af5b990_0;  1 drivers
v000002ca3afb45e0_0 .net "y0_dbg", 31 0, L_000002ca3af38930;  alias, 1 drivers
v000002ca3afb5b20_0 .net "y1", 31 0, v000002ca3af5bad0_0;  1 drivers
v000002ca3afb4e00_0 .net "y1_dbg", 31 0, L_000002ca3af39260;  alias, 1 drivers
L_000002ca3afb7f90 .cmp/eq 4, v000002ca3afb5440_0, L_000002ca3afd00e0;
S_000002ca3af5c0e0 .scope module, "bfly_i" "butterfly_dit" 4 92, 5 3 0, S_000002ca3af5bf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "in_x0";
    .port_info 3 /INPUT 32 "in_x1";
    .port_info 4 /INPUT 32 "w";
    .port_info 5 /OUTPUT 32 "out_x0";
    .port_info 6 /OUTPUT 32 "out_x1";
P_000002ca3aef9550 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_000002ca3aef9588 .param/l "FACTOR_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
P_000002ca3aef95c0 .param/l "FRAC_BITS" 0 5 6, +C4<00000000000000000000000000001110>;
v000002ca3af5b670_0 .net "clk", 0 0, v000002ca3afb4360_0;  alias, 1 drivers
v000002ca3af5b710_0 .net "in_x0", 31 0, v000002ca3afb5a80_0;  alias, 1 drivers
v000002ca3af5b490_0 .net "in_x1", 31 0, v000002ca3afb5e40_0;  alias, 1 drivers
v000002ca3af5b990_0 .var "out_x0", 31 0;
v000002ca3af5bad0_0 .var "out_x1", 31 0;
v000002ca3af5b030_0 .var/s "p1", 31 0;
v000002ca3af5ba30_0 .var/s "p2", 31 0;
v000002ca3af5b3f0_0 .var/s "p3", 31 0;
v000002ca3af5b350_0 .var/s "p4", 31 0;
v000002ca3af5be90_0 .var "phase", 0 0;
v000002ca3af5b210_0 .var/s "reg_x0_i", 15 0;
v000002ca3af5af90_0 .var/s "reg_x0_r", 15 0;
v000002ca3af5bb70_0 .net "rst", 0 0, v000002ca3afb5f80_0;  1 drivers
v000002ca3af5b530_0 .var/s "tw_i", 15 0;
v000002ca3af5b7b0_0 .var/s "tw_r", 15 0;
v000002ca3af5b5d0_0 .net "w", 31 0, L_000002ca3afd0098;  alias, 1 drivers
v000002ca3af5b850_0 .net/s "w_i", 15 0, L_000002ca3afb7b30;  1 drivers
v000002ca3af5b8f0_0 .net/s "w_r", 15 0, L_000002ca3afb6af0;  1 drivers
v000002ca3af5bc10_0 .net/s "x0_i", 15 0, L_000002ca3afb73b0;  1 drivers
v000002ca3af5b2b0_0 .net/s "x0_r", 15 0, L_000002ca3afb7270;  1 drivers
v000002ca3af5bdf0_0 .net/s "x1_i", 15 0, L_000002ca3afb65f0;  1 drivers
v000002ca3af5bcb0_0 .net/s "x1_r", 15 0, L_000002ca3afb7770;  1 drivers
E_000002ca3aefe810 .event posedge, v000002ca3af5b670_0;
L_000002ca3afb7270 .part v000002ca3afb5a80_0, 16, 16;
L_000002ca3afb73b0 .part v000002ca3afb5a80_0, 0, 16;
L_000002ca3afb7770 .part v000002ca3afb5e40_0, 16, 16;
L_000002ca3afb65f0 .part v000002ca3afb5e40_0, 0, 16;
L_000002ca3afb6af0 .part L_000002ca3afd0098, 16, 16;
L_000002ca3afb7b30 .part L_000002ca3afd0098, 0, 16;
S_000002ca3af48800 .scope module, "feeder_i" "butterfly_feeder" 4 65, 6 3 0, S_000002ca3af5bf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /INPUT 32 "ram_data";
    .port_info 5 /OUTPUT 32 "x0";
    .port_info 6 /OUTPUT 32 "x1";
    .port_info 7 /OUTPUT 1 "pair_valid";
P_000002ca3aefe5d0 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
L_000002ca3afb8be0 .functor AND 1, L_000002ca3afb7f90, v000002ca3afb5ee0_0, C4<1>, C4<1>;
v000002ca3af5bd50_0 .net "clk", 0 0, v000002ca3afb4360_0;  alias, 1 drivers
v000002ca3af5b0d0_0 .net "en", 0 0, L_000002ca3afb7f90;  alias, 1 drivers
v000002ca3af5b170_0 .net "pair_valid", 0 0, L_000002ca3afb8be0;  alias, 1 drivers
v000002ca3afb49a0_0 .net "ram_data", 31 0, v000002ca3afb53a0_0;  alias, 1 drivers
v000002ca3afb4c20_0 .net "rst", 0 0, v000002ca3afb7a90_0;  alias, 1 drivers
v000002ca3afb5c60_0 .net "sel", 0 0, v000002ca3afb5ee0_0;  1 drivers
v000002ca3afb5a80_0 .var "x0", 31 0;
v000002ca3afb4220_0 .var "x0_stage0", 31 0;
v000002ca3afb5e40_0 .var "x1", 31 0;
S_000002ca3af48990 .scope module, "mem_i" "dual_port_ram" 4 79, 7 3 0, S_000002ca3af5bf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 4 "wr_addr";
    .port_info 3 /INPUT 4 "rd_addr";
    .port_info 4 /INPUT 32 "wr_in";
    .port_info 5 /OUTPUT 32 "rd_out";
P_000002ca3aeb8d00 .param/l "ADDR_WIDTH" 0 7 5, +C4<00000000000000000000000000000100>;
P_000002ca3aeb8d38 .param/l "DATA_WIDTH" 0 7 4, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
v000002ca3afb5120_0 .net "clk", 0 0, v000002ca3afb4360_0;  alias, 1 drivers
v000002ca3afb5260 .array "ram", 15 0, 31 0;
v000002ca3afb5620_0 .net "rd_addr", 3 0, v000002ca3afb4f40_0;  1 drivers
v000002ca3afb53a0_0 .var "rd_out", 31 0;
v000002ca3afb5760_0 .net "wr_addr", 3 0, v000002ca3afb44a0_0;  1 drivers
v000002ca3afb51c0_0 .net "wr_en", 0 0, v000002ca3afb5580_0;  1 drivers
v000002ca3afb4540_0 .net "wr_in", 31 0, v000002ca3afb60c0_0;  1 drivers
    .scope S_000002ca3af48800;
T_0 ;
    %wait E_000002ca3aefe810;
    %load/vec4 v000002ca3afb4c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3afb4220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3afb5a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3afb5e40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ca3af5b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002ca3afb5c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002ca3afb49a0_0;
    %assign/vec4 v000002ca3afb4220_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002ca3afb4220_0;
    %assign/vec4 v000002ca3afb5a80_0, 0;
    %load/vec4 v000002ca3afb49a0_0;
    %assign/vec4 v000002ca3afb5e40_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002ca3af48990;
T_1 ;
    %wait E_000002ca3aefe810;
    %load/vec4 v000002ca3afb51c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002ca3afb4540_0;
    %load/vec4 v000002ca3afb5760_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002ca3afb5260, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ca3af48990;
T_2 ;
    %wait E_000002ca3aefe810;
    %load/vec4 v000002ca3afb5620_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002ca3afb5260, 4;
    %assign/vec4 v000002ca3afb53a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002ca3af5c0e0;
T_3 ;
    %wait E_000002ca3aefe810;
    %load/vec4 v000002ca3af5bb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ca3af5be90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002ca3af5af90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002ca3af5b210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3af5b030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3af5ba30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3af5b3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3af5b350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002ca3af5b7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002ca3af5b530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3af5b990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3af5bad0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002ca3af5be90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002ca3af5b2b0_0;
    %assign/vec4 v000002ca3af5af90_0, 0;
    %load/vec4 v000002ca3af5bc10_0;
    %assign/vec4 v000002ca3af5b210_0, 0;
    %load/vec4 v000002ca3af5bcb0_0;
    %pad/s 32;
    %load/vec4 v000002ca3af5b8f0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v000002ca3af5b030_0, 0;
    %load/vec4 v000002ca3af5bdf0_0;
    %pad/s 32;
    %load/vec4 v000002ca3af5b850_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v000002ca3af5ba30_0, 0;
    %load/vec4 v000002ca3af5bcb0_0;
    %pad/s 32;
    %load/vec4 v000002ca3af5b850_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v000002ca3af5b3f0_0, 0;
    %load/vec4 v000002ca3af5bdf0_0;
    %pad/s 32;
    %load/vec4 v000002ca3af5b8f0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v000002ca3af5b350_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002ca3af5b030_0;
    %parti/s 16, 14, 5;
    %load/vec4 v000002ca3af5ba30_0;
    %parti/s 16, 14, 5;
    %sub;
    %assign/vec4 v000002ca3af5b7b0_0, 0;
    %load/vec4 v000002ca3af5b3f0_0;
    %parti/s 16, 14, 5;
    %load/vec4 v000002ca3af5b350_0;
    %parti/s 16, 14, 5;
    %add;
    %assign/vec4 v000002ca3af5b530_0, 0;
    %load/vec4 v000002ca3af5af90_0;
    %load/vec4 v000002ca3af5b030_0;
    %parti/s 16, 14, 5;
    %load/vec4 v000002ca3af5ba30_0;
    %parti/s 16, 14, 5;
    %sub;
    %add;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002ca3af5b990_0, 4, 5;
    %load/vec4 v000002ca3af5b210_0;
    %load/vec4 v000002ca3af5b3f0_0;
    %parti/s 16, 14, 5;
    %load/vec4 v000002ca3af5b350_0;
    %parti/s 16, 14, 5;
    %add;
    %add;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002ca3af5b990_0, 4, 5;
    %load/vec4 v000002ca3af5af90_0;
    %load/vec4 v000002ca3af5b030_0;
    %parti/s 16, 14, 5;
    %load/vec4 v000002ca3af5ba30_0;
    %parti/s 16, 14, 5;
    %sub;
    %sub;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002ca3af5bad0_0, 4, 5;
    %load/vec4 v000002ca3af5b210_0;
    %load/vec4 v000002ca3af5b3f0_0;
    %parti/s 16, 14, 5;
    %load/vec4 v000002ca3af5b350_0;
    %parti/s 16, 14, 5;
    %add;
    %sub;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002ca3af5bad0_0, 4, 5;
T_3.3 ;
    %load/vec4 v000002ca3af5be90_0;
    %inv;
    %assign/vec4 v000002ca3af5be90_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002ca3af5bf50;
T_4 ;
    %wait E_000002ca3aefe810;
    %load/vec4 v000002ca3afb59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ca3afb58a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb5bc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb4ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ca3afb5ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ca3afb5580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb4f40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb44a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002ca3afb60c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ca3afb5f80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb4b80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb5300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb5080_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ca3afb5580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ca3afb5f80_0, 0;
    %load/vec4 v000002ca3afb4f40_0;
    %assign/vec4 v000002ca3afb4b80_0, 0;
    %load/vec4 v000002ca3afb44a0_0;
    %assign/vec4 v000002ca3afb5300_0, 0;
    %load/vec4 v000002ca3afb4ea0_0;
    %assign/vec4 v000002ca3afb5080_0, 0;
    %load/vec4 v000002ca3afb5440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ca3afb58a0_0, 0;
    %load/vec4 v000002ca3afb5d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.15, 9;
    %load/vec4 v000002ca3afb5da0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb5bc0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
T_4.13 ;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ca3afb5580_0, 0;
    %load/vec4 v000002ca3afb5bc0_0;
    %assign/vec4 v000002ca3afb44a0_0, 0;
    %load/vec4 v000002ca3afb42c0_0;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v000002ca3afb60c0_0, 0;
    %load/vec4 v000002ca3afb5bc0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb4ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ca3afb5ee0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v000002ca3afb5bc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002ca3afb5bc0_0, 0;
T_4.17 ;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v000002ca3afb4ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000002ca3afb5ee0_0;
    %pad/u 4;
    %add;
    %assign/vec4 v000002ca3afb4f40_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v000002ca3afb5ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002ca3afb5ee0_0, 0;
    %load/vec4 v000002ca3afb4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ca3afb5f80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
T_4.21 ;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ca3afb5ee0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
T_4.19 ;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ca3afb5580_0, 0;
    %load/vec4 v000002ca3afb4ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002ca3afb44a0_0, 0;
    %load/vec4 v000002ca3afb56c0_0;
    %assign/vec4 v000002ca3afb60c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ca3afb5580_0, 0;
    %load/vec4 v000002ca3afb4ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 4;
    %assign/vec4 v000002ca3afb44a0_0, 0;
    %load/vec4 v000002ca3afb5b20_0;
    %assign/vec4 v000002ca3afb60c0_0, 0;
    %load/vec4 v000002ca3afb4ea0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.22, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
    %jmp T_4.23;
T_4.22 ;
    %load/vec4 v000002ca3afb4ea0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002ca3afb4ea0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
T_4.23 ;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002ca3afb58a0_0, 0;
    %load/vec4 v000002ca3afb5d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_4.26, 8;
    %load/vec4 v000002ca3afb5da0_0;
    %cmpi/e 0, 0, 2;
    %flag_or 8, 4;
T_4.26;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002ca3afb5440_0, 0;
T_4.24 ;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002ca3af57c60;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000002ca3afb4360_0;
    %inv;
    %store/vec4 v000002ca3afb4360_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002ca3af57c60;
T_6 ;
    %vpi_call/w 3 52 "$dumpfile", "tb_top_fft_dit_hold2.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002ca3af57c60 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002ca3af57c60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ca3afb4360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ca3afb7a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ca3afb47c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002ca3afb4900_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002ca3afb76d0_0, 0, 16;
    %vpi_func 3 63 "$fopen" 32, "top_fft_pair_results.csv", "w" {0 0 0};
    %store/vec4 v000002ca3afb4860_0, 0, 32;
    %vpi_call/w 3 64 "$fdisplay", v000002ca3afb4860_0, "pair,y0_hex,y1_hex,y0_r,y0_i,y1_r,y1_i" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ca3afb7a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ca3afb47c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002ca3afb4900_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ca3afb4a40_0, 0, 32;
T_7.0 ;
    %load/vec4 v000002ca3afb4a40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000002ca3afb4a40_0;
    %pad/s 16;
    %store/vec4 v000002ca3afb76d0_0, 0, 16;
    %delay 10000, 0;
    %load/vec4 v000002ca3afb4a40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ca3afb4a40_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
T_7.2 ;
    %load/vec4 v000002ca3afb4680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.3, 6;
    %wait E_000002ca3aefe4d0;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call/w 3 77 "$display", "Simulation done at t=%0t", $time {0 0 0};
    %vpi_call/w 3 78 "$fclose", v000002ca3afb4860_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000002ca3af57c60;
T_8 ;
    %wait E_000002ca3aefe810;
    %vpi_call/w 3 84 "$display", "t=%0t state=%0d pair=%0d rd=%0d wr=%0d x0=%h x1=%h y0=%h y1=%h done=%b", $time, v000002ca3afb7e50_0, v000002ca3afb7130_0, v000002ca3afb6c30_0, v000002ca3afb7090_0, v000002ca3afb7630_0, v000002ca3afb71d0_0, v000002ca3afb7950_0, v000002ca3afb6a50_0, v000002ca3afb4680_0 {0 0 0};
    %load/vec4 v000002ca3afb7e50_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000002ca3afb7950_0;
    %parti/s 16, 16, 6;
    %load/vec4 v000002ca3afb7950_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002ca3afb6a50_0;
    %parti/s 16, 16, 6;
    %load/vec4 v000002ca3afb6a50_0;
    %parti/s 16, 0, 2;
    %vpi_call/w 3 89 "$fdisplay", v000002ca3afb4860_0, "%0d,%08h,%08h,%0d,%0d,%0d,%0d", v000002ca3afb7130_0, v000002ca3afb7950_0, v000002ca3afb6a50_0, S<3,vec4,s16>, S<2,vec4,s16>, S<1,vec4,s16>, S<0,vec4,s16> {4 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002ca3af57c60;
T_9 ;
    %delay 200000000, 0;
    %vpi_call/w 3 102 "$display", "Timeout" {0 0 0};
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb_top_fft_dit_hold2.v";
    "top_fft_dit_hold2.v";
    "butterfly_dit.v";
    "butterfly_feeder.v";
    "dual_port_ram.v";
