#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb7f96342f0 .scope module, "cpu" "cpu" 2 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "uart";
v0x7fb7fa906260_0 .net "alu_result", 31 0, v0x7fb7f9652e90_0;  1 drivers
v0x7fb7fa906390_0 .net "alucode", 5 0, v0x7fb7f9651f10_0;  1 drivers
v0x7fb7fa9064a0_0 .net "aluop1_type", 1 0, v0x7fb7f9651fc0_0;  1 drivers
v0x7fb7fa906570_0 .net "aluop2_type", 1 0, v0x7fb7f9652070_0;  1 drivers
v0x7fb7fa906640_0 .net "br_taken", 0 0, v0x7fb7f9653000_0;  1 drivers
o0x7fb7f97438f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7fa906750_0 .net "clk", 0 0, o0x7fb7f97438f8;  0 drivers
o0x7fb7f9744828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb7fa906820_0 .net "dstreg_data", 31 0, o0x7fb7f9744828;  0 drivers
v0x7fb7fa9068b0_0 .net "dstreg_num", 4 0, L_0x7fb7fa90ae80;  1 drivers
v0x7fb7fa906980_0 .net "imm", 31 0, L_0x7fb7f9656610;  1 drivers
v0x7fb7fa906a90_0 .net "ir", 31 0, L_0x7fb7fa907840;  1 drivers
v0x7fb7fa906b60_0 .net "is_halt", 0 0, v0x7fb7f96523d0_0;  1 drivers
v0x7fb7fa906bf0_0 .net "is_load", 0 0, v0x7fb7f9652470_0;  1 drivers
v0x7fb7fa906ca0_0 .net "is_store", 0 0, v0x7fb7f9652510_0;  1 drivers
o0x7fb7f9744a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb7fa906d50_0 .net "nextpc", 31 0, o0x7fb7f9744a68;  0 drivers
v0x7fb7fa906e00_0 .net "pc", 31 0, v0x7fb7fa906070_0;  1 drivers
v0x7fb7fa906e90_0 .net "r_data", 31 0, L_0x7fb7f96570a0;  1 drivers
v0x7fb7fa906f50_0 .net "reg_we", 0 0, v0x7fb7f9652660_0;  1 drivers
o0x7fb7f9744888 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7fa907120_0 .net "rst", 0 0, o0x7fb7f9744888;  0 drivers
o0x7fb7f9744a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7fa9071b0_0 .net "rst_n", 0 0, o0x7fb7f9744a98;  0 drivers
v0x7fb7fa907240_0 .net "srcreg1_data", 31 0, L_0x7fb7f96574c0;  1 drivers
v0x7fb7fa9072d0_0 .net "srcreg1_num", 4 0, L_0x7fb7fa908b20;  1 drivers
v0x7fb7fa9073a0_0 .net "srcreg2_data", 31 0, L_0x7fb7f9657830;  1 drivers
v0x7fb7fa907470_0 .net "srcreg2_num", 4 0, L_0x7fb7fa909c20;  1 drivers
o0x7fb7f9744528 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7fa907540_0 .net "sysclk", 0 0, o0x7fb7f9744528;  0 drivers
o0x7fb7f9744b88 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7fa9075d0_0 .net "uart", 0 0, o0x7fb7f9744b88;  0 drivers
o0x7fb7f9744588 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb7fa907660_0 .net "w_data", 31 0, o0x7fb7f9744588;  0 drivers
S_0x7fb7f9634460 .scope module, "decoder_body" "decoder" 2 50, 3 5 0, S_0x7fb7f96342f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ir";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 5 "srcreg1_num";
    .port_info 3 /OUTPUT 5 "srcreg2_num";
    .port_info 4 /OUTPUT 5 "dstreg_num";
    .port_info 5 /OUTPUT 32 "imm";
    .port_info 6 /OUTPUT 6 "alucode";
    .port_info 7 /OUTPUT 2 "aluop1_type";
    .port_info 8 /OUTPUT 2 "aluop2_type";
    .port_info 9 /OUTPUT 1 "reg_we";
    .port_info 10 /OUTPUT 1 "is_load";
    .port_info 11 /OUTPUT 1 "is_store";
    .port_info 12 /OUTPUT 1 "is_halt";
L_0x7fb7fa90c110 .functor AND 1, L_0x7fb7fa9092e0, L_0x7fb7fa90bbf0, C4<1>, C4<1>;
L_0x7fb7f9773008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9609450_0 .net/2u *"_ivl_0", 2 0, L_0x7fb7f9773008;  1 drivers
L_0x7fb7f97730e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964c7c0_0 .net/2u *"_ivl_10", 4 0, L_0x7fb7f97730e0;  1 drivers
L_0x7fb7f9773560 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964c860_0 .net/2u *"_ivl_100", 2 0, L_0x7fb7f9773560;  1 drivers
v0x7fb7f964c910_0 .net *"_ivl_102", 0 0, L_0x7fb7fa909e00;  1 drivers
v0x7fb7f964c9b0_0 .net *"_ivl_105", 4 0, L_0x7fb7fa909ea0;  1 drivers
L_0x7fb7f97735a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964caa0_0 .net/2u *"_ivl_106", 2 0, L_0x7fb7f97735a8;  1 drivers
v0x7fb7f964cb50_0 .net *"_ivl_108", 0 0, L_0x7fb7fa909cc0;  1 drivers
v0x7fb7f964cbf0_0 .net *"_ivl_111", 4 0, L_0x7fb7fa90a050;  1 drivers
L_0x7fb7f97735f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964cca0_0 .net/2u *"_ivl_112", 2 0, L_0x7fb7f97735f0;  1 drivers
v0x7fb7f964cdb0_0 .net *"_ivl_114", 0 0, L_0x7fb7fa909f40;  1 drivers
v0x7fb7f964ce50_0 .net *"_ivl_117", 4 0, L_0x7fb7fa90a210;  1 drivers
L_0x7fb7f9773638 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964cf00_0 .net/2u *"_ivl_118", 2 0, L_0x7fb7f9773638;  1 drivers
L_0x7fb7f9773128 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964cfb0_0 .net/2u *"_ivl_12", 2 0, L_0x7fb7f9773128;  1 drivers
v0x7fb7f964d060_0 .net *"_ivl_120", 0 0, L_0x7fb7fa90a0f0;  1 drivers
L_0x7fb7f9773680 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964d100_0 .net/2u *"_ivl_122", 4 0, L_0x7fb7f9773680;  1 drivers
L_0x7fb7f97736c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964d1b0_0 .net/2u *"_ivl_124", 2 0, L_0x7fb7f97736c8;  1 drivers
v0x7fb7f964d260_0 .net *"_ivl_126", 0 0, L_0x7fb7fa908e10;  1 drivers
L_0x7fb7f9773710 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964d3f0_0 .net/2u *"_ivl_128", 4 0, L_0x7fb7f9773710;  1 drivers
L_0x7fb7f9773758 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964d480_0 .net/2u *"_ivl_130", 2 0, L_0x7fb7f9773758;  1 drivers
v0x7fb7f964d520_0 .net *"_ivl_132", 0 0, L_0x7fb7fa90a2b0;  1 drivers
v0x7fb7f964d5c0_0 .net *"_ivl_135", 4 0, L_0x7fb7fa90a720;  1 drivers
L_0x7fb7f97737a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964d670_0 .net/2u *"_ivl_136", 4 0, L_0x7fb7f97737a0;  1 drivers
v0x7fb7f964d720_0 .net *"_ivl_138", 4 0, L_0x7fb7fa90a5e0;  1 drivers
v0x7fb7f964d7d0_0 .net *"_ivl_14", 0 0, L_0x7fb7fa907be0;  1 drivers
v0x7fb7f964d870_0 .net *"_ivl_140", 4 0, L_0x7fb7fa90a910;  1 drivers
v0x7fb7f964d920_0 .net *"_ivl_142", 4 0, L_0x7fb7fa90ab10;  1 drivers
v0x7fb7f964d9d0_0 .net *"_ivl_144", 4 0, L_0x7fb7fa90abb0;  1 drivers
v0x7fb7f964da80_0 .net *"_ivl_146", 4 0, L_0x7fb7fa90aa70;  1 drivers
L_0x7fb7f97737e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964db30_0 .net/2u *"_ivl_150", 2 0, L_0x7fb7f97737e8;  1 drivers
v0x7fb7f964dbe0_0 .net *"_ivl_152", 0 0, L_0x7fb7fa90ad10;  1 drivers
v0x7fb7f964dc80_0 .net *"_ivl_155", 19 0, L_0x7fb7fa90b0e0;  1 drivers
L_0x7fb7f9773830 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964dd30_0 .net/2u *"_ivl_156", 11 0, L_0x7fb7f9773830;  1 drivers
v0x7fb7f964dde0_0 .net *"_ivl_158", 31 0, L_0x7fb7fa90af20;  1 drivers
L_0x7fb7f9773878 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964d310_0 .net/2u *"_ivl_160", 2 0, L_0x7fb7f9773878;  1 drivers
v0x7fb7f964e070_0 .net *"_ivl_162", 0 0, L_0x7fb7fa90b310;  1 drivers
v0x7fb7f964e100_0 .net *"_ivl_165", 0 0, L_0x7fb7fa90b180;  1 drivers
v0x7fb7f964e190_0 .net *"_ivl_166", 10 0, L_0x7fb7fa90b220;  1 drivers
v0x7fb7f964e240_0 .net *"_ivl_169", 0 0, L_0x7fb7fa90b3b0;  1 drivers
v0x7fb7f964e2f0_0 .net *"_ivl_17", 4 0, L_0x7fb7fa907cc0;  1 drivers
v0x7fb7f964e3a0_0 .net *"_ivl_171", 7 0, L_0x7fb7fa90b450;  1 drivers
v0x7fb7f964e450_0 .net *"_ivl_173", 0 0, L_0x7fb7fa90ba10;  1 drivers
v0x7fb7f964e500_0 .net *"_ivl_175", 9 0, L_0x7fb7fa90bab0;  1 drivers
L_0x7fb7f97738c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964e5b0_0 .net/2u *"_ivl_176", 0 0, L_0x7fb7f97738c0;  1 drivers
v0x7fb7f964e660_0 .net *"_ivl_178", 31 0, L_0x7fb7fa90b850;  1 drivers
L_0x7fb7f9773170 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964e710_0 .net/2u *"_ivl_18", 2 0, L_0x7fb7f9773170;  1 drivers
L_0x7fb7f9773908 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964e7c0_0 .net/2u *"_ivl_180", 2 0, L_0x7fb7f9773908;  1 drivers
v0x7fb7f964e870_0 .net *"_ivl_182", 0 0, L_0x7fb7fa9092e0;  1 drivers
v0x7fb7f964e910_0 .net *"_ivl_185", 1 0, L_0x7fb7fa90bb50;  1 drivers
L_0x7fb7f9773950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964e9c0_0 .net/2u *"_ivl_186", 1 0, L_0x7fb7f9773950;  1 drivers
v0x7fb7f964ea70_0 .net *"_ivl_188", 0 0, L_0x7fb7fa90bbf0;  1 drivers
v0x7fb7f964eb10_0 .net *"_ivl_191", 0 0, L_0x7fb7fa90c110;  1 drivers
v0x7fb7f964ebb0_0 .net *"_ivl_193", 0 0, L_0x7fb7fa90c1c0;  1 drivers
v0x7fb7f964ec60_0 .net *"_ivl_194", 26 0, L_0x7fb7fa90c260;  1 drivers
v0x7fb7f964ed10_0 .net *"_ivl_197", 4 0, L_0x7fb7fa90c4a0;  1 drivers
v0x7fb7f964edc0_0 .net *"_ivl_198", 31 0, L_0x7fb7fa90bf20;  1 drivers
v0x7fb7f964ee70_0 .net *"_ivl_2", 0 0, L_0x7fb7fa9078e0;  1 drivers
v0x7fb7f964ef10_0 .net *"_ivl_20", 0 0, L_0x7fb7fa907e00;  1 drivers
L_0x7fb7f9773998 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964efb0_0 .net/2u *"_ivl_200", 2 0, L_0x7fb7f9773998;  1 drivers
v0x7fb7f964f060_0 .net *"_ivl_202", 0 0, L_0x7fb7fa90bfc0;  1 drivers
v0x7fb7f964f100_0 .net *"_ivl_205", 0 0, L_0x7fb7fa90c060;  1 drivers
v0x7fb7f964f1b0_0 .net *"_ivl_206", 19 0, L_0x7fb7fa90c9c0;  1 drivers
v0x7fb7f964f260_0 .net *"_ivl_209", 11 0, L_0x7fb7fa90cb90;  1 drivers
v0x7fb7f964f310_0 .net *"_ivl_210", 31 0, L_0x7fb7fa90c7a0;  1 drivers
L_0x7fb7f97739e0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964f3c0_0 .net/2u *"_ivl_212", 2 0, L_0x7fb7f97739e0;  1 drivers
v0x7fb7f964f470_0 .net *"_ivl_214", 0 0, L_0x7fb7f9654c00;  1 drivers
v0x7fb7f964de80_0 .net *"_ivl_217", 0 0, L_0x7fb7f9654ca0;  1 drivers
v0x7fb7f964df30_0 .net *"_ivl_218", 18 0, L_0x7fb7f9654d40;  1 drivers
v0x7fb7f964dfe0_0 .net *"_ivl_221", 0 0, L_0x7fb7f9654f00;  1 drivers
v0x7fb7f964f520_0 .net *"_ivl_223", 0 0, L_0x7fb7f9655200;  1 drivers
v0x7fb7f964f5d0_0 .net *"_ivl_225", 5 0, L_0x7fb7f96552a0;  1 drivers
v0x7fb7f964f680_0 .net *"_ivl_227", 3 0, L_0x7fb7f9655340;  1 drivers
L_0x7fb7f9773a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964f730_0 .net/2u *"_ivl_228", 0 0, L_0x7fb7f9773a28;  1 drivers
v0x7fb7f964f7e0_0 .net *"_ivl_23", 4 0, L_0x7fb7fa907f40;  1 drivers
v0x7fb7f964f890_0 .net *"_ivl_230", 31 0, L_0x7fb7f96553e0;  1 drivers
L_0x7fb7f9773a70 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964f940_0 .net/2u *"_ivl_232", 2 0, L_0x7fb7f9773a70;  1 drivers
v0x7fb7f964f9f0_0 .net *"_ivl_234", 0 0, L_0x7fb7f9655540;  1 drivers
v0x7fb7f964fa90_0 .net *"_ivl_237", 0 0, L_0x7fb7f9655620;  1 drivers
v0x7fb7f964fb40_0 .net *"_ivl_238", 19 0, L_0x7fb7f96556c0;  1 drivers
L_0x7fb7f97731b8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964fbf0_0 .net/2u *"_ivl_24", 2 0, L_0x7fb7f97731b8;  1 drivers
v0x7fb7f964fca0_0 .net *"_ivl_241", 6 0, L_0x7fb7f96558d0;  1 drivers
v0x7fb7f964fd50_0 .net *"_ivl_243", 4 0, L_0x7fb7f9655810;  1 drivers
v0x7fb7f964fe00_0 .net *"_ivl_244", 31 0, L_0x7fb7f9655bd0;  1 drivers
L_0x7fb7f9773ab8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb7f964feb0_0 .net/2u *"_ivl_246", 2 0, L_0x7fb7f9773ab8;  1 drivers
v0x7fb7f964ff60_0 .net *"_ivl_248", 0 0, L_0x7fb7f9655cf0;  1 drivers
L_0x7fb7f9773b00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9650000_0 .net/2u *"_ivl_250", 31 0, L_0x7fb7f9773b00;  1 drivers
L_0x7fb7f9773b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f96500b0_0 .net/2u *"_ivl_252", 31 0, L_0x7fb7f9773b48;  1 drivers
v0x7fb7f9650160_0 .net *"_ivl_254", 31 0, L_0x7fb7f9655dd0;  1 drivers
v0x7fb7f9650210_0 .net *"_ivl_256", 31 0, L_0x7fb7f9655f30;  1 drivers
v0x7fb7f96502c0_0 .net *"_ivl_258", 31 0, L_0x7fb7f9656090;  1 drivers
v0x7fb7f9650370_0 .net *"_ivl_26", 0 0, L_0x7fb7fa907fe0;  1 drivers
v0x7fb7f9650410_0 .net *"_ivl_260", 31 0, L_0x7fb7f96561f0;  1 drivers
v0x7fb7f96504c0_0 .net *"_ivl_262", 31 0, L_0x7fb7f9656350;  1 drivers
v0x7fb7f9650570_0 .net *"_ivl_264", 31 0, L_0x7fb7f96564b0;  1 drivers
v0x7fb7f9650620_0 .net *"_ivl_29", 4 0, L_0x7fb7fa9080e0;  1 drivers
L_0x7fb7f9773200 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb7f96506d0_0 .net/2u *"_ivl_30", 2 0, L_0x7fb7f9773200;  1 drivers
v0x7fb7f9650780_0 .net *"_ivl_32", 0 0, L_0x7fb7fa9081a0;  1 drivers
v0x7fb7f9650820_0 .net *"_ivl_35", 4 0, L_0x7fb7fa9082f0;  1 drivers
L_0x7fb7f9773248 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f96508d0_0 .net/2u *"_ivl_36", 4 0, L_0x7fb7f9773248;  1 drivers
v0x7fb7f9650980_0 .net *"_ivl_38", 4 0, L_0x7fb7fa908430;  1 drivers
L_0x7fb7f9773050 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9650a30_0 .net/2u *"_ivl_4", 4 0, L_0x7fb7f9773050;  1 drivers
v0x7fb7f9650ae0_0 .net *"_ivl_40", 4 0, L_0x7fb7fa908570;  1 drivers
v0x7fb7f9650b90_0 .net *"_ivl_42", 4 0, L_0x7fb7fa9086d0;  1 drivers
v0x7fb7f9650c40_0 .net *"_ivl_44", 4 0, L_0x7fb7fa908820;  1 drivers
v0x7fb7f9650cf0_0 .net *"_ivl_46", 4 0, L_0x7fb7fa908980;  1 drivers
L_0x7fb7f9773290 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9650da0_0 .net/2u *"_ivl_50", 2 0, L_0x7fb7f9773290;  1 drivers
v0x7fb7f9650e50_0 .net *"_ivl_52", 0 0, L_0x7fb7fa908c40;  1 drivers
L_0x7fb7f97732d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9650ef0_0 .net/2u *"_ivl_54", 4 0, L_0x7fb7f97732d8;  1 drivers
L_0x7fb7f9773320 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9650fa0_0 .net/2u *"_ivl_56", 2 0, L_0x7fb7f9773320;  1 drivers
v0x7fb7f9651050_0 .net *"_ivl_58", 0 0, L_0x7fb7fa908d70;  1 drivers
L_0x7fb7f9773098 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fb7f96510f0_0 .net/2u *"_ivl_6", 2 0, L_0x7fb7f9773098;  1 drivers
L_0x7fb7f9773368 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f96511a0_0 .net/2u *"_ivl_60", 4 0, L_0x7fb7f9773368;  1 drivers
L_0x7fb7f97733b0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9651250_0 .net/2u *"_ivl_62", 2 0, L_0x7fb7f97733b0;  1 drivers
v0x7fb7f9651300_0 .net *"_ivl_64", 0 0, L_0x7fb7fa907ea0;  1 drivers
L_0x7fb7f97733f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f96513a0_0 .net/2u *"_ivl_66", 4 0, L_0x7fb7f97733f8;  1 drivers
L_0x7fb7f9773440 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9651450_0 .net/2u *"_ivl_68", 2 0, L_0x7fb7f9773440;  1 drivers
v0x7fb7f9651500_0 .net *"_ivl_70", 0 0, L_0x7fb7fa908fb0;  1 drivers
v0x7fb7f96515a0_0 .net *"_ivl_73", 4 0, L_0x7fb7fa909090;  1 drivers
L_0x7fb7f9773488 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9651650_0 .net/2u *"_ivl_74", 2 0, L_0x7fb7f9773488;  1 drivers
v0x7fb7f9651700_0 .net *"_ivl_76", 0 0, L_0x7fb7fa908f10;  1 drivers
v0x7fb7f96517a0_0 .net *"_ivl_79", 4 0, L_0x7fb7fa9093e0;  1 drivers
v0x7fb7f9651850_0 .net *"_ivl_8", 0 0, L_0x7fb7fa907a60;  1 drivers
L_0x7fb7f97734d0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fb7f96518f0_0 .net/2u *"_ivl_80", 2 0, L_0x7fb7f97734d0;  1 drivers
v0x7fb7f96519a0_0 .net *"_ivl_82", 0 0, L_0x7fb7fa909540;  1 drivers
v0x7fb7f9651a40_0 .net *"_ivl_85", 4 0, L_0x7fb7fa909230;  1 drivers
L_0x7fb7f9773518 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9651af0_0 .net/2u *"_ivl_86", 4 0, L_0x7fb7f9773518;  1 drivers
v0x7fb7f9651ba0_0 .net *"_ivl_88", 4 0, L_0x7fb7fa9096b0;  1 drivers
v0x7fb7f9651c50_0 .net *"_ivl_90", 4 0, L_0x7fb7fa909750;  1 drivers
v0x7fb7f9651d00_0 .net *"_ivl_92", 4 0, L_0x7fb7fa9098d0;  1 drivers
v0x7fb7f9651db0_0 .net *"_ivl_94", 4 0, L_0x7fb7fa9099b0;  1 drivers
v0x7fb7f9651e60_0 .net *"_ivl_96", 4 0, L_0x7fb7fa909b40;  1 drivers
v0x7fb7f9651f10_0 .var "alucode", 5 0;
v0x7fb7f9651fc0_0 .var "aluop1_type", 1 0;
v0x7fb7f9652070_0 .var "aluop2_type", 1 0;
v0x7fb7f9652120_0 .net "clk", 0 0, o0x7fb7f97438f8;  alias, 0 drivers
v0x7fb7f96521c0_0 .net "dstreg_num", 4 0, L_0x7fb7fa90ae80;  alias, 1 drivers
v0x7fb7f9652270_0 .net "imm", 31 0, L_0x7fb7f9656610;  alias, 1 drivers
v0x7fb7f9652320_0 .net "ir", 31 0, L_0x7fb7fa907840;  alias, 1 drivers
v0x7fb7f96523d0_0 .var "is_halt", 0 0;
v0x7fb7f9652470_0 .var "is_load", 0 0;
v0x7fb7f9652510_0 .var "is_store", 0 0;
v0x7fb7f96525b0_0 .var "op_type", 2 0;
v0x7fb7f9652660_0 .var "reg_we", 0 0;
v0x7fb7f9652700_0 .net "srcreg1_num", 4 0, L_0x7fb7fa908b20;  alias, 1 drivers
v0x7fb7f96527b0_0 .net "srcreg2_num", 4 0, L_0x7fb7fa909c20;  alias, 1 drivers
E_0x7fb7f961b940 .event edge, v0x7fb7f9652320_0;
L_0x7fb7fa9078e0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773008;
L_0x7fb7fa907a60 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773098;
L_0x7fb7fa907be0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773128;
L_0x7fb7fa907cc0 .part L_0x7fb7fa907840, 15, 5;
L_0x7fb7fa907e00 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773170;
L_0x7fb7fa907f40 .part L_0x7fb7fa907840, 15, 5;
L_0x7fb7fa907fe0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f97731b8;
L_0x7fb7fa9080e0 .part L_0x7fb7fa907840, 15, 5;
L_0x7fb7fa9081a0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773200;
L_0x7fb7fa9082f0 .part L_0x7fb7fa907840, 15, 5;
L_0x7fb7fa908430 .functor MUXZ 5, L_0x7fb7f9773248, L_0x7fb7fa9082f0, L_0x7fb7fa9081a0, C4<>;
L_0x7fb7fa908570 .functor MUXZ 5, L_0x7fb7fa908430, L_0x7fb7fa9080e0, L_0x7fb7fa907fe0, C4<>;
L_0x7fb7fa9086d0 .functor MUXZ 5, L_0x7fb7fa908570, L_0x7fb7fa907f40, L_0x7fb7fa907e00, C4<>;
L_0x7fb7fa908820 .functor MUXZ 5, L_0x7fb7fa9086d0, L_0x7fb7fa907cc0, L_0x7fb7fa907be0, C4<>;
L_0x7fb7fa908980 .functor MUXZ 5, L_0x7fb7fa908820, L_0x7fb7f97730e0, L_0x7fb7fa907a60, C4<>;
L_0x7fb7fa908b20 .functor MUXZ 5, L_0x7fb7fa908980, L_0x7fb7f9773050, L_0x7fb7fa9078e0, C4<>;
L_0x7fb7fa908c40 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773290;
L_0x7fb7fa908d70 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773320;
L_0x7fb7fa907ea0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f97733b0;
L_0x7fb7fa908fb0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773440;
L_0x7fb7fa909090 .part L_0x7fb7fa907840, 20, 5;
L_0x7fb7fa908f10 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773488;
L_0x7fb7fa9093e0 .part L_0x7fb7fa907840, 20, 5;
L_0x7fb7fa909540 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f97734d0;
L_0x7fb7fa909230 .part L_0x7fb7fa907840, 20, 5;
L_0x7fb7fa9096b0 .functor MUXZ 5, L_0x7fb7f9773518, L_0x7fb7fa909230, L_0x7fb7fa909540, C4<>;
L_0x7fb7fa909750 .functor MUXZ 5, L_0x7fb7fa9096b0, L_0x7fb7fa9093e0, L_0x7fb7fa908f10, C4<>;
L_0x7fb7fa9098d0 .functor MUXZ 5, L_0x7fb7fa909750, L_0x7fb7fa909090, L_0x7fb7fa908fb0, C4<>;
L_0x7fb7fa9099b0 .functor MUXZ 5, L_0x7fb7fa9098d0, L_0x7fb7f97733f8, L_0x7fb7fa907ea0, C4<>;
L_0x7fb7fa909b40 .functor MUXZ 5, L_0x7fb7fa9099b0, L_0x7fb7f9773368, L_0x7fb7fa908d70, C4<>;
L_0x7fb7fa909c20 .functor MUXZ 5, L_0x7fb7fa909b40, L_0x7fb7f97732d8, L_0x7fb7fa908c40, C4<>;
L_0x7fb7fa909e00 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773560;
L_0x7fb7fa909ea0 .part L_0x7fb7fa907840, 7, 5;
L_0x7fb7fa909cc0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f97735a8;
L_0x7fb7fa90a050 .part L_0x7fb7fa907840, 7, 5;
L_0x7fb7fa909f40 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f97735f0;
L_0x7fb7fa90a210 .part L_0x7fb7fa907840, 7, 5;
L_0x7fb7fa90a0f0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773638;
L_0x7fb7fa908e10 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f97736c8;
L_0x7fb7fa90a2b0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773758;
L_0x7fb7fa90a720 .part L_0x7fb7fa907840, 7, 5;
L_0x7fb7fa90a5e0 .functor MUXZ 5, L_0x7fb7f97737a0, L_0x7fb7fa90a720, L_0x7fb7fa90a2b0, C4<>;
L_0x7fb7fa90a910 .functor MUXZ 5, L_0x7fb7fa90a5e0, L_0x7fb7f9773710, L_0x7fb7fa908e10, C4<>;
L_0x7fb7fa90ab10 .functor MUXZ 5, L_0x7fb7fa90a910, L_0x7fb7f9773680, L_0x7fb7fa90a0f0, C4<>;
L_0x7fb7fa90abb0 .functor MUXZ 5, L_0x7fb7fa90ab10, L_0x7fb7fa90a210, L_0x7fb7fa909f40, C4<>;
L_0x7fb7fa90aa70 .functor MUXZ 5, L_0x7fb7fa90abb0, L_0x7fb7fa90a050, L_0x7fb7fa909cc0, C4<>;
L_0x7fb7fa90ae80 .functor MUXZ 5, L_0x7fb7fa90aa70, L_0x7fb7fa909ea0, L_0x7fb7fa909e00, C4<>;
L_0x7fb7fa90ad10 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f97737e8;
L_0x7fb7fa90b0e0 .part L_0x7fb7fa907840, 12, 20;
L_0x7fb7fa90af20 .concat [ 12 20 0 0], L_0x7fb7f9773830, L_0x7fb7fa90b0e0;
L_0x7fb7fa90b310 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773878;
L_0x7fb7fa90b180 .part L_0x7fb7fa907840, 31, 1;
LS_0x7fb7fa90b220_0_0 .concat [ 1 1 1 1], L_0x7fb7fa90b180, L_0x7fb7fa90b180, L_0x7fb7fa90b180, L_0x7fb7fa90b180;
LS_0x7fb7fa90b220_0_4 .concat [ 1 1 1 1], L_0x7fb7fa90b180, L_0x7fb7fa90b180, L_0x7fb7fa90b180, L_0x7fb7fa90b180;
LS_0x7fb7fa90b220_0_8 .concat [ 1 1 1 0], L_0x7fb7fa90b180, L_0x7fb7fa90b180, L_0x7fb7fa90b180;
L_0x7fb7fa90b220 .concat [ 4 4 3 0], LS_0x7fb7fa90b220_0_0, LS_0x7fb7fa90b220_0_4, LS_0x7fb7fa90b220_0_8;
L_0x7fb7fa90b3b0 .part L_0x7fb7fa907840, 31, 1;
L_0x7fb7fa90b450 .part L_0x7fb7fa907840, 12, 8;
L_0x7fb7fa90ba10 .part L_0x7fb7fa907840, 20, 1;
L_0x7fb7fa90bab0 .part L_0x7fb7fa907840, 21, 10;
LS_0x7fb7fa90b850_0_0 .concat [ 1 10 1 8], L_0x7fb7f97738c0, L_0x7fb7fa90bab0, L_0x7fb7fa90ba10, L_0x7fb7fa90b450;
LS_0x7fb7fa90b850_0_4 .concat [ 1 11 0 0], L_0x7fb7fa90b3b0, L_0x7fb7fa90b220;
L_0x7fb7fa90b850 .concat [ 20 12 0 0], LS_0x7fb7fa90b850_0_0, LS_0x7fb7fa90b850_0_4;
L_0x7fb7fa9092e0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773908;
L_0x7fb7fa90bb50 .part L_0x7fb7fa907840, 12, 2;
L_0x7fb7fa90bbf0 .cmp/eq 2, L_0x7fb7fa90bb50, L_0x7fb7f9773950;
L_0x7fb7fa90c1c0 .part L_0x7fb7fa907840, 24, 1;
LS_0x7fb7fa90c260_0_0 .concat [ 1 1 1 1], L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0;
LS_0x7fb7fa90c260_0_4 .concat [ 1 1 1 1], L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0;
LS_0x7fb7fa90c260_0_8 .concat [ 1 1 1 1], L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0;
LS_0x7fb7fa90c260_0_12 .concat [ 1 1 1 1], L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0;
LS_0x7fb7fa90c260_0_16 .concat [ 1 1 1 1], L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0;
LS_0x7fb7fa90c260_0_20 .concat [ 1 1 1 1], L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0;
LS_0x7fb7fa90c260_0_24 .concat [ 1 1 1 0], L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0, L_0x7fb7fa90c1c0;
LS_0x7fb7fa90c260_1_0 .concat [ 4 4 4 4], LS_0x7fb7fa90c260_0_0, LS_0x7fb7fa90c260_0_4, LS_0x7fb7fa90c260_0_8, LS_0x7fb7fa90c260_0_12;
LS_0x7fb7fa90c260_1_4 .concat [ 4 4 3 0], LS_0x7fb7fa90c260_0_16, LS_0x7fb7fa90c260_0_20, LS_0x7fb7fa90c260_0_24;
L_0x7fb7fa90c260 .concat [ 16 11 0 0], LS_0x7fb7fa90c260_1_0, LS_0x7fb7fa90c260_1_4;
L_0x7fb7fa90c4a0 .part L_0x7fb7fa907840, 20, 5;
L_0x7fb7fa90bf20 .concat [ 5 27 0 0], L_0x7fb7fa90c4a0, L_0x7fb7fa90c260;
L_0x7fb7fa90bfc0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773998;
L_0x7fb7fa90c060 .part L_0x7fb7fa907840, 31, 1;
LS_0x7fb7fa90c9c0_0_0 .concat [ 1 1 1 1], L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060;
LS_0x7fb7fa90c9c0_0_4 .concat [ 1 1 1 1], L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060;
LS_0x7fb7fa90c9c0_0_8 .concat [ 1 1 1 1], L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060;
LS_0x7fb7fa90c9c0_0_12 .concat [ 1 1 1 1], L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060;
LS_0x7fb7fa90c9c0_0_16 .concat [ 1 1 1 1], L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060, L_0x7fb7fa90c060;
LS_0x7fb7fa90c9c0_1_0 .concat [ 4 4 4 4], LS_0x7fb7fa90c9c0_0_0, LS_0x7fb7fa90c9c0_0_4, LS_0x7fb7fa90c9c0_0_8, LS_0x7fb7fa90c9c0_0_12;
LS_0x7fb7fa90c9c0_1_4 .concat [ 4 0 0 0], LS_0x7fb7fa90c9c0_0_16;
L_0x7fb7fa90c9c0 .concat [ 16 4 0 0], LS_0x7fb7fa90c9c0_1_0, LS_0x7fb7fa90c9c0_1_4;
L_0x7fb7fa90cb90 .part L_0x7fb7fa907840, 20, 12;
L_0x7fb7fa90c7a0 .concat [ 12 20 0 0], L_0x7fb7fa90cb90, L_0x7fb7fa90c9c0;
L_0x7fb7f9654c00 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f97739e0;
L_0x7fb7f9654ca0 .part L_0x7fb7fa907840, 31, 1;
LS_0x7fb7f9654d40_0_0 .concat [ 1 1 1 1], L_0x7fb7f9654ca0, L_0x7fb7f9654ca0, L_0x7fb7f9654ca0, L_0x7fb7f9654ca0;
LS_0x7fb7f9654d40_0_4 .concat [ 1 1 1 1], L_0x7fb7f9654ca0, L_0x7fb7f9654ca0, L_0x7fb7f9654ca0, L_0x7fb7f9654ca0;
LS_0x7fb7f9654d40_0_8 .concat [ 1 1 1 1], L_0x7fb7f9654ca0, L_0x7fb7f9654ca0, L_0x7fb7f9654ca0, L_0x7fb7f9654ca0;
LS_0x7fb7f9654d40_0_12 .concat [ 1 1 1 1], L_0x7fb7f9654ca0, L_0x7fb7f9654ca0, L_0x7fb7f9654ca0, L_0x7fb7f9654ca0;
LS_0x7fb7f9654d40_0_16 .concat [ 1 1 1 0], L_0x7fb7f9654ca0, L_0x7fb7f9654ca0, L_0x7fb7f9654ca0;
LS_0x7fb7f9654d40_1_0 .concat [ 4 4 4 4], LS_0x7fb7f9654d40_0_0, LS_0x7fb7f9654d40_0_4, LS_0x7fb7f9654d40_0_8, LS_0x7fb7f9654d40_0_12;
LS_0x7fb7f9654d40_1_4 .concat [ 3 0 0 0], LS_0x7fb7f9654d40_0_16;
L_0x7fb7f9654d40 .concat [ 16 3 0 0], LS_0x7fb7f9654d40_1_0, LS_0x7fb7f9654d40_1_4;
L_0x7fb7f9654f00 .part L_0x7fb7fa907840, 31, 1;
L_0x7fb7f9655200 .part L_0x7fb7fa907840, 7, 1;
L_0x7fb7f96552a0 .part L_0x7fb7fa907840, 25, 6;
L_0x7fb7f9655340 .part L_0x7fb7fa907840, 8, 4;
LS_0x7fb7f96553e0_0_0 .concat [ 1 4 6 1], L_0x7fb7f9773a28, L_0x7fb7f9655340, L_0x7fb7f96552a0, L_0x7fb7f9655200;
LS_0x7fb7f96553e0_0_4 .concat [ 1 19 0 0], L_0x7fb7f9654f00, L_0x7fb7f9654d40;
L_0x7fb7f96553e0 .concat [ 12 20 0 0], LS_0x7fb7f96553e0_0_0, LS_0x7fb7f96553e0_0_4;
L_0x7fb7f9655540 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773a70;
L_0x7fb7f9655620 .part L_0x7fb7fa907840, 31, 1;
LS_0x7fb7f96556c0_0_0 .concat [ 1 1 1 1], L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620;
LS_0x7fb7f96556c0_0_4 .concat [ 1 1 1 1], L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620;
LS_0x7fb7f96556c0_0_8 .concat [ 1 1 1 1], L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620;
LS_0x7fb7f96556c0_0_12 .concat [ 1 1 1 1], L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620;
LS_0x7fb7f96556c0_0_16 .concat [ 1 1 1 1], L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620, L_0x7fb7f9655620;
LS_0x7fb7f96556c0_1_0 .concat [ 4 4 4 4], LS_0x7fb7f96556c0_0_0, LS_0x7fb7f96556c0_0_4, LS_0x7fb7f96556c0_0_8, LS_0x7fb7f96556c0_0_12;
LS_0x7fb7f96556c0_1_4 .concat [ 4 0 0 0], LS_0x7fb7f96556c0_0_16;
L_0x7fb7f96556c0 .concat [ 16 4 0 0], LS_0x7fb7f96556c0_1_0, LS_0x7fb7f96556c0_1_4;
L_0x7fb7f96558d0 .part L_0x7fb7fa907840, 25, 7;
L_0x7fb7f9655810 .part L_0x7fb7fa907840, 7, 5;
L_0x7fb7f9655bd0 .concat [ 5 7 20 0], L_0x7fb7f9655810, L_0x7fb7f96558d0, L_0x7fb7f96556c0;
L_0x7fb7f9655cf0 .cmp/eq 3, v0x7fb7f96525b0_0, L_0x7fb7f9773ab8;
L_0x7fb7f9655dd0 .functor MUXZ 32, L_0x7fb7f9773b48, L_0x7fb7f9773b00, L_0x7fb7f9655cf0, C4<>;
L_0x7fb7f9655f30 .functor MUXZ 32, L_0x7fb7f9655dd0, L_0x7fb7f9655bd0, L_0x7fb7f9655540, C4<>;
L_0x7fb7f9656090 .functor MUXZ 32, L_0x7fb7f9655f30, L_0x7fb7f96553e0, L_0x7fb7f9654c00, C4<>;
L_0x7fb7f96561f0 .functor MUXZ 32, L_0x7fb7f9656090, L_0x7fb7fa90c7a0, L_0x7fb7fa90bfc0, C4<>;
L_0x7fb7f9656350 .functor MUXZ 32, L_0x7fb7f96561f0, L_0x7fb7fa90bf20, L_0x7fb7fa90c110, C4<>;
L_0x7fb7f96564b0 .functor MUXZ 32, L_0x7fb7f9656350, L_0x7fb7fa90b850, L_0x7fb7fa90b310, C4<>;
L_0x7fb7f9656610 .functor MUXZ 32, L_0x7fb7f96564b0, L_0x7fb7fa90af20, L_0x7fb7fa90ad10, C4<>;
S_0x7fb7f96529a0 .scope module, "execute_body" "execute" 2 68, 4 4 0, S_0x7fb7f96342f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 2 "aluop1_type";
    .port_info 2 /INPUT 2 "aluop2_type";
    .port_info 3 /INPUT 6 "alucode";
    .port_info 4 /INPUT 32 "srcreg1";
    .port_info 5 /INPUT 32 "srcreg2";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "br_taken";
v0x7fb7f9653800_0 .net "alu_result", 31 0, v0x7fb7f9652e90_0;  alias, 1 drivers
v0x7fb7f96538b0_0 .net "alucode", 5 0, v0x7fb7f9651f10_0;  alias, 1 drivers
v0x7fb7f9653980_0 .net "aluop1_type", 1 0, v0x7fb7f9651fc0_0;  alias, 1 drivers
v0x7fb7f9653a30_0 .net "aluop2_type", 1 0, v0x7fb7f9652070_0;  alias, 1 drivers
v0x7fb7f9653ae0_0 .net "br_taken", 0 0, v0x7fb7f9653000_0;  alias, 1 drivers
v0x7fb7f9653bb0_0 .net "imm", 31 0, L_0x7fb7f9656610;  alias, 1 drivers
v0x7fb7f9653c60_0 .net "op1", 31 0, L_0x7fb7f9656770;  1 drivers
v0x7fb7f9653d10_0 .net "op2", 31 0, L_0x7fb7f9656900;  1 drivers
v0x7fb7f9653dc0_0 .net "pc", 31 0, v0x7fb7fa906070_0;  alias, 1 drivers
v0x7fb7f9653ed0_0 .net "srcreg1", 31 0, L_0x7fb7f96574c0;  alias, 1 drivers
v0x7fb7f9653f80_0 .net "srcreg2", 31 0, L_0x7fb7f9657830;  alias, 1 drivers
L_0x7fb7f9656770 .ufunc/vec4 TD_cpu.execute_body.op, 32, v0x7fb7f9651fc0_0, L_0x7fb7f96574c0, L_0x7fb7f9656610, v0x7fb7fa906070_0 (v0x7fb7f9653480_0, v0x7fb7f9653710_0, v0x7fb7f9653510_0, v0x7fb7f9653660_0) S_0x7fb7f96532c0;
L_0x7fb7f9656900 .ufunc/vec4 TD_cpu.execute_body.op, 32, v0x7fb7f9652070_0, L_0x7fb7f9657830, L_0x7fb7f9656610, v0x7fb7fa906070_0 (v0x7fb7f9653480_0, v0x7fb7f9653710_0, v0x7fb7f9653510_0, v0x7fb7f9653660_0) S_0x7fb7f96532c0;
S_0x7fb7f9652bf0 .scope module, "alu_body" "alu" 4 33, 5 5 0, S_0x7fb7f96529a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "alucode";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "br_taken";
v0x7fb7f9652e90_0 .var "alu_result", 31 0;
v0x7fb7f9652f40_0 .net "alucode", 5 0, v0x7fb7f9651f10_0;  alias, 1 drivers
v0x7fb7f9653000_0 .var "br_taken", 0 0;
v0x7fb7f96530b0_0 .net "op1", 31 0, L_0x7fb7f9656770;  alias, 1 drivers
v0x7fb7f9653150_0 .net "op2", 31 0, L_0x7fb7f9656900;  alias, 1 drivers
E_0x7fb7f9652e60 .event edge, v0x7fb7f9651f10_0, v0x7fb7f9653150_0, v0x7fb7f96530b0_0;
S_0x7fb7f96532c0 .scope function.vec4.s32, "op" "op" 4 18, 4 18 0, S_0x7fb7f96529a0;
 .timescale -9 -12;
v0x7fb7f9653480_0 .var "aluop_type", 1 0;
v0x7fb7f9653510_0 .var "imm", 31 0;
; Variable op is vec4 return value of scope S_0x7fb7f96532c0
v0x7fb7f9653660_0 .var "pc", 31 0;
v0x7fb7f9653710_0 .var "srcreg", 31 0;
TD_cpu.execute_body.op ;
    %load/vec4 v0x7fb7f9653480_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %load/vec4 v0x7fb7f9653710_0;
    %ret/vec4 0, 0, 32;  Assign to op (store_vec4_to_lval)
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v0x7fb7f9653510_0;
    %ret/vec4 0, 0, 32;  Assign to op (store_vec4_to_lval)
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v0x7fb7f9653660_0;
    %ret/vec4 0, 0, 32;  Assign to op (store_vec4_to_lval)
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %end;
S_0x7fb7f9654110 .scope module, "fetch_body" "fetch" 2 45, 6 1 0, S_0x7fb7f96342f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "ir";
L_0x7fb7fa907840 .functor BUFZ 32, L_0x7fb7fa9076f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb7f96542b0_0 .net *"_ivl_0", 31 0, L_0x7fb7fa9076f0;  1 drivers
v0x7fb7f9654350_0 .net "ir", 31 0, L_0x7fb7fa907840;  alias, 1 drivers
v0x7fb7f9654410 .array "ir_mem", 32768 0, 31 0;
v0x7fb7f96544c0_0 .net "pc", 31 0, v0x7fb7fa906070_0;  alias, 1 drivers
L_0x7fb7fa9076f0 .array/port v0x7fb7f9654410, v0x7fb7fa906070_0;
S_0x7fb7f9654590 .scope module, "ram_body" "ram" 2 81, 7 3 0, S_0x7fb7f96342f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "alucode";
    .port_info 2 /INPUT 32 "r_addr";
    .port_info 3 /OUTPUT 32 "r_data";
    .port_info 4 /INPUT 32 "w_addr";
    .port_info 5 /INPUT 32 "w_data";
L_0x7fb7f9656bd0 .functor AND 1, L_0x7fb7f9656a10, L_0x7fb7f9656af0, C4<1>, C4<1>;
L_0x7fb7f9773b90 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f9654850_0 .net/2u *"_ivl_0", 31 0, L_0x7fb7f9773b90;  1 drivers
v0x7fb7f9654910_0 .net *"_ivl_10", 31 0, L_0x7fb7f9656cc0;  1 drivers
L_0x7fb7f9773c20 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7f96549c0_0 .net/2u *"_ivl_12", 31 0, L_0x7fb7f9773c20;  1 drivers
v0x7fb7f9654a80_0 .net *"_ivl_14", 31 0, L_0x7fb7f9656d60;  1 drivers
v0x7fb7f9654b30_0 .net *"_ivl_16", 31 0, L_0x7fb7f9656f40;  1 drivers
v0x7fb7fa9040a0_0 .net *"_ivl_18", 29 0, L_0x7fb7f9656e60;  1 drivers
v0x7fb7fa904150_0 .net *"_ivl_2", 0 0, L_0x7fb7f9656a10;  1 drivers
L_0x7fb7f9773c68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7fa9041f0_0 .net *"_ivl_20", 1 0, L_0x7fb7f9773c68;  1 drivers
L_0x7fb7f9773cb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7fa9042a0_0 .net/2u *"_ivl_22", 31 0, L_0x7fb7f9773cb0;  1 drivers
L_0x7fb7f9773bd8 .functor BUFT 1, C4<00000000000000100000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb7fa9043d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fb7f9773bd8;  1 drivers
v0x7fb7fa904480_0 .net *"_ivl_6", 0 0, L_0x7fb7f9656af0;  1 drivers
v0x7fb7fa904520_0 .net *"_ivl_9", 0 0, L_0x7fb7f9656bd0;  1 drivers
v0x7fb7fa9045c0_0 .net "alucode", 5 0, v0x7fb7f9651f10_0;  alias, 1 drivers
v0x7fb7fa904660_0 .net "clk", 0 0, o0x7fb7f9744528;  alias, 0 drivers
v0x7fb7fa904700 .array "mem", 16383 0, 31 0;
v0x7fb7fa9047a0_0 .net "r_addr", 31 0, v0x7fb7f9652e90_0;  alias, 1 drivers
v0x7fb7fa904880_0 .net "r_data", 31 0, L_0x7fb7f96570a0;  alias, 1 drivers
v0x7fb7fa904a30_0 .net "w_addr", 31 0, v0x7fb7f9652e90_0;  alias, 1 drivers
v0x7fb7fa904ad0_0 .net "w_data", 31 0, o0x7fb7f9744588;  alias, 0 drivers
E_0x7fb7f9654810 .event posedge, v0x7fb7fa904660_0;
L_0x7fb7f9656a10 .cmp/ge 32, v0x7fb7f9652e90_0, L_0x7fb7f9773b90;
L_0x7fb7f9656af0 .cmp/gt 32, L_0x7fb7f9773bd8, v0x7fb7f9652e90_0;
L_0x7fb7f9656cc0 .array/port v0x7fb7fa904700, L_0x7fb7f9656f40;
L_0x7fb7f9656d60 .arith/sub 32, v0x7fb7f9652e90_0, L_0x7fb7f9773c20;
L_0x7fb7f9656e60 .part L_0x7fb7f9656d60, 2, 30;
L_0x7fb7f9656f40 .concat [ 30 2 0 0], L_0x7fb7f9656e60, L_0x7fb7f9773c68;
L_0x7fb7f96570a0 .functor MUXZ 32, L_0x7fb7f9773cb0, L_0x7fb7f9656cc0, L_0x7fb7f9656bd0, C4<>;
S_0x7fb7fa904c10 .scope module, "register_file_body" "register_file" 2 98, 8 7 0, S_0x7fb7f96342f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_we";
    .port_info 3 /INPUT 5 "srcreg1_num";
    .port_info 4 /INPUT 5 "srcreg2_num";
    .port_info 5 /OUTPUT 32 "srcreg1_data";
    .port_info 6 /OUTPUT 32 "srcreg2_data";
    .port_info 7 /INPUT 5 "dstreg_num";
    .port_info 8 /INPUT 32 "dstreg_data";
L_0x7fb7f96574c0 .functor BUFZ 32, L_0x7fb7f9657280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb7f9657830 .functor BUFZ 32, L_0x7fb7f96575f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb7fa904f90_0 .net *"_ivl_0", 31 0, L_0x7fb7f9657280;  1 drivers
v0x7fb7fa905050_0 .net *"_ivl_10", 6 0, L_0x7fb7f9657690;  1 drivers
L_0x7fb7f9773d40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7fa9050f0_0 .net *"_ivl_13", 1 0, L_0x7fb7f9773d40;  1 drivers
v0x7fb7fa905180_0 .net *"_ivl_2", 6 0, L_0x7fb7f9657320;  1 drivers
L_0x7fb7f9773cf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7fa905210_0 .net *"_ivl_5", 1 0, L_0x7fb7f9773cf8;  1 drivers
v0x7fb7fa9052e0_0 .net *"_ivl_8", 31 0, L_0x7fb7f96575f0;  1 drivers
o0x7fb7f97447f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb7fa905390_0 .net "clk", 0 0, o0x7fb7f97447f8;  0 drivers
v0x7fb7fa905430_0 .net "dstreg_data", 31 0, o0x7fb7f9744828;  alias, 0 drivers
v0x7fb7fa9054e0_0 .net "dstreg_num", 4 0, L_0x7fb7fa90ae80;  alias, 1 drivers
v0x7fb7fa905610_0 .var/i "i", 31 0;
v0x7fb7fa9056b0_0 .net "reg_we", 0 0, v0x7fb7f9652660_0;  alias, 1 drivers
v0x7fb7fa905760 .array "register_file", 31 0, 31 0;
v0x7fb7fa905800_0 .net "rst", 0 0, o0x7fb7f9744888;  alias, 0 drivers
v0x7fb7fa9058a0_0 .net "srcreg1_data", 31 0, L_0x7fb7f96574c0;  alias, 1 drivers
v0x7fb7fa905960_0 .net "srcreg1_num", 4 0, L_0x7fb7fa908b20;  alias, 1 drivers
v0x7fb7fa905a20_0 .net "srcreg2_data", 31 0, L_0x7fb7f9657830;  alias, 1 drivers
v0x7fb7fa905ae0_0 .net "srcreg2_num", 4 0, L_0x7fb7fa909c20;  alias, 1 drivers
E_0x7fb7fa904f40/0 .event negedge, v0x7fb7fa905800_0;
E_0x7fb7fa904f40/1 .event posedge, v0x7fb7fa905390_0;
E_0x7fb7fa904f40 .event/or E_0x7fb7fa904f40/0, E_0x7fb7fa904f40/1;
L_0x7fb7f9657280 .array/port v0x7fb7fa905760, L_0x7fb7f9657320;
L_0x7fb7f9657320 .concat [ 5 2 0 0], L_0x7fb7fa908b20, L_0x7fb7f9773cf8;
L_0x7fb7f96575f0 .array/port v0x7fb7fa905760, L_0x7fb7f9657690;
L_0x7fb7f9657690 .concat [ 5 2 0 0], L_0x7fb7fa909c20, L_0x7fb7f9773d40;
S_0x7fb7fa905d40 .scope module, "writeback_body" "writeback" 2 91, 9 1 0, S_0x7fb7f96342f0;
 .timescale -9 -12;
    .port_info 0 /INOUT 1 "clk";
    .port_info 1 /INPUT 1 "rstd";
    .port_info 2 /INPUT 32 "nextpc";
    .port_info 3 /OUTPUT 32 "pc";
v0x7fb7fa905f00_0 .net "clk", 0 0, o0x7fb7f97438f8;  alias, 0 drivers
v0x7fb7fa905fc0_0 .net "nextpc", 31 0, o0x7fb7f9744a68;  alias, 0 drivers
v0x7fb7fa906070_0 .var "pc", 31 0;
v0x7fb7fa906160_0 .net "rstd", 0 0, o0x7fb7f9744a98;  alias, 0 drivers
E_0x7fb7fa905eb0/0 .event negedge, v0x7fb7fa906160_0;
E_0x7fb7fa905eb0/1 .event posedge, v0x7fb7f9652120_0;
E_0x7fb7fa905eb0 .event/or E_0x7fb7fa905eb0/0, E_0x7fb7fa905eb0/1;
    .scope S_0x7fb7f9654110;
T_1 ;
    %vpi_call 6 6 "$readmemh", "/Users/momoka/git/microprocessor/benchmarks/tests/ControlTransfer/code.hex", v0x7fb7f9654410 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fb7f9634460;
T_2 ;
    %wait E_0x7fb7f961b940;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb7f96525b0_0, 0;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %jmp T_2.18;
T_2.10 ;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.18;
T_2.11 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.18;
T_2.12 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.18;
T_2.13 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.18;
T_2.14 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.18;
T_2.15 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.18;
T_2.16 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 26, 0, 6;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 25, 0, 6;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb7f9651fc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb7f9652070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9652660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f96523d0_0, 0;
    %jmp T_2.9;
T_2.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fb7f96525b0_0, 0;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %jmp T_2.29;
T_2.21 ;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.30, 8;
    %pushi/vec4 18, 0, 6;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %pushi/vec4 17, 0, 6;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.29;
T_2.22 ;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.29;
T_2.23 ;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.29;
T_2.24 ;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.29;
T_2.25 ;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.29;
T_2.26 ;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.29;
T_2.27 ;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 1, 30, 6;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %pushi/vec4 26, 0, 6;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %pushi/vec4 25, 0, 6;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.29;
T_2.29 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb7f9651fc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb7f9652070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9652660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f96523d0_0, 0;
    %jmp T_2.9;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb7f96525b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9652660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb7f9651fc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb7f9652070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f96523d0_0, 0;
    %jmp T_2.9;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb7f96525b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9652660_0, 0;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb7f9651fc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fb7f9652070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f96523d0_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb7f96525b0_0, 0;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 5, 7, 4;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %assign/vec4 v0x7fb7f9652660_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb7f9651fc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fb7f9652070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f96523d0_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb7f96525b0_0, 0;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 5, 7, 4;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %assign/vec4 v0x7fb7f9652660_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb7f9651fc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fb7f9652070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f96523d0_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb7f96525b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652660_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb7f9651fc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb7f9652070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f96523d0_0, 0;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.38 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.44;
T_2.39 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.44;
T_2.40 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.44;
T_2.41 ;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.44;
T_2.42 ;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.44;
T_2.43 ;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fb7f96525b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652660_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb7f9651fc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb7f9652070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9652510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f96523d0_0, 0;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.47, 6;
    %jmp T_2.48;
T_2.45 ;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.48;
T_2.46 ;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.48;
T_2.48 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb7f96525b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9652660_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb7f9651fc0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb7f9652070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9652470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9652510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f96523d0_0, 0;
    %load/vec4 v0x7fb7f9652320_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.49 ;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.54;
T_2.50 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.54;
T_2.51 ;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.54;
T_2.52 ;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.54;
T_2.53 ;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x7fb7f9651f10_0, 0;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb7f9652bf0;
T_3 ;
    %wait E_0x7fb7f9652e60;
    %load/vec4 v0x7fb7f9652f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %jmp T_3.27;
T_3.0 ;
    %load/vec4 v0x7fb7f9653150_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.1 ;
    %load/vec4 v0x7fb7f9653150_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.2 ;
    %load/vec4 v0x7fb7f9653150_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.3 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %cmp/e;
    %jmp/0xz  T_3.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.29;
T_3.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
T_3.29 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %jmp T_3.27;
T_3.4 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %cmp/ne;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
T_3.31 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %jmp T_3.27;
T_3.5 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %cmp/s;
    %jmp/0xz  T_3.32, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.33;
T_3.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
T_3.33 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %jmp T_3.27;
T_3.6 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %cmp/s;
    %jmp/0xz  T_3.34, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
T_3.35 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %jmp T_3.27;
T_3.7 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %cmp/u;
    %jmp/0xz  T_3.36, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
T_3.37 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %jmp T_3.27;
T_3.8 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %cmp/u;
    %jmp/0xz  T_3.38, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.39;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
T_3.39 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %jmp T_3.27;
T_3.9 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %add;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.10 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %add;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.11 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %add;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.12 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %add;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.13 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %add;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.14 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %add;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.15 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %add;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.16 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %add;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.17 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %add;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.18 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %sub;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.19 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %cmp/s;
    %jmp/0xz  T_3.40, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
T_3.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.20 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %cmp/u;
    %jmp/0xz  T_3.42, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
T_3.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.21 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %xor;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.22 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %or;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.23 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %and;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.24 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.25 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x7fb7f96530b0_0;
    %load/vec4 v0x7fb7f9653150_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7fb7f9652e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb7f9653000_0, 0;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb7f9654590;
T_4 ;
    %vpi_call 7 12 "$readmemh", "/Users/momoka/git/microprocessor/benchmarks/Coremark/data.hex", v0x7fb7fa904700 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fb7f9654590;
T_5 ;
    %wait E_0x7fb7f9654810;
    %pushi/vec4 65536, 0, 32;
    %load/vec4 v0x7fb7fa904a30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fb7fa904a30_0;
    %cmpi/u 131072, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fb7fa9045c0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x7fb7fa904ad0_0;
    %load/vec4 v0x7fb7fa904a30_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa904700, 0, 4;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x7fb7fa904a30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %load/vec4 v0x7fb7fa904ad0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7fb7fa904a30_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa904700, 4, 5;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x7fb7fa904ad0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7fb7fa904a30_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa904700, 0, 4;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7fb7fa904ad0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7fb7fa904a30_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa904700, 4, 5;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x7fb7fa904a30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %load/vec4 v0x7fb7fa904ad0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fb7fa904a30_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa904700, 4, 5;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x7fb7fa904ad0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fb7fa904a30_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa904700, 0, 4;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x7fb7fa904ad0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fb7fa904a30_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa904700, 4, 5;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v0x7fb7fa904ad0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fb7fa904a30_0;
    %subi 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa904700, 4, 5;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb7fa905d40;
T_6 ;
    %wait E_0x7fb7fa905eb0;
    %load/vec4 v0x7fb7fa906160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 32768, 0, 32;
    %assign/vec4 v0x7fb7fa906070_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb7fa905f00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fb7fa905fc0_0;
    %assign/vec4 v0x7fb7fa906070_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb7fa904c10;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb7fa905760, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x7fb7fa904c10;
T_8 ;
    %wait E_0x7fb7fa904f40;
    %load/vec4 v0x7fb7fa905800_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7fa905610_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x7fb7fa905610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fb7fa905610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa905760, 0, 4;
    %load/vec4 v0x7fb7fa905610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb7fa905610_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb7fa9056b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb7fa9054e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x7fb7fa905430_0;
    %load/vec4 v0x7fb7fa9054e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb7fa905760, 0, 4;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./decoder.v";
    "./execute.v";
    "./alu.v";
    "./fetch.v";
    "./data_mem.v";
    "./reg_file.v";
    "./write_back.v";
