{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624794710758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624794710760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 27 16:21:50 2021 " "Processing started: Sun Jun 27 16:21:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624794710760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624794710760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off in_wrapper -c in_wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off in_wrapper -c in_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624794710760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624794711449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624794711449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_wrapper.v 3 3 " "Found 3 design units, including 3 entities, in source file in_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_wrapperDP " "Found entity 1: in_wrapperDP" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624794726575 ""} { "Info" "ISGN_ENTITY_NAME" "2 in_wrapperCU " "Found entity 2: in_wrapperCU" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624794726575 ""} { "Info" "ISGN_ENTITY_NAME" "3 in_wrapper " "Found entity 3: in_wrapper" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624794726575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624794726575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "in_wrapper " "Elaborating entity \"in_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624794726642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_wrapperDP in_wrapperDP:dp " "Elaborating entity \"in_wrapperDP\" for hierarchy \"in_wrapperDP:dp\"" {  } { { "in_wrapper.v" "dp" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624794726659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 in_wrapper.v(13) " "Verilog HDL assignment warning at in_wrapper.v(13): truncated value with size 32 to match size of target (24)" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624794726660 "|in_wrapper|in_wrapperDP:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 in_wrapper.v(21) " "Verilog HDL assignment warning at in_wrapper.v(21): truncated value with size 32 to match size of target (24)" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624794726661 "|in_wrapper|in_wrapperDP:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_wrapperCU in_wrapperCU:cu " "Elaborating entity \"in_wrapperCU\" for hierarchy \"in_wrapperCU:cu\"" {  } { { "in_wrapper.v" "cu" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624794726676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "xin\[24\] GND " "Pin \"xin\[24\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|xin[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xin\[25\] GND " "Pin \"xin\[25\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|xin[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xin\[26\] GND " "Pin \"xin\[26\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|xin[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xin\[27\] GND " "Pin \"xin\[27\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|xin[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xin\[28\] GND " "Pin \"xin\[28\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|xin[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xin\[29\] GND " "Pin \"xin\[29\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|xin[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xin\[30\] GND " "Pin \"xin\[30\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|xin[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "xin\[31\] GND " "Pin \"xin\[31\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|xin[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yin\[24\] GND " "Pin \"yin\[24\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|yin[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yin\[25\] GND " "Pin \"yin\[25\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|yin[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yin\[26\] GND " "Pin \"yin\[26\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|yin[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yin\[27\] GND " "Pin \"yin\[27\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|yin[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yin\[28\] GND " "Pin \"yin\[28\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|yin[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yin\[29\] GND " "Pin \"yin\[29\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|yin[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yin\[30\] GND " "Pin \"yin\[30\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|yin[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yin\[31\] GND " "Pin \"yin\[31\]\" is stuck at GND" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624794727508 "|in_wrapper|yin[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624794727508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624794727709 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624794728308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624794728522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624794728522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[24\] " "No output dependent on input pin \"inBus\[24\]\"" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624794728597 "|in_wrapper|inBus[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[25\] " "No output dependent on input pin \"inBus\[25\]\"" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624794728597 "|in_wrapper|inBus[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[26\] " "No output dependent on input pin \"inBus\[26\]\"" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624794728597 "|in_wrapper|inBus[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[27\] " "No output dependent on input pin \"inBus\[27\]\"" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624794728597 "|in_wrapper|inBus[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[28\] " "No output dependent on input pin \"inBus\[28\]\"" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624794728597 "|in_wrapper|inBus[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[29\] " "No output dependent on input pin \"inBus\[29\]\"" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624794728597 "|in_wrapper|inBus[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[30\] " "No output dependent on input pin \"inBus\[30\]\"" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624794728597 "|in_wrapper|inBus[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inBus\[31\] " "No output dependent on input pin \"inBus\[31\]\"" {  } { { "in_wrapper.v" "" { Text "C:/Users/IDEAL/Desktop/Programm train/ModelSIM/Synth_CA6/in_wrapper/in_wrapper.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624794728597 "|in_wrapper|inBus[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624794728597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624794728598 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624794728598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624794728598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624794728598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624794728633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 27 16:22:08 2021 " "Processing ended: Sun Jun 27 16:22:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624794728633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624794728633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624794728633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624794728633 ""}
