# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/da1e/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/25b7/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/896c/hdl/verilog" --include "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/new/signal_controller.sv" \
"../../../../project_1.srcs/sim_1/new/test_signal_controller.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
