Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/prati/OneDrive/Desktop/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f0d0ddbd3655476886d6092a0103a415 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vedic_64x64_tb_behav xil_defaultlib.vedic_64x64_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:443]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:584]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:587]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:590]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:444]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:445]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:446]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:450]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 13 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:453]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 13 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:456]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:314]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:317]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 25 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:321]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:181]
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 49 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:184]
WARNING: [VRFC 10-3091] actual bit length 48 differs from formal bit length 49 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:188]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 65 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:49]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 97 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:52]
WARNING: [VRFC 10-3091] actual bit length 96 differs from formal bit length 97 for port 'o_result' [C:/Users/prati/OneDrive/Desktop/ISE_Vivado/cla_64x64/vedic_64x64.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2x2
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.add_4_bit_default
Compiling module xil_defaultlib.add_6_bit_default
Compiling module xil_defaultlib.vedic_4_x_4
Compiling module xil_defaultlib.add_8_bit_default
Compiling module xil_defaultlib.add_12_bit_default
Compiling module xil_defaultlib.vedic_8X8
Compiling module xil_defaultlib.add_16_bit_default
Compiling module xil_defaultlib.add_24_bit_default
Compiling module xil_defaultlib.vedic_16x16
Compiling module xil_defaultlib.add_32_bit_default
Compiling module xil_defaultlib.add_48_bit_default
Compiling module xil_defaultlib.vedic_32x32
Compiling module xil_defaultlib.add_64_bit_default
Compiling module xil_defaultlib.add_96_bit_default
Compiling module xil_defaultlib.vedic_64x64
Compiling module xil_defaultlib.vedic_64x64_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vedic_64x64_tb_behav
