<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelDAGToDAG.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">AArch64ISelDAGToDAG.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APSInt_8h_source.html">llvm/ADT/APSInt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ISDOpcodes_8h_source.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SelectionDAGISel_8h_source.html">llvm/CodeGen/SelectionDAGISel.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAArch64.h&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenDAGISel.inc&quot;</code><br />
</div>
<p><a href="AArch64ISelDAGToDAG_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9235cddac26ff3f81e8c56849bcaac" id="r_acf9235cddac26ff3f81e8c56849bcaac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acf9235cddac26ff3f81e8c56849bcaac">PASS_NAME</a>&#160;&#160;&#160;&quot;AArch64 <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Selection&quot;</a></td></tr>
<tr class="separator:acf9235cddac26ff3f81e8c56849bcaac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a2098a5fa6ada61b6c4a1f210ad84e4a1" id="r_a2098a5fa6ada61b6c4a1f210ad84e4a1"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1">SelectTypeKind</a> { <a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1a3cc05cd6e06dd1976f88ed7d808ac0a1">Int1</a> = 0
, <a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1a1686a6c336b71b36d77354cea19a8b52">Int</a> = 1
, <a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081">FP</a> = 2
, <a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1afe5620fc6567866e09123627ee8643f0">AnyType</a> = 3
 }</td></tr>
<tr class="separator:a2098a5fa6ada61b6c4a1f210ad84e4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aed37527b97744cc3570d09ed4d53fa51" id="r_aed37527b97744cc3570d09ed4d53fa51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed37527b97744cc3570d09ed4d53fa51">isIntImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;Imm)</td></tr>
<tr class="memdesc:aed37527b97744cc3570d09ed4d53fa51"><td class="mdescLeft">&#160;</td><td class="mdescRight">isIntImmediate - This method tests to see if the node is a constant operand.  <br /></td></tr>
<tr class="separator:aed37527b97744cc3570d09ed4d53fa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21f94c1c3947470e1b70a7238e172dd" id="r_ac21f94c1c3947470e1b70a7238e172dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac21f94c1c3947470e1b70a7238e172dd">isIntImmediate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;Imm)</td></tr>
<tr class="separator:ac21f94c1c3947470e1b70a7238e172dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371ed2aa38ea07b42bb79e4414f78f39" id="r_a371ed2aa38ea07b42bb79e4414f78f39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a371ed2aa38ea07b42bb79e4414f78f39">isOpcWithIntImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;Imm)</td></tr>
<tr class="separator:a371ed2aa38ea07b42bb79e4414f78f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06fff53263e566c62b3798af5ea781f" id="r_ae06fff53263e566c62b3798af5ea781f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae06fff53263e566c62b3798af5ea781f">isIntImmediateEq</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ImmExpected</a>)</td></tr>
<tr class="separator:ae06fff53263e566c62b3798af5ea781f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d531ddcb8443d0ac92dc9cb288cc2ed" id="r_a6d531ddcb8443d0ac92dc9cb288cc2ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d531ddcb8443d0ac92dc9cb288cc2ed">getShiftTypeForNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a6d531ddcb8443d0ac92dc9cb288cc2ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">getShiftTypeForNode - Translate a shift node to the corresponding ShiftType value.  <br /></td></tr>
<tr class="separator:a6d531ddcb8443d0ac92dc9cb288cc2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cd314fbe333e0f217764966e7db967" id="r_aa2cd314fbe333e0f217764966e7db967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa2cd314fbe333e0f217764966e7db967">isWorthFoldingSHL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:aa2cd314fbe333e0f217764966e7db967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine whether it is worth it to fold SHL into the addressing mode.  <br /></td></tr>
<tr class="separator:aa2cd314fbe333e0f217764966e7db967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae579b3dcf2613ef548aa1c6bfe50cdc9" id="r_ae579b3dcf2613ef548aa1c6bfe50cdc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae579b3dcf2613ef548aa1c6bfe50cdc9">getExtendTypeForNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsLoadStore</a>=false)</td></tr>
<tr class="memdesc:ae579b3dcf2613ef548aa1c6bfe50cdc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">getExtendTypeForNode - Translate an extend node to the corresponding ExtendType value.  <br /></td></tr>
<tr class="separator:ae579b3dcf2613ef548aa1c6bfe50cdc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae5a309dfa6daaa91e06970ea90aee6" id="r_a1ae5a309dfa6daaa91e06970ea90aee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1ae5a309dfa6daaa91e06970ea90aee6">narrowIfNeeded</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a1ae5a309dfa6daaa91e06970ea90aee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions that accept extend modifiers like UXTW expect the register being extended to be a GPR32, but the incoming DAG might be acting on a GPR64 (either via SEXT_INREG or AND).  <br /></td></tr>
<tr class="separator:a1ae5a309dfa6daaa91e06970ea90aee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cce87f0c847986049b5f7194f87416c" id="r_a6cce87f0c847986049b5f7194f87416c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6cce87f0c847986049b5f7194f87416c">isWorthFoldingADDlow</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a6cce87f0c847986049b5f7194f87416c"><td class="mdescLeft">&#160;</td><td class="mdescRight">If there's a use of this ADDlow that's not itself a load/store then we'll need to create a real ADD instruction from it anyway and there's no point in folding it into the mem op.  <br /></td></tr>
<tr class="separator:a6cce87f0c847986049b5f7194f87416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0325404e4ca9868f3b8893516b45c3d2" id="r_a0325404e4ca9868f3b8893516b45c3d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0325404e4ca9868f3b8893516b45c3d2">Widen</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a0325404e4ca9868f3b8893516b45c3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2f5645552aa4df45a3046ed8a660ae" id="r_a8e2f5645552aa4df45a3046ed8a660ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e2f5645552aa4df45a3046ed8a660ae">isPreferredADD</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">ImmOff</a>)</td></tr>
<tr class="separator:a8e2f5645552aa4df45a3046ed8a660ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750e795af7ca75cfebb03e563cbaddc5" id="r_a750e795af7ca75cfebb03e563cbaddc5"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1">SelectTypeKind</a> Kind&gt; </td></tr>
<tr class="memitem:a750e795af7ca75cfebb03e563cbaddc5"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a750e795af7ca75cfebb03e563cbaddc5">SelectOpcodeFromVT</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Opcodes)</td></tr>
<tr class="memdesc:a750e795af7ca75cfebb03e563cbaddc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function selects an opcode from a list of opcodes, which is expected to be the opcode for { 8-bit, 16-bit, 32-bit, 64-bit } element types, in this order.  <br /></td></tr>
<tr class="separator:a750e795af7ca75cfebb03e563cbaddc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4aee322cdc356e20277cb8b377f46b" id="r_a5e4aee322cdc356e20277cb8b377f46b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e4aee322cdc356e20277cb8b377f46b">SelectSMETile</a> (<a class="el" href="classunsigned.html">unsigned</a> &amp;BaseReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">TileNum</a>)</td></tr>
<tr class="separator:a5e4aee322cdc356e20277cb8b377f46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ae77c55dfbf20a719b9851d73d1900" id="r_a15ae77c55dfbf20a719b9851d73d1900"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a15ae77c55dfbf20a719b9851d73d1900">NarrowVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">V128Reg</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a15ae77c55dfbf20a719b9851d73d1900"><td class="mdescLeft">&#160;</td><td class="mdescRight">NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class.  <br /></td></tr>
<tr class="separator:a15ae77c55dfbf20a719b9851d73d1900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b1f6c2a4e7b3aed4f56643d545f305b" id="r_a4b1f6c2a4e7b3aed4f56643d545f305b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b1f6c2a4e7b3aed4f56643d545f305b">isBitfieldExtractOpFromAnd</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Opd0</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;LSB, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MSB</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumberOfIgnoredLowBits</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BiggerPattern</a>)</td></tr>
<tr class="separator:a4b1f6c2a4e7b3aed4f56643d545f305b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d8bec5e4e1e6af669b1a018363b8b4" id="r_a04d8bec5e4e1e6af669b1a018363b8b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04d8bec5e4e1e6af669b1a018363b8b4">isBitfieldExtractOpFromSExtInReg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Opd0</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Immr</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Imms</a>)</td></tr>
<tr class="separator:a04d8bec5e4e1e6af669b1a018363b8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701a4a459b4a06759797ccf08030067c" id="r_a701a4a459b4a06759797ccf08030067c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a701a4a459b4a06759797ccf08030067c">isSeveralBitsExtractOpFromShr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Opd0</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;LSB, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MSB</a>)</td></tr>
<tr class="separator:a701a4a459b4a06759797ccf08030067c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4b732e582e80caaceee1ed402180b8" id="r_aaf4b732e582e80caaceee1ed402180b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaf4b732e582e80caaceee1ed402180b8">isBitfieldExtractOpFromShr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Opd0</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Immr</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Imms</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BiggerPattern</a>)</td></tr>
<tr class="separator:aaf4b732e582e80caaceee1ed402180b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53571dac5a290c5dd35e39486fe7e0ff" id="r_a53571dac5a290c5dd35e39486fe7e0ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53571dac5a290c5dd35e39486fe7e0ff">isBitfieldExtractOp</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Opd0</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Immr</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Imms</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumberOfIgnoredLowBits</a>=0, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BiggerPattern</a>=false)</td></tr>
<tr class="separator:a53571dac5a290c5dd35e39486fe7e0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f51ef21d273b6674761593a311b6f4" id="r_a18f51ef21d273b6674761593a311b6f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18f51ef21d273b6674761593a311b6f4">isBitfieldDstMask</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DstMask</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">BitsToBeInserted</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumberOfIgnoredHighBits</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="memdesc:a18f51ef21d273b6674761593a311b6f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does DstMask form a complementary pair with the mask provided by BitsToBeInserted, suitable for use in a BFI instruction.  <br /></td></tr>
<tr class="separator:a18f51ef21d273b6674761593a311b6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39f77bca09ecfaf5b7a80933369163a" id="r_ad39f77bca09ecfaf5b7a80933369163a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad39f77bca09ecfaf5b7a80933369163a">getUsefulBits</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UsefulBits</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="separator:ad39f77bca09ecfaf5b7a80933369163a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca3317ec9abd9a2b3da9870ca65c9c5" id="r_acca3317ec9abd9a2b3da9870ca65c9c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acca3317ec9abd9a2b3da9870ca65c9c5">getUsefulBitsFromAndWithImmediate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UsefulBits</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:acca3317ec9abd9a2b3da9870ca65c9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e67baf5aacf7f9fa94cbb5d66880700" id="r_a8e67baf5aacf7f9fa94cbb5d66880700"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e67baf5aacf7f9fa94cbb5d66880700">getUsefulBitsFromBitfieldMoveOpd</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UsefulBits</a>, <a class="el" href="classuint64__t.html">uint64_t</a> Imm, <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MSB</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:a8e67baf5aacf7f9fa94cbb5d66880700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee9b0fedb5e81ec5797e0abb2c55386" id="r_abee9b0fedb5e81ec5797e0abb2c55386"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abee9b0fedb5e81ec5797e0abb2c55386">getUsefulBitsFromUBFM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UsefulBits</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:abee9b0fedb5e81ec5797e0abb2c55386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4570ae797be267e31c05d7ab64ceb985" id="r_a4570ae797be267e31c05d7ab64ceb985"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4570ae797be267e31c05d7ab64ceb985">getUsefulBitsFromOrWithShiftedReg</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UsefulBits</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:a4570ae797be267e31c05d7ab64ceb985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0daa206bfc0bc764e664e19a94d495" id="r_aad0daa206bfc0bc764e664e19a94d495"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad0daa206bfc0bc764e664e19a94d495">getUsefulBitsFromBFM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Orig</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UsefulBits</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:aad0daa206bfc0bc764e664e19a94d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab355b8de097910b27f8a8527f9d2e512" id="r_ab355b8de097910b27f8a8527f9d2e512"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab355b8de097910b27f8a8527f9d2e512">getUsefulBitsForUse</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">UserNode</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UsefulBits</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Orig</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:ab355b8de097910b27f8a8527f9d2e512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff39e7e0c390fbc8db3e7e10748c466" id="r_a8ff39e7e0c390fbc8db3e7e10748c466"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ff39e7e0c390fbc8db3e7e10748c466">getLeftShift</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">ShlAmount</a>)</td></tr>
<tr class="memdesc:a8ff39e7e0c390fbc8db3e7e10748c466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a machine node performing a notional SHL of Op by ShlAmount.  <br /></td></tr>
<tr class="separator:a8ff39e7e0c390fbc8db3e7e10748c466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa913771ef6203d3911e1284ca0bcd5f" id="r_aaa913771ef6203d3911e1284ca0bcd5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aaa913771ef6203d3911e1284ca0bcd5f">isBitfieldPositioningOpFromAnd</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BiggerPattern</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NonZeroBits</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, int &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DstLSB</a>, int &amp;Width)</td></tr>
<tr class="separator:aaa913771ef6203d3911e1284ca0bcd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4ddb6d00544eeae0183965239d9b65" id="r_afb4ddb6d00544eeae0183965239d9b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb4ddb6d00544eeae0183965239d9b65">isBitfieldPositioningOpFromShl</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BiggerPattern</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NonZeroBits</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, int &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DstLSB</a>, int &amp;Width)</td></tr>
<tr class="separator:afb4ddb6d00544eeae0183965239d9b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2db2cea3a0eb5d8ddb8a14e64eb86a0b" id="r_a2db2cea3a0eb5d8ddb8a14e64eb86a0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2db2cea3a0eb5d8ddb8a14e64eb86a0b">isBitfieldPositioningOp</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BiggerPattern</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, int &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DstLSB</a>, int &amp;Width)</td></tr>
<tr class="memdesc:a2db2cea3a0eb5d8ddb8a14e64eb86a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this tree qualify as an attempt to move a bitfield into position, essentially "(and (shl VAL, N), Mask)" or (shl VAL, N).  <br /></td></tr>
<tr class="separator:a2db2cea3a0eb5d8ddb8a14e64eb86a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a268f5c3898f22f719eb346a6a9bc35ae" id="r_a268f5c3898f22f719eb346a6a9bc35ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a268f5c3898f22f719eb346a6a9bc35ae">isSeveralBitsPositioningOpFromShl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ShlImm</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Src, int &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DstLSB</a>, int &amp;Width)</td></tr>
<tr class="separator:a268f5c3898f22f719eb346a6a9bc35ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53adf3d5008faf404e74b27ba7fb74dc" id="r_a53adf3d5008faf404e74b27ba7fb74dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53adf3d5008faf404e74b27ba7fb74dc">isShiftedMask</a> (<a class="el" href="classuint64__t.html">uint64_t</a> Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a53adf3d5008faf404e74b27ba7fb74dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380449a9ad9e4e2d3b6b3fdfa75a64d9" id="r_a380449a9ad9e4e2d3b6b3fdfa75a64d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a380449a9ad9e4e2d3b6b3fdfa75a64d9">tryBitfieldInsertOpFromOrAndImm</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG)</td></tr>
<tr class="separator:a380449a9ad9e4e2d3b6b3fdfa75a64d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af20b4c8887374431df7cafec53a124bb" id="r_af20b4c8887374431df7cafec53a124bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af20b4c8887374431df7cafec53a124bb">isWorthFoldingIntoOrrWithShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Dst, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ShiftedOperand</a>, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedShiftImm</a>)</td></tr>
<tr class="separator:af20b4c8887374431df7cafec53a124bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafaaafa83aac0fe8abe7498d59ceae37" id="r_aafaaafa83aac0fe8abe7498d59ceae37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aafaaafa83aac0fe8abe7498d59ceae37">tryOrrWithShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OrOpd0</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OrOpd1</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Dst, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BiggerPattern</a>)</td></tr>
<tr class="separator:aafaaafa83aac0fe8abe7498d59ceae37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb09f4729b96af486916310eaf0e16f3" id="r_acb09f4729b96af486916310eaf0e16f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb09f4729b96af486916310eaf0e16f3">tryBitfieldInsertOpFromOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">UsefulBits</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *CurDAG)</td></tr>
<tr class="separator:acb09f4729b96af486916310eaf0e16f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d66ea364d36a165309638f88ef0b0f" id="r_a10d66ea364d36a165309638f88ef0b0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10d66ea364d36a165309638f88ef0b0f">getIntOperandFromRegisterString</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RegString</a>)</td></tr>
<tr class="separator:a10d66ea364d36a165309638f88ef0b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c14a3a22d127469c3490092627c2368" id="r_a7c14a3a22d127469c3490092627c2368"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c14a3a22d127469c3490092627c2368">getPackedVectorTypeFromPredicateType</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx, <a class="el" href="structllvm_1_1EVT.html">EVT</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">PredVT</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NumVec</a>)</td></tr>
<tr class="memdesc:a7c14a3a22d127469c3490092627c2368"><td class="mdescLeft">&#160;</td><td class="mdescRight">When <code>PredVT</code> is a scalable vector predicate in the form MVT::nx&lt;M&gt;xi1, it builds the correspondent scalable vector of integers MVT::nx&lt;M&gt;xi&lt;bits&gt; s.t.  <br /></td></tr>
<tr class="separator:a7c14a3a22d127469c3490092627c2368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61378df65052d091f64f8ac2657758b7" id="r_a61378df65052d091f64f8ac2657758b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61378df65052d091f64f8ac2657758b7">getMemVTFromNode</a> (<a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Root)</td></tr>
<tr class="memdesc:a61378df65052d091f64f8ac2657758b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the EVT of the data associated to a memory operation in <code>Root</code>.  <br /></td></tr>
<tr class="separator:a61378df65052d091f64f8ac2657758b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">isel&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00031">31</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

</div>
</div>
<a id="acf9235cddac26ff3f81e8c56849bcaac" name="acf9235cddac26ff3f81e8c56849bcaac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9235cddac26ff3f81e8c56849bcaac">&#9670;&#160;</a></span>PASS_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PASS_NAME&#160;&#160;&#160;&quot;AArch64 <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Selection&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00032">32</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a2098a5fa6ada61b6c4a1f210ad84e4a1" name="a2098a5fa6ada61b6c4a1f210ad84e4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2098a5fa6ada61b6c4a1f210ad84e4a1">&#9670;&#160;</a></span>SelectTypeKind</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1">SelectTypeKind</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a2098a5fa6ada61b6c4a1f210ad84e4a1a3cc05cd6e06dd1976f88ed7d808ac0a1" name="a2098a5fa6ada61b6c4a1f210ad84e4a1a3cc05cd6e06dd1976f88ed7d808ac0a1"></a>Int1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2098a5fa6ada61b6c4a1f210ad84e4a1a1686a6c336b71b36d77354cea19a8b52" name="a2098a5fa6ada61b6c4a1f210ad84e4a1a1686a6c336b71b36d77354cea19a8b52"></a>Int&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081" name="a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081"></a>FP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a2098a5fa6ada61b6c4a1f210ad84e4a1afe5620fc6567866e09123627ee8643f0" name="a2098a5fa6ada61b6c4a1f210ad84e4a1afe5620fc6567866e09123627ee8643f0"></a>AnyType&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01603">1603</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ae579b3dcf2613ef548aa1c6bfe50cdc9" name="ae579b3dcf2613ef548aa1c6bfe50cdc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae579b3dcf2613ef548aa1c6bfe50cdc9">&#9670;&#160;</a></span>getExtendTypeForNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> getExtendTypeForNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsLoadStore</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getExtendTypeForNode - Translate an extend node to the corresponding ExtendType value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00789">789</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::InvalidShiftExtend</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00046">llvm::AArch64_AM::SXTB</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00047">llvm::AArch64_AM::SXTH</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00048">llvm::AArch64_AM::SXTW</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00041">llvm::AArch64_AM::UXTB</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00042">llvm::AArch64_AM::UXTH</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00043">llvm::AArch64_AM::UXTW</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00777">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a10d66ea364d36a165309638f88ef0b0f" name="a10d66ea364d36a165309638f88ef0b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d66ea364d36a165309638f88ef0b0f">&#9670;&#160;</a></span>getIntOperandFromRegisterString()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int getIntOperandFromRegisterString </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>RegString</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03675">3675</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="a8ff39e7e0c390fbc8db3e7e10748c466" name="a8ff39e7e0c390fbc8db3e7e10748c466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ff39e7e0c390fbc8db3e7e10748c466">&#9670;&#160;</a></span>getLeftShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getLeftShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>ShlAmount</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a machine node performing a notional SHL of Op by ShlAmount. </p>
<p>If ShlAmount is negative, do a (logical) right-shift instead. If ShlAmount is 0, return Op unchanged. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02779">2779</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00184">llvm::BitWidth</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10228">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l00675">llvm::SelectionDAG::getTargetConstant()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02853">isBitfieldPositioningOpFromAnd()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02975">isBitfieldPositioningOpFromShl()</a>.</p>

</div>
</div>
<a id="a61378df65052d091f64f8ac2657758b7" name="a61378df65052d091f64f8ac2657758b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61378df65052d091f64f8ac2657758b7">&#9670;&#160;</a></span>getMemVTFromNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> getMemVTFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Ctx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Root</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the EVT of the data associated to a memory operation in <code>Root</code>. </p>
<p>If such EVT cannot be retrived, it returns an invalid EVT. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l06467">6467</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00649">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00926">llvm::SDNode::getOperand()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l06447">getPackedVectorTypeFromPredicateType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00991">llvm::SDNode::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00192">llvm::ISD::INTRINSIC_W_CHAIN</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00358">llvm::AArch64ISD::LD1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00359">llvm::AArch64ISD::LD1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00360">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00361">llvm::AArch64ISD::LDNF1S_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00414">llvm::AArch64ISD::ST1_PRED</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00368">llvm::AArch64ISD::SVE_LD2_MERGE_ZERO</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00369">llvm::AArch64ISD::SVE_LD3_MERGE_ZERO</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00370">llvm::AArch64ISD::SVE_LD4_MERGE_ZERO</a>.</p>

</div>
</div>
<a id="a7c14a3a22d127469c3490092627c2368" name="a7c14a3a22d127469c3490092627c2368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c14a3a22d127469c3490092627c2368">&#9670;&#160;</a></span>getPackedVectorTypeFromPredicateType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> getPackedVectorTypeFromPredicateType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Ctx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>PredVT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumVec</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When <code>PredVT</code> is a scalable vector predicate in the form MVT::nx&lt;M&gt;xi1, it builds the correspondent scalable vector of integers MVT::nx&lt;M&gt;xi&lt;bits&gt; s.t. </p>
<p>M x bits = 128. When targeting structured vectors (NumVec &gt;1), the output data type is MVT::nx&lt;M*NumVec&gt;xi&lt;bits&gt; s.t. M x bits = 128. If the input PredVT is not in the form MVT::nx&lt;M&gt;xi1, it returns an invalid EVT. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l06447">6447</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00857">llvm::AArch64::SVEBitsPerBlock</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l06467">getMemVTFromNode()</a>.</p>

</div>
</div>
<a id="a6d531ddcb8443d0ac92dc9cb288cc2ed" name="a6d531ddcb8443d0ac92dc9cb288cc2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d531ddcb8443d0ac92dc9cb288cc2ed">&#9670;&#160;</a></span>getShiftTypeForNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64__AM.html#a7e75394a33f6a5897d7a14c0ba5d44f1">AArch64_AM::ShiftExtendType</a> getShiftTypeForNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getShiftTypeForNode - Translate a shift node to the corresponding ShiftType value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00616">616</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00037">llvm::AArch64_AM::ASR</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::InvalidShiftExtend</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::LSR</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00038">llvm::AArch64_AM::ROR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00709">llvm::ISD::ROTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

</div>
</div>
<a id="ad39f77bca09ecfaf5b7a80933369163a" name="ad39f77bca09ecfaf5b7a80933369163a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad39f77bca09ecfaf5b7a80933369163a">&#9670;&#160;</a></span>getUsefulBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> getUsefulBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsefulBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02752">2752</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02704">getUsefulBitsForUse()</a>, and <a class="el" href="SelectionDAG_8h_source.html#l00448">llvm::SelectionDAG::MaxRecursionDepth</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02575">getUsefulBitsFromAndWithImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02649">getUsefulBitsFromBFM()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02584">getUsefulBitsFromBitfieldMoveOpd()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02621">getUsefulBitsFromOrWithShiftedReg()</a>.</p>

</div>
</div>
<a id="ab355b8de097910b27f8a8527f9d2e512" name="ab355b8de097910b27f8a8527f9d2e512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab355b8de097910b27f8a8527f9d2e512">&#9670;&#160;</a></span>getUsefulBitsForUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> getUsefulBitsForUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>UserNode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsefulBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Orig</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02704">2704</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02575">getUsefulBitsFromAndWithImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02649">getUsefulBitsFromBFM()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02621">getUsefulBitsFromOrWithShiftedReg()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02611">getUsefulBitsFromUBFM()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02752">getUsefulBits()</a>.</p>

</div>
</div>
<a id="acca3317ec9abd9a2b3da9870ca65c9c5" name="acca3317ec9abd9a2b3da9870ca65c9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca3317ec9abd9a2b3da9870ca65c9c5">&#9670;&#160;</a></span>getUsefulBitsFromAndWithImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> getUsefulBitsFromAndWithImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsefulBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02575">2575</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AddressingModes_8h_source.html#l00294">llvm::AArch64_AM::decodeLogicalImmediate()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02752">getUsefulBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02704">getUsefulBitsForUse()</a>.</p>

</div>
</div>
<a id="aad0daa206bfc0bc764e664e19a94d495" name="aad0daa206bfc0bc764e664e19a94d495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0daa206bfc0bc764e664e19a94d495">&#9670;&#160;</a></span>getUsefulBitsFromBFM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> getUsefulBitsFromBFM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Orig</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsefulBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02649">2649</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02752">getUsefulBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02704">getUsefulBitsForUse()</a>.</p>

</div>
</div>
<a id="a8e67baf5aacf7f9fa94cbb5d66880700" name="a8e67baf5aacf7f9fa94cbb5d66880700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e67baf5aacf7f9fa94cbb5d66880700">&#9670;&#160;</a></span>getUsefulBitsFromBitfieldMoveOpd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> getUsefulBitsFromBitfieldMoveOpd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsefulBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>Imm</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>MSB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02584">2584</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02752">getUsefulBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02611">getUsefulBitsFromUBFM()</a>.</p>

</div>
</div>
<a id="a4570ae797be267e31c05d7ab64ceb985" name="a4570ae797be267e31c05d7ab64ceb985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4570ae797be267e31c05d7ab64ceb985">&#9670;&#160;</a></span>getUsefulBitsFromOrWithShiftedReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> getUsefulBitsFromOrWithShiftedReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsefulBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02621">2621</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00074">llvm::AArch64_AM::getShiftType()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00086">llvm::AArch64_AM::getShiftValue()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02752">getUsefulBits()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSL</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::LSR</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02704">getUsefulBitsForUse()</a>.</p>

</div>
</div>
<a id="abee9b0fedb5e81ec5797e0abb2c55386" name="abee9b0fedb5e81ec5797e0abb2c55386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee9b0fedb5e81ec5797e0abb2c55386">&#9670;&#160;</a></span>getUsefulBitsFromUBFM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> getUsefulBitsFromUBFM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsefulBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Depth</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02611">2611</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02584">getUsefulBitsFromBitfieldMoveOpd()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02704">getUsefulBitsForUse()</a>.</p>

</div>
</div>
<a id="a18f51ef21d273b6674761593a311b6f4" name="a18f51ef21d273b6674761593a311b6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f51ef21d273b6674761593a311b6f4">&#9670;&#160;</a></span>isBitfieldDstMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isBitfieldDstMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>DstMask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>BitsToBeInserted</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumberOfIgnoredHighBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does DstMask form a complementary pair with the mask provided by BitsToBeInserted, suitable for use in a BFI instruction. </p>
<p>Roughly speaking, this asks whether DstMask zeroes precisely those bits that will be set by the other half. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02545">2545</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00184">llvm::BitWidth</a>, and <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03279">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="a53571dac5a290c5dd35e39486fe7e0ff" name="a53571dac5a290c5dd35e39486fe7e0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53571dac5a290c5dd35e39486fe7e0ff">&#9670;&#160;</a></span>isBitfieldExtractOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isBitfieldExtractOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opd0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Immr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imms</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumberOfIgnoredLowBits</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>BiggerPattern</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02472">2472</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02214">isBitfieldExtractOpFromAnd()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02308">isBitfieldExtractOpFromSExtInReg()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02381">isBitfieldExtractOpFromShr()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03279">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="a4b1f6c2a4e7b3aed4f56643d545f305b" name="a4b1f6c2a4e7b3aed4f56643d545f305b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b1f6c2a4e7b3aed4f56643d545f305b">&#9670;&#160;</a></span>isBitfieldExtractOpFromAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isBitfieldExtractOpFromAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opd0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LSB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MSB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumberOfIgnoredLowBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>BiggerPattern</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02214">2214</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00649">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00926">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::TRUNCATE</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01120">Widen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02472">isBitfieldExtractOp()</a>.</p>

</div>
</div>
<a id="a04d8bec5e4e1e6af669b1a018363b8b4" name="a04d8bec5e4e1e6af669b1a018363b8b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d8bec5e4e1e6af669b1a018363b8b4">&#9670;&#160;</a></span>isBitfieldExtractOpFromSExtInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isBitfieldExtractOpFromSExtInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opd0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Immr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imms</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02308">2308</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00184">llvm::BitWidth</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00795">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02472">isBitfieldExtractOp()</a>.</p>

</div>
</div>
<a id="aaf4b732e582e80caaceee1ed402180b8" name="aaf4b732e582e80caaceee1ed402180b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf4b732e582e80caaceee1ed402180b8">&#9670;&#160;</a></span>isBitfieldExtractOpFromShr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isBitfieldExtractOpFromShr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opd0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Immr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imms</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>BiggerPattern</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02381">2381</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00492">isIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02341">isSeveralBitsExtractOpFromShr()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02472">isBitfieldExtractOp()</a>.</p>

</div>
</div>
<a id="a2db2cea3a0eb5d8ddb8a14e64eb86a0b" name="a2db2cea3a0eb5d8ddb8a14e64eb86a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2db2cea3a0eb5d8ddb8a14e64eb86a0b">&#9670;&#160;</a></span>isBitfieldPositioningOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isBitfieldPositioningOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>BiggerPattern</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>DstLSB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Does this tree qualify as an attempt to move a bitfield into position, essentially "(and (shl VAL, N), Mask)" or (shl VAL, N). </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02823">2823</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00184">llvm::BitWidth</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03004">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02853">isBitfieldPositioningOpFromAnd()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02975">isBitfieldPositioningOpFromShl()</a>, <a class="el" href="MathExtras_8h_source.html#l00258">llvm::isShiftedMask_64()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03279">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="aaa913771ef6203d3911e1284ca0bcd5f" name="aaa913771ef6203d3911e1284ca0bcd5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa913771ef6203d3911e1284ca0bcd5f">&#9670;&#160;</a></span>isBitfieldPositioningOpFromAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isBitfieldPositioningOpFromAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>BiggerPattern</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>NonZeroBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>DstLSB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02853">2853</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="bit_8h_source.html#l00271">llvm::countr_one()</a>, <a class="el" href="bit_8h_source.html#l00179">llvm::countr_zero()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02779">getLeftShift()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00258">llvm::isShiftedMask_64()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01120">Widen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02823">isBitfieldPositioningOp()</a>.</p>

</div>
</div>
<a id="afb4ddb6d00544eeae0183965239d9b65" name="afb4ddb6d00544eeae0183965239d9b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4ddb6d00544eeae0183965239d9b65">&#9670;&#160;</a></span>isBitfieldPositioningOpFromShl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isBitfieldPositioningOpFromShl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>BiggerPattern</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>NonZeroBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>DstLSB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02975">2975</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="bit_8h_source.html#l00271">llvm::countr_one()</a>, <a class="el" href="bit_8h_source.html#l00179">llvm::countr_zero()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02779">getLeftShift()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02943">isSeveralBitsPositioningOpFromShl()</a>, <a class="el" href="MathExtras_8h_source.html#l00258">llvm::isShiftedMask_64()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02823">isBitfieldPositioningOp()</a>.</p>

</div>
</div>
<a id="aed37527b97744cc3570d09ed4d53fa51" name="aed37527b97744cc3570d09ed4d53fa51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed37527b97744cc3570d09ed4d53fa51">&#9670;&#160;</a></span>isIntImmediate() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isIntImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isIntImmediate - This method tests to see if the node is a constant operand. </p>
<p>If so Imm will receive the 32-bit value. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00492">492</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02381">isBitfieldExtractOpFromShr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00502">isIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00518">isIntImmediateEq()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l01913">isOpcWithIntImmediate()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02341">isSeveralBitsExtractOpFromShr()</a>.</p>

</div>
</div>
<a id="ac21f94c1c3947470e1b70a7238e172dd" name="ac21f94c1c3947470e1b70a7238e172dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21f94c1c3947470e1b70a7238e172dd">&#9670;&#160;</a></span>isIntImmediate() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isIntImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00502">502</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00492">isIntImmediate()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="ae06fff53263e566c62b3798af5ea781f" name="ae06fff53263e566c62b3798af5ea781f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06fff53263e566c62b3798af5ea781f">&#9670;&#160;</a></span>isIntImmediateEq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isIntImmediateEq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>ImmExpected</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00518">518</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00492">isIntImmediate()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02943">isSeveralBitsPositioningOpFromShl()</a>.</p>

</div>
</div>
<a id="a371ed2aa38ea07b42bb79e4414f78f39" name="a371ed2aa38ea07b42bb79e4414f78f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371ed2aa38ea07b42bb79e4414f78f39">&#9670;&#160;</a></span>isOpcWithIntImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isOpcWithIntImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Imm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">509</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00492">isIntImmediate()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02214">isBitfieldExtractOpFromAnd()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02308">isBitfieldExtractOpFromSExtInReg()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02381">isBitfieldExtractOpFromShr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02853">isBitfieldPositioningOpFromAnd()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02975">isBitfieldPositioningOpFromShl()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02341">isSeveralBitsExtractOpFromShr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02943">isSeveralBitsPositioningOpFromShl()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03104">isWorthFoldingIntoOrrWithShift()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l18441">performAddCombineForShiftedOperands()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03279">tryBitfieldInsertOpFromOr()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03016">tryBitfieldInsertOpFromOrAndImm()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03179">tryOrrWithShift()</a>.</p>

</div>
</div>
<a id="a8e2f5645552aa4df45a3046ed8a660ae" name="a8e2f5645552aa4df45a3046ed8a660ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2f5645552aa4df45a3046ed8a660ae">&#9670;&#160;</a></span>isPreferredADD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isPreferredADD </td>
          <td>(</td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>ImmOff</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01239">1239</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

</div>
</div>
<a id="a701a4a459b4a06759797ccf08030067c" name="a701a4a459b4a06759797ccf08030067c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a701a4a459b4a06759797ccf08030067c">&#9670;&#160;</a></span>isSeveralBitsExtractOpFromShr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSeveralBitsExtractOpFromShr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Opd0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LSB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MSB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02341">2341</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00492">isIntImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00246">llvm::isMask_64()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00319">llvm::Log2_64()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02381">isBitfieldExtractOpFromShr()</a>.</p>

</div>
</div>
<a id="a268f5c3898f22f719eb346a6a9bc35ae" name="a268f5c3898f22f719eb346a6a9bc35ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a268f5c3898f22f719eb346a6a9bc35ae">&#9670;&#160;</a></span>isSeveralBitsPositioningOpFromShl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSeveralBitsPositioningOpFromShl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>ShlImm</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Op</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>DstLSB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;</td>          <td class="paramname"><span class="paramname"><em>Width</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02943">2943</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="bit_8h_source.html#l00271">llvm::countr_one()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00518">isIntImmediateEq()</a>, <a class="el" href="MathExtras_8h_source.html#l00246">llvm::isMask_64()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02975">isBitfieldPositioningOpFromShl()</a>.</p>

</div>
</div>
<a id="a53adf3d5008faf404e74b27ba7fb74dc" name="a53adf3d5008faf404e74b27ba7fb74dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53adf3d5008faf404e74b27ba7fb74dc">&#9670;&#160;</a></span>isShiftedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isShiftedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a></td>          <td class="paramname"><span class="paramname"><em>Mask</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03007">3007</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00252">llvm::isShiftedMask_32()</a>, and <a class="el" href="MathExtras_8h_source.html#l00258">llvm::isShiftedMask_64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03279">tryBitfieldInsertOpFromOr()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03016">tryBitfieldInsertOpFromOrAndImm()</a>.</p>

</div>
</div>
<a id="a6cce87f0c847986049b5f7194f87416c" name="a6cce87f0c847986049b5f7194f87416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cce87f0c847986049b5f7194f87416c">&#9670;&#160;</a></span>isWorthFoldingADDlow()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isWorthFoldingADDlow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If there's a use of this ADDlow that's not itself a load/store then we'll need to create a real ADD instruction from it anyway and there's no point in folding it into the mem op. </p>
<p>Theoretically, it shouldn't matter, but there's a single pseudo-instruction for an ADRP/ADD pair so over-aggressive folding leads to duplicated ADRP instructions. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00952">952</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01207">llvm::ISD::ATOMIC_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01211">llvm::ISD::ATOMIC_STORE</a>, <a class="el" href="AtomicOrdering_8h_source.html#l00125">llvm::isStrongerThanMonotonic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01011">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01012">llvm::ISD::STORE</a>.</p>

</div>
</div>
<a id="af20b4c8887374431df7cafec53a124bb" name="af20b4c8887374431df7cafec53a124bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af20b4c8887374431df7cafec53a124bb">&#9670;&#160;</a></span>isWorthFoldingIntoOrrWithShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isWorthFoldingIntoOrrWithShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Dst</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ShiftedOperand</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>EncodedShiftImm</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03104">3104</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="bit_8h_source.html#l00271">llvm::countr_one()</a>, <a class="el" href="bit_8h_source.html#l00179">llvm::countr_zero()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10228">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00099">llvm::AArch64_AM::getShifterImm()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00675">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="MathExtras_8h_source.html#l00258">llvm::isShiftedMask_64()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::LSR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03179">tryOrrWithShift()</a>.</p>

</div>
</div>
<a id="aa2cd314fbe333e0f217764966e7db967" name="aa2cd314fbe333e0f217764966e7db967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cd314fbe333e0f217764966e7db967">&#9670;&#160;</a></span>isWorthFoldingSHL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isWorthFoldingSHL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Determine whether it is worth it to fold SHL into the addressing mode. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00633">633</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>.</p>

</div>
</div>
<a id="a1ae5a309dfa6daaa91e06970ea90aee6" name="a1ae5a309dfa6daaa91e06970ea90aee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae5a309dfa6daaa91e06970ea90aee6">&#9670;&#160;</a></span>narrowIfNeeded()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowIfNeeded </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instructions that accept extend modifiers like UXTW expect the register being extended to be a GPR32, but the incoming DAG might be acting on a GPR64 (either via SEXT_INREG or AND). </p>
<p>Extract the appropriate low bits if this is the case. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00844">844</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l10346">llvm::SelectionDAG::getTargetExtractSubreg()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a15ae77c55dfbf20a719b9851d73d1900" name="a15ae77c55dfbf20a719b9851d73d1900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ae77c55dfbf20a719b9851d73d1900">&#9670;&#160;</a></span>NarrowVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> NarrowVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>V128Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>NarrowVector - Given a value in the V128 register class, produce the equivalent value in the V64 register class. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02047">2047</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10346">llvm::SelectionDAG::getTargetExtractSubreg()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00448">llvm::MVT::getVectorVT()</a>.</p>

</div>
</div>
<a id="a750e795af7ca75cfebb03e563cbaddc5" name="a750e795af7ca75cfebb03e563cbaddc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750e795af7ca75cfebb03e563cbaddc5">&#9670;&#160;</a></span>SelectOpcodeFromVT()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1">SelectTypeKind</a> Kind&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> SelectOpcodeFromVT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a></td>          <td class="paramname"><span class="paramname"><em>VT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Opcodes</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function selects an opcode from a list of opcodes, which is expected to be the opcode for { 8-bit, 16-bit, 32-bit, 64-bit } element types, in this order. </p>

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01614">1614</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1afe5620fc6567866e09123627ee8643f0">AnyType</a>, <a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1a4ebada6a2af2bcba53ded1d7b414f081">FP</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00342">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1a1686a6c336b71b36d77354cea19a8b52">Int</a>, <a class="el" href="#a2098a5fa6ada61b6c4a1f210ad84e4a1a3cc05cd6e06dd1976f88ed7d808ac0a1">Int1</a>, <a class="el" href="ValueTypes_8h_source.html#l00166">llvm::EVT::isScalableVector()</a>, and <a class="el" href="DWP_8cpp_source.html#l00440">llvm::Offset</a>.</p>

</div>
</div>
<a id="a5e4aee322cdc356e20277cb8b377f46b" name="a5e4aee322cdc356e20277cb8b377f46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e4aee322cdc356e20277cb8b377f46b">&#9670;&#160;</a></span>SelectSMETile()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SelectSMETile </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>BaseReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>TileNum</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01847">1847</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

</div>
</div>
<a id="acb09f4729b96af486916310eaf0e16f3" name="acb09f4729b96af486916310eaf0e16f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb09f4729b96af486916310eaf0e16f3">&#9670;&#160;</a></span>tryBitfieldInsertOpFromOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> tryBitfieldInsertOpFromOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>UsefulBits</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03279">3279</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00184">llvm::BitWidth</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03004">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="bit_8h_source.html#l00179">llvm::countr_zero()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="APInt_8h_source.html#l00236">llvm::APInt::getBitsSet()</a>, <a class="el" href="KnownBits_8h_source.html#l00040">llvm::KnownBits::getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10228">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00675">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02545">isBitfieldDstMask()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02472">isBitfieldExtractOp()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02823">isBitfieldPositioningOp()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03007">isShiftedMask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="APInt_8h_source.html#l01614">llvm::APInt::popcount()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10020">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03179">tryOrrWithShift()</a>, and <a class="el" href="KnownBits_8h_source.html#l00024">llvm::KnownBits::Zero</a>.</p>

</div>
</div>
<a id="a380449a9ad9e4e2d3b6b3fdfa75a64d9" name="a380449a9ad9e4e2d3b6b3fdfa75a64d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380449a9ad9e4e2d3b6b3fdfa75a64d9">&#9670;&#160;</a></span>tryBitfieldInsertOpFromOrAndImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> tryBitfieldInsertOpFromOrAndImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03016">3016</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00184">llvm::BitWidth</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03004">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="bit_8h_source.html#l00271">llvm::countr_one()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10228">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01154">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00926">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00675">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="APInt_8h_source.html#l01485">llvm::APInt::getZExtValue()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00276">llvm::AArch64_AM::isLogicalImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03007">isShiftedMask()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="APInt_8h_source.html#l01614">llvm::APInt::popcount()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10020">llvm::SelectionDAG::SelectNodeTo()</a>, and <a class="el" href="KnownBits_8h_source.html#l00024">llvm::KnownBits::Zero</a>.</p>

</div>
</div>
<a id="aafaaafa83aac0fe8abe7498d59ceae37" name="aafaaafa83aac0fe8abe7498d59ceae37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafaaafa83aac0fe8abe7498d59ceae37">&#9670;&#160;</a></span>tryOrrWithShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> tryOrrWithShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>OrOpd0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>OrOpd1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Src</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>Dst</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>BiggerPattern</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03179">3179</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00099">llvm::AArch64_AM::getShifterImm()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00675">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00246">llvm::isMask_64()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l00509">isOpcWithIntImmediate()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03104">isWorthFoldingIntoOrrWithShift()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00036">llvm::AArch64_AM::LSR</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10020">llvm::SelectionDAG::SelectNodeTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l03279">tryBitfieldInsertOpFromOr()</a>.</p>

</div>
</div>
<a id="a0325404e4ca9868f3b8893516b45c3d2" name="a0325404e4ca9868f3b8893516b45c3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0325404e4ca9868f3b8893516b45c3d2">&#9670;&#160;</a></span>Widen()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Widen </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> *</td>          <td class="paramname"><span class="paramname"><em>CurDAG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a></td>          <td class="paramname"><span class="paramname"><em>N</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01120">1120</a> of file <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html">AArch64ISelDAGToDAG.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l10228">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10356">llvm::SelectionDAG::getTargetInsertSubreg()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06926">getAVX512Node()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02214">isBitfieldExtractOpFromAnd()</a>, and <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l02853">isBitfieldPositioningOpFromAnd()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:50:38 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
