--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6274 paths analyzed, 717 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.962ns.
--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd2 (SLICE_X42Y90.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/initialized (FF)
  Destination:          state1_FSM_FFd2 (FF)
  Requirement:          1.667ns
  Data Path Delay:      1.963ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.158ns (1.726 - 2.884)
  Source Clock:         cc rising at 208.333ns
  Destination Clock:    clkcambuf rising at 210.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/initialized to state1_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y91.XQ      Tcko                  0.591   c1/initialized
                                                       c1/initialized
    SLICE_X42Y90.F4      net (fanout=3)        0.480   c1/initialized
    SLICE_X42Y90.CLK     Tfck                  0.892   state1_FSM_FFd2
                                                       state1_FSM_FFd2-In1
                                                       state1_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.963ns (1.483ns logic, 0.480ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point state1_FSM_FFd1 (SLICE_X42Y90.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/initialized (FF)
  Destination:          state1_FSM_FFd1 (FF)
  Requirement:          1.667ns
  Data Path Delay:      1.896ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.158ns (1.726 - 2.884)
  Source Clock:         cc rising at 208.333ns
  Destination Clock:    clkcambuf rising at 210.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/initialized to state1_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y91.XQ      Tcko                  0.591   c1/initialized
                                                       c1/initialized
    SLICE_X42Y90.G3      net (fanout=3)        0.413   c1/initialized
    SLICE_X42Y90.CLK     Tgck                  0.892   state1_FSM_FFd2
                                                       state1_FSM_FFd1-In1
                                                       state1_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (1.483ns logic, 0.413ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Paths for end point resetdcm (SLICE_X69Y69.F1), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_3 (FF)
  Destination:          resetdcm (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.121ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.127 - 0.195)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: w4dcmcnt_3 to resetdcm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y19.XQ      Tcko                  0.592   w4dcmcnt<3>
                                                       w4dcmcnt_3
    SLICE_X55Y22.G2      net (fanout=3)        1.351   w4dcmcnt<3>
    SLICE_X55Y22.COUT    Topcyg                1.001   state1_cmp_eq0000_wg_cy<1>
                                                       state1_cmp_eq0000_wg_lut<1>
                                                       state1_cmp_eq0000_wg_cy<1>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   state1_cmp_eq0000_wg_cy<1>
    SLICE_X55Y23.COUT    Tbyp                  0.118   state1_cmp_eq0000_wg_cy<3>
                                                       state1_cmp_eq0000_wg_cy<2>
                                                       state1_cmp_eq0000_wg_cy<3>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   state1_cmp_eq0000_wg_cy<3>
    SLICE_X55Y24.XB      Tcinxb                0.404   state1_cmp_eq0000
                                                       state1_cmp_eq0000_wg_cy<4>
    SLICE_X69Y69.F1      net (fanout=7)        4.818   state1_cmp_eq0000
    SLICE_X69Y69.CLK     Tfck                  0.837   resetdcm
                                                       resetdcm_mux0000
                                                       resetdcm
    -------------------------------------------------  ---------------------------
    Total                                      9.121ns (2.952ns logic, 6.169ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_5 (FF)
  Destination:          resetdcm (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.009ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.127 - 0.204)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: w4dcmcnt_5 to resetdcm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y18.XQ      Tcko                  0.592   w4dcmcnt<5>
                                                       w4dcmcnt_5
    SLICE_X55Y22.F1      net (fanout=3)        1.078   w4dcmcnt<5>
    SLICE_X55Y22.COUT    Topcyf                1.162   state1_cmp_eq0000_wg_cy<1>
                                                       state1_cmp_eq0000_wg_lut<0>
                                                       state1_cmp_eq0000_wg_cy<0>
                                                       state1_cmp_eq0000_wg_cy<1>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   state1_cmp_eq0000_wg_cy<1>
    SLICE_X55Y23.COUT    Tbyp                  0.118   state1_cmp_eq0000_wg_cy<3>
                                                       state1_cmp_eq0000_wg_cy<2>
                                                       state1_cmp_eq0000_wg_cy<3>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   state1_cmp_eq0000_wg_cy<3>
    SLICE_X55Y24.XB      Tcinxb                0.404   state1_cmp_eq0000
                                                       state1_cmp_eq0000_wg_cy<4>
    SLICE_X69Y69.F1      net (fanout=7)        4.818   state1_cmp_eq0000
    SLICE_X69Y69.CLK     Tfck                  0.837   resetdcm
                                                       resetdcm_mux0000
                                                       resetdcm
    -------------------------------------------------  ---------------------------
    Total                                      9.009ns (3.113ns logic, 5.896ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_6 (FF)
  Destination:          resetdcm (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.764ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.127 - 0.197)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: w4dcmcnt_6 to resetdcm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y21.YQ      Tcko                  0.652   w4dcmcnt<7>
                                                       w4dcmcnt_6
    SLICE_X55Y22.F2      net (fanout=3)        0.773   w4dcmcnt<6>
    SLICE_X55Y22.COUT    Topcyf                1.162   state1_cmp_eq0000_wg_cy<1>
                                                       state1_cmp_eq0000_wg_lut<0>
                                                       state1_cmp_eq0000_wg_cy<0>
                                                       state1_cmp_eq0000_wg_cy<1>
    SLICE_X55Y23.CIN     net (fanout=1)        0.000   state1_cmp_eq0000_wg_cy<1>
    SLICE_X55Y23.COUT    Tbyp                  0.118   state1_cmp_eq0000_wg_cy<3>
                                                       state1_cmp_eq0000_wg_cy<2>
                                                       state1_cmp_eq0000_wg_cy<3>
    SLICE_X55Y24.CIN     net (fanout=1)        0.000   state1_cmp_eq0000_wg_cy<3>
    SLICE_X55Y24.XB      Tcinxb                0.404   state1_cmp_eq0000
                                                       state1_cmp_eq0000_wg_cy<4>
    SLICE_X69Y69.F1      net (fanout=7)        4.818   state1_cmp_eq0000
    SLICE_X69Y69.CLK     Tfck                  0.837   resetdcm
                                                       resetdcm_mux0000
                                                       resetdcm
    -------------------------------------------------  ---------------------------
    Total                                      8.764ns (3.173ns logic, 5.591ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point camera2 (SLICE_X40Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_debounce/output (FF)
  Destination:          camera2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.241ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.046 - 0.055)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_debounce/output to camera2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.YQ      Tcko                  0.470   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X40Y74.CE      net (fanout=252)      0.702   inst_debounce/output
    SLICE_X40Y74.CLK     Tckce       (-Th)    -0.069   camera2
                                                       camera2
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.539ns logic, 0.702ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point camera1 (SLICE_X40Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_debounce/output (FF)
  Destination:          camera1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.241ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.046 - 0.055)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_debounce/output to camera1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.YQ      Tcko                  0.470   inst_debounce/output
                                                       inst_debounce/output
    SLICE_X40Y74.CE      net (fanout=252)      0.702   inst_debounce/output
    SLICE_X40Y74.CLK     Tckce       (-Th)    -0.069   camera2
                                                       camera1
    -------------------------------------------------  ---------------------------
    Total                                      1.241ns (0.539ns logic, 0.702ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_8 (SLICE_X33Y54.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_7 (FF)
  Destination:          SCCB/busy_sr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_7 to SCCB/busy_sr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y52.XQ      Tcko                  0.473   SCCB/busy_sr<7>
                                                       SCCB/busy_sr_7
    SLICE_X33Y54.G4      net (fanout=1)        0.282   SCCB/busy_sr<7>
    SLICE_X33Y54.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<9>
                                                       SCCB/Mmux_busy_sr_mux0001161
                                                       SCCB/busy_sr_8
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 20 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: a1
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: a1
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: a1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 20 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 20 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: a2
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: a2
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk2/CLKIN
  Logical resource: DCM_pclk2/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: a2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 20 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 20 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: a3
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: a3
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk3/CLKIN
  Logical resource: DCM_pclk3/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: a3
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.24 HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12885 paths analyzed, 1018 endpoints analyzed, 60 failing endpoints
 60 timing errors detected. (60 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 128.299ns.
--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd30 (SLICE_X49Y102.F3), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_data (FF)
  Destination:          c1/state_FSM_FFd30 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.090ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_data to c1/state_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.YQ      Tcko                  0.587   spi_data
                                                       spi_data
    SLICE_X52Y100.G4     net (fanout=9)        0.493   spi_data
    SLICE_X52Y100.Y      Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X48Y100.BX     net (fanout=15)       0.454   spi_enable
    SLICE_X48Y100.X      Tbxx                  0.806   initialize_sended
                                                       initialize_sended1_f5
    SLICE_X49Y102.G4     net (fanout=12)       0.427   initialize_sended
    SLICE_X49Y102.Y      Tilo                  0.704   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In_SW0
    SLICE_X49Y102.F3     net (fanout=1)        0.023   c1/state_FSM_FFd30-In_SW0/O
    SLICE_X49Y102.CLK    Tfck                  0.837   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In
                                                       c1/state_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      5.090ns (3.693ns logic, 1.397ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run_1 (FF)
  Destination:          c1/state_FSM_FFd30 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.038ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run_1 to c1/state_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y102.YQ     Tcko                  0.652   initialize_run_1
                                                       initialize_run_1
    SLICE_X52Y100.G3     net (fanout=1)        0.376   initialize_run_1
    SLICE_X52Y100.Y      Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X48Y100.BX     net (fanout=15)       0.454   spi_enable
    SLICE_X48Y100.X      Tbxx                  0.806   initialize_sended
                                                       initialize_sended1_f5
    SLICE_X49Y102.G4     net (fanout=12)       0.427   initialize_sended
    SLICE_X49Y102.Y      Tilo                  0.704   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In_SW0
    SLICE_X49Y102.F3     net (fanout=1)        0.023   c1/state_FSM_FFd30-In_SW0/O
    SLICE_X49Y102.CLK    Tfck                  0.837   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In
                                                       c1/state_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      5.038ns (3.758ns logic, 1.280ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd30 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.605ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y100.YQ     Tcko                  0.652   initialize_run
                                                       initialize_run
    SLICE_X48Y100.F3     net (fanout=26)       0.810   initialize_run
    SLICE_X48Y100.X      Tif5x                 1.152   initialize_sended
                                                       initialize_sended11
                                                       initialize_sended1_f5
    SLICE_X49Y102.G4     net (fanout=12)       0.427   initialize_sended
    SLICE_X49Y102.Y      Tilo                  0.704   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In_SW0
    SLICE_X49Y102.F3     net (fanout=1)        0.023   c1/state_FSM_FFd30-In_SW0/O
    SLICE_X49Y102.CLK    Tfck                  0.837   c1/state_FSM_FFd30
                                                       c1/state_FSM_FFd30-In
                                                       c1/state_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (3.345ns logic, 1.260ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd8 (SLICE_X52Y102.F4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_data (FF)
  Destination:          state0_FSM_FFd8 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.034ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_data to state0_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.YQ      Tcko                  0.587   spi_data
                                                       spi_data
    SLICE_X52Y100.G4     net (fanout=9)        0.493   spi_data
    SLICE_X52Y100.Y      Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X52Y100.F4     net (fanout=15)       0.061   spi_enable
    SLICE_X52Y100.X      Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X52Y102.G3     net (fanout=30)       0.701   spi_sended
    SLICE_X52Y102.Y      Tilo                  0.759   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In_SW1
    SLICE_X52Y102.F4     net (fanout=1)        0.023   state0_FSM_FFd8-In_SW1/O
    SLICE_X52Y102.CLK    Tfck                  0.892   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In
                                                       state0_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (3.756ns logic, 1.278ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run_1 (FF)
  Destination:          state0_FSM_FFd8 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.982ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run_1 to state0_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y102.YQ     Tcko                  0.652   initialize_run_1
                                                       initialize_run_1
    SLICE_X52Y100.G3     net (fanout=1)        0.376   initialize_run_1
    SLICE_X52Y100.Y      Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X52Y100.F4     net (fanout=15)       0.061   spi_enable
    SLICE_X52Y100.X      Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X52Y102.G3     net (fanout=30)       0.701   spi_sended
    SLICE_X52Y102.Y      Tilo                  0.759   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In_SW1
    SLICE_X52Y102.F4     net (fanout=1)        0.023   state0_FSM_FFd8-In_SW1/O
    SLICE_X52Y102.CLK    Tfck                  0.892   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In
                                                       state0_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (3.821ns logic, 1.161ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_enable_data (FF)
  Destination:          state0_FSM_FFd8 (FF)
  Requirement:          41.666ns
  Data Path Delay:      6.260ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_enable_data to state0_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y96.XQ      Tcko                  0.592   spi_enable_data
                                                       spi_enable_data
    SLICE_X52Y100.G1     net (fanout=2)        1.714   spi_enable_data
    SLICE_X52Y100.Y      Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X52Y100.F4     net (fanout=15)       0.061   spi_enable
    SLICE_X52Y100.X      Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X52Y102.G3     net (fanout=30)       0.701   spi_sended
    SLICE_X52Y102.Y      Tilo                  0.759   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In_SW1
    SLICE_X52Y102.F4     net (fanout=1)        0.023   state0_FSM_FFd8-In_SW1/O
    SLICE_X52Y102.CLK    Tfck                  0.892   state0_FSM_FFd8
                                                       state0_FSM_FFd8-In
                                                       state0_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      6.260ns (3.761ns logic, 2.499ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd16 (SLICE_X50Y101.F3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               spi_data (FF)
  Destination:          c1/state_FSM_FFd16 (FF)
  Requirement:          1.666ns
  Data Path Delay:      5.015ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: spi_data to c1/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.YQ      Tcko                  0.587   spi_data
                                                       spi_data
    SLICE_X52Y100.G4     net (fanout=9)        0.493   spi_data
    SLICE_X52Y100.Y      Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X52Y100.F4     net (fanout=15)       0.061   spi_enable
    SLICE_X52Y100.X      Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X50Y101.G3     net (fanout=30)       0.682   spi_sended
    SLICE_X50Y101.Y      Tilo                  0.759   c1/state_FSM_FFd16
                                                       c1/state_FSM_FFd16-In_SW0
    SLICE_X50Y101.F3     net (fanout=1)        0.023   c1/state_FSM_FFd16-In_SW0/O
    SLICE_X50Y101.CLK    Tfck                  0.892   c1/state_FSM_FFd16
                                                       c1/state_FSM_FFd16-In
                                                       c1/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (3.756ns logic, 1.259ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run_1 (FF)
  Destination:          c1/state_FSM_FFd16 (FF)
  Requirement:          1.666ns
  Data Path Delay:      4.963ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run_1 to c1/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y102.YQ     Tcko                  0.652   initialize_run_1
                                                       initialize_run_1
    SLICE_X52Y100.G3     net (fanout=1)        0.376   initialize_run_1
    SLICE_X52Y100.Y      Tilo                  0.759   spi_sended
                                                       spi_enable11
    SLICE_X52Y100.F4     net (fanout=15)       0.061   spi_enable
    SLICE_X52Y100.X      Tilo                  0.759   spi_sended
                                                       c0/o_sended_and00001
    SLICE_X50Y101.G3     net (fanout=30)       0.682   spi_sended
    SLICE_X50Y101.Y      Tilo                  0.759   c1/state_FSM_FFd16
                                                       c1/state_FSM_FFd16-In_SW0
    SLICE_X50Y101.F3     net (fanout=1)        0.023   c1/state_FSM_FFd16-In_SW0/O
    SLICE_X50Y101.CLK    Tfck                  0.892   c1/state_FSM_FFd16
                                                       c1/state_FSM_FFd16-In
                                                       c1/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      4.963ns (3.821ns logic, 1.142ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               initialize_run (FF)
  Destination:          c1/state_FSM_FFd16 (FF)
  Requirement:          1.666ns
  Data Path Delay:      3.262ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 40.000ns
  Destination Clock:    cc rising at 41.666ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: initialize_run to c1/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y100.YQ     Tcko                  0.652   initialize_run
                                                       initialize_run
    SLICE_X50Y101.G4     net (fanout=26)       0.936   initialize_run
    SLICE_X50Y101.Y      Tilo                  0.759   c1/state_FSM_FFd16
                                                       c1/state_FSM_FFd16-In_SW0
    SLICE_X50Y101.F3     net (fanout=1)        0.023   c1/state_FSM_FFd16-In_SW0/O
    SLICE_X50Y101.CLK    Tfck                  0.892   c1/state_FSM_FFd16
                                                       c1/state_FSM_FFd16-In
                                                       c1/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.262ns (2.303ns logic, 0.959ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.24 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y6.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rd_a1_11 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.116 - 0.035)
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rd_a1_11 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y54.XQ      Tcko                  0.474   rd_a1<11>
                                                       rd_a1_11
    RAMB16_X1Y6.ADDRB11  net (fanout=20)       0.796   rd_a1<11>
    RAMB16_X1Y6.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.343ns logic, 0.796ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point state_FSM_FFd1 (SLICE_X63Y73.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pstop_capture (FF)
  Destination:          state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pstop_capture to state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y72.YQ      Tcko                  0.470   pstop_capture
                                                       pstop_capture
    SLICE_X63Y73.G4      net (fanout=1)        0.289   pstop_capture
    SLICE_X63Y73.CLK     Tckg        (-Th)    -0.516   state_FSM_FFd1
                                                       state_FSM_FFd1-In1
                                                       state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.986ns logic, 0.289ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y6.ADDRB7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rd_a1_7 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.116 - 0.033)
  Source Clock:         cc rising at 0.000ns
  Destination Clock:    cc rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rd_a1_7 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y52.XQ      Tcko                  0.474   rd_a1<7>
                                                       rd_a1_7
    RAMB16_X1Y6.ADDRB7   net (fanout=20)       1.023   rd_a1<7>
    RAMB16_X1Y6.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.343ns logic, 1.023ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.24 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 38.474ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: state0_FSM_FFd53/SR
  Logical resource: state0_FSM_FFd53/SR
  Location pin: SLICE_X60Y77.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.474ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: state0_FSM_FFd53/SR
  Logical resource: state0_FSM_FFd53/SR
  Location pin: SLICE_X60Y77.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.474ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: state_FSM_FFd2/SR
  Logical resource: state_FSM_FFd2/SR
  Location pin: SLICE_X62Y73.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock1a = PERIOD TIMEGRP "clock1a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock1a = PERIOD TIMEGRP "clock1a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y104.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y104.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X67Y97.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock2a = PERIOD TIMEGRP "clock2a" TS_ov7670_pclk2 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock2a = PERIOD TIMEGRP "clock2a" TS_ov7670_pclk2 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y104.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y104.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X67Y97.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk3 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 776 paths analyzed, 436 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.317ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/we_reg (SLICE_X70Y51.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/we_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.136 - 0.180)
  Source Clock:         o_jc_0_OBUF falling at 10.000ns
  Destination Clock:    o_jc_0_OBUF rising at 20.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/we_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y105.XQ     Tcko                  0.591   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X70Y51.G3      net (fanout=17)       3.836   inst_ov7670capt1/latched_href
    SLICE_X70Y51.CLK     Tgck                  0.892   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg_mux00011
                                                       inst_ov7670capt1/we_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (1.483ns logic, 3.836ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_4 (SLICE_X61Y79.G2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.080 - 0.151)
  Source Clock:         o_jc_0_OBUF falling at 10.000ns
  Destination Clock:    o_jc_0_OBUF rising at 20.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y105.XQ     Tcko                  0.591   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X61Y79.G2      net (fanout=17)       3.767   inst_ov7670capt1/latched_href
    SLICE_X61Y79.CLK     Tgck                  0.837   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_mux0001<4>1
                                                       inst_ov7670capt1/d_latch_4
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.428ns logic, 3.767ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_5 (SLICE_X61Y79.F4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.863ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.080 - 0.151)
  Source Clock:         o_jc_0_OBUF falling at 10.000ns
  Destination Clock:    o_jc_0_OBUF rising at 20.000ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y105.XQ     Tcko                  0.591   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X61Y79.F4      net (fanout=17)       3.435   inst_ov7670capt1/latched_href
    SLICE_X61Y79.CLK     Tfck                  0.837   inst_ov7670capt1/d_latch<5>
                                                       inst_ov7670capt1/d_latch_mux0001<5>1
                                                       inst_ov7670capt1/d_latch_5
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (1.428ns logic, 3.435ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk3 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y8.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_11 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.744ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.108 - 0.102)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    o_jc_0_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_11 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y66.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_11
    RAMB16_X1Y8.DIA3     net (fanout=3)        0.396   inst_ov7670capt1/d_latch<11>
    RAMB16_X1Y8.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.348ns logic, 0.396ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y8.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_12 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.108 - 0.102)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    o_jc_0_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_12 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y67.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<13>
                                                       inst_ov7670capt1/d_latch_12
    RAMB16_X1Y8.DIA4     net (fanout=3)        0.529   inst_ov7670capt1/d_latch<12>
    RAMB16_X1Y8.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.344ns logic, 0.529ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y8.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.108 - 0.102)
  Source Clock:         o_jc_0_OBUF rising at 20.000ns
  Destination Clock:    o_jc_0_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y67.XQ      Tcko                  0.474   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_9
    RAMB16_X1Y8.DIA1     net (fanout=3)        0.602   inst_ov7670capt1/d_latch<9>
    RAMB16_X1Y8.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.348ns logic, 0.602ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk3 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y104.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y104.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X67Y97.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|     18.962ns|     30.792ns|            2|           60|         6274|        12885|
| TS_cc1                        |     41.667ns|    128.299ns|          N/A|           60|            0|        12885|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     20.000ns|      6.000ns|      3.192ns|            0|            0|            0|            0|
| TS_clock1a                    |     20.000ns|      3.192ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk2                |     20.000ns|      6.000ns|      3.192ns|            0|            0|            0|            0|
| TS_clock2a                    |     20.000ns|      3.192ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk3
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk3                |     20.000ns|      6.000ns|     11.317ns|            0|            0|            0|          776|
| TS_clock3a                    |     20.000ns|     11.317ns|          N/A|            0|            0|          776|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |   16.064|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.317|    5.413|         |         |
ov7670_pclk2   |   11.317|    5.413|         |         |
ov7670_pclk3   |   11.317|    5.413|         |         |
ov7670_pclk4   |   11.317|    5.413|         |         |
sw<0>          |   11.317|    5.413|         |         |
sw<1>          |   11.317|    5.413|         |         |
sw<2>          |   11.317|    5.413|         |         |
sw<3>          |   11.317|    5.413|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.317|    5.413|         |         |
ov7670_pclk2   |   11.317|    5.413|         |         |
ov7670_pclk3   |   11.317|    5.413|         |         |
ov7670_pclk4   |   11.317|    5.413|         |         |
sw<0>          |   11.317|    5.413|         |         |
sw<1>          |   11.317|    5.413|         |         |
sw<2>          |   11.317|    5.413|         |         |
sw<3>          |   11.317|    5.413|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.317|    5.413|         |         |
ov7670_pclk2   |   11.317|    5.413|         |         |
ov7670_pclk3   |   11.317|    5.413|         |         |
ov7670_pclk4   |   11.317|    5.413|         |         |
sw<0>          |   11.317|    5.413|         |         |
sw<1>          |   11.317|    5.413|         |         |
sw<2>          |   11.317|    5.413|         |         |
sw<3>          |   11.317|    5.413|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.317|    5.413|         |         |
ov7670_pclk2   |   11.317|    5.413|         |         |
ov7670_pclk3   |   11.317|    5.413|         |         |
ov7670_pclk4   |   11.317|    5.413|         |         |
sw<0>          |   11.317|    5.413|         |         |
sw<1>          |   11.317|    5.413|         |         |
sw<2>          |   11.317|    5.413|         |         |
sw<3>          |   11.317|    5.413|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.317|    5.413|         |         |
ov7670_pclk2   |   11.317|    5.413|         |         |
ov7670_pclk3   |   11.317|    5.413|         |         |
ov7670_pclk4   |   11.317|    5.413|         |         |
sw<0>          |   11.317|    5.413|         |         |
sw<1>          |   11.317|    5.413|         |         |
sw<2>          |   11.317|    5.413|         |         |
sw<3>          |   11.317|    5.413|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.317|    5.413|         |         |
ov7670_pclk2   |   11.317|    5.413|         |         |
ov7670_pclk3   |   11.317|    5.413|         |         |
ov7670_pclk4   |   11.317|    5.413|         |         |
sw<0>          |   11.317|    5.413|         |         |
sw<1>          |   11.317|    5.413|         |         |
sw<2>          |   11.317|    5.413|         |         |
sw<3>          |   11.317|    5.413|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.317|    5.413|         |         |
ov7670_pclk2   |   11.317|    5.413|         |         |
ov7670_pclk3   |   11.317|    5.413|         |         |
ov7670_pclk4   |   11.317|    5.413|         |         |
sw<0>          |   11.317|    5.413|         |         |
sw<1>          |   11.317|    5.413|         |         |
sw<2>          |   11.317|    5.413|         |         |
sw<3>          |   11.317|    5.413|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.317|    5.413|         |         |
ov7670_pclk2   |   11.317|    5.413|         |         |
ov7670_pclk3   |   11.317|    5.413|         |         |
ov7670_pclk4   |   11.317|    5.413|         |         |
sw<0>          |   11.317|    5.413|         |         |
sw<1>          |   11.317|    5.413|         |         |
sw<2>          |   11.317|    5.413|         |         |
sw<3>          |   11.317|    5.413|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 62  Score: 128920  (Setup/Max: 128920, Hold: 0)

Constraints cover 19935 paths, 0 nets, and 4713 connections

Design statistics:
   Minimum period: 128.299ns{1}   (Maximum frequency:   7.794MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 14 23:10:36 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 381 MB



