#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fabe00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1faba80 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1fd4a00 .functor NOT 1, L_0x1fffb80, C4<0>, C4<0>, C4<0>;
L_0x1fff960 .functor XOR 2, L_0x1fff820, L_0x1fff8c0, C4<00>, C4<00>;
L_0x1fffa70 .functor XOR 2, L_0x1fff960, L_0x1fff9d0, C4<00>, C4<00>;
v0x1ffc730_0 .net "Y1_dut", 0 0, L_0x1ffe270;  1 drivers
v0x1ffc7f0_0 .net "Y1_ref", 0 0, L_0x1fb0170;  1 drivers
v0x1ffc890_0 .net "Y3_dut", 0 0, L_0x1fff620;  1 drivers
v0x1ffc960_0 .net "Y3_ref", 0 0, L_0x1ffdcb0;  1 drivers
v0x1ffca30_0 .net *"_ivl_10", 1 0, L_0x1fff9d0;  1 drivers
v0x1ffcb20_0 .net *"_ivl_12", 1 0, L_0x1fffa70;  1 drivers
v0x1ffcbc0_0 .net *"_ivl_2", 1 0, L_0x1fff780;  1 drivers
v0x1ffcc80_0 .net *"_ivl_4", 1 0, L_0x1fff820;  1 drivers
v0x1ffcd60_0 .net *"_ivl_6", 1 0, L_0x1fff8c0;  1 drivers
v0x1ffce40_0 .net *"_ivl_8", 1 0, L_0x1fff960;  1 drivers
v0x1ffcf20_0 .var "clk", 0 0;
v0x1ffcfc0_0 .var/2u "stats1", 223 0;
v0x1ffd080_0 .var/2u "strobe", 0 0;
v0x1ffd140_0 .net "tb_match", 0 0, L_0x1fffb80;  1 drivers
v0x1ffd210_0 .net "tb_mismatch", 0 0, L_0x1fd4a00;  1 drivers
v0x1ffd2b0_0 .net "w", 0 0, v0x1ff9eb0_0;  1 drivers
v0x1ffd350_0 .net "y", 5 0, v0x1ff9f50_0;  1 drivers
L_0x1fff780 .concat [ 1 1 0 0], L_0x1ffdcb0, L_0x1fb0170;
L_0x1fff820 .concat [ 1 1 0 0], L_0x1ffdcb0, L_0x1fb0170;
L_0x1fff8c0 .concat [ 1 1 0 0], L_0x1fff620, L_0x1ffe270;
L_0x1fff9d0 .concat [ 1 1 0 0], L_0x1ffdcb0, L_0x1fb0170;
L_0x1fffb80 .cmp/eeq 2, L_0x1fff780, L_0x1fffa70;
S_0x1fc49e0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1faba80;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1fb0170 .functor AND 1, L_0x1ffd460, v0x1ff9eb0_0, C4<1>, C4<1>;
L_0x1fc56b0 .functor OR 1, L_0x1ffd620, L_0x1ffd6c0, C4<0>, C4<0>;
L_0x1fd4a70 .functor OR 1, L_0x1fc56b0, L_0x1ffd7e0, C4<0>, C4<0>;
L_0x1ffdb00 .functor OR 1, L_0x1fd4a70, L_0x1ffd950, C4<0>, C4<0>;
L_0x1ffdc40 .functor NOT 1, v0x1ff9eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1ffdcb0 .functor AND 1, L_0x1ffdb00, L_0x1ffdc40, C4<1>, C4<1>;
v0x1fd4b70_0 .net "Y1", 0 0, L_0x1fb0170;  alias, 1 drivers
v0x1fd4c10_0 .net "Y3", 0 0, L_0x1ffdcb0;  alias, 1 drivers
v0x1fb0280_0 .net *"_ivl_1", 0 0, L_0x1ffd460;  1 drivers
v0x1fb0350_0 .net *"_ivl_11", 0 0, L_0x1ffd7e0;  1 drivers
v0x1ff8ec0_0 .net *"_ivl_12", 0 0, L_0x1fd4a70;  1 drivers
v0x1ff8ff0_0 .net *"_ivl_15", 0 0, L_0x1ffd950;  1 drivers
v0x1ff90d0_0 .net *"_ivl_16", 0 0, L_0x1ffdb00;  1 drivers
v0x1ff91b0_0 .net *"_ivl_18", 0 0, L_0x1ffdc40;  1 drivers
v0x1ff9290_0 .net *"_ivl_5", 0 0, L_0x1ffd620;  1 drivers
v0x1ff9400_0 .net *"_ivl_7", 0 0, L_0x1ffd6c0;  1 drivers
v0x1ff94e0_0 .net *"_ivl_8", 0 0, L_0x1fc56b0;  1 drivers
v0x1ff95c0_0 .net "w", 0 0, v0x1ff9eb0_0;  alias, 1 drivers
v0x1ff9680_0 .net "y", 5 0, v0x1ff9f50_0;  alias, 1 drivers
L_0x1ffd460 .part v0x1ff9f50_0, 0, 1;
L_0x1ffd620 .part v0x1ff9f50_0, 1, 1;
L_0x1ffd6c0 .part v0x1ff9f50_0, 2, 1;
L_0x1ffd7e0 .part v0x1ff9f50_0, 4, 1;
L_0x1ffd950 .part v0x1ff9f50_0, 5, 1;
S_0x1ff97e0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1faba80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1ff9a40_0 .net "clk", 0 0, v0x1ffcf20_0;  1 drivers
v0x1ff9b20_0 .var/2s "errored1", 31 0;
v0x1ff9c00_0 .var/2s "onehot_error", 31 0;
v0x1ff9cc0_0 .net "tb_match", 0 0, L_0x1fffb80;  alias, 1 drivers
v0x1ff9d80_0 .var/2s "temp", 31 0;
v0x1ff9eb0_0 .var "w", 0 0;
v0x1ff9f50_0 .var "y", 5 0;
E_0x1fbef30/0 .event negedge, v0x1ff9a40_0;
E_0x1fbef30/1 .event posedge, v0x1ff9a40_0;
E_0x1fbef30 .event/or E_0x1fbef30/0, E_0x1fbef30/1;
S_0x1ffa050 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1faba80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
P_0x1ffa230 .param/l "A" 0 4 9, C4<000001>;
P_0x1ffa270 .param/l "B" 0 4 10, C4<000010>;
P_0x1ffa2b0 .param/l "C" 0 4 11, C4<000100>;
P_0x1ffa2f0 .param/l "D" 0 4 12, C4<001000>;
P_0x1ffa330 .param/l "E" 0 4 13, C4<010000>;
P_0x1ffa370 .param/l "F" 0 4 14, C4<100000>;
L_0x1ffdf40 .functor AND 1, L_0x1ffde50, v0x1ff9eb0_0, C4<1>, C4<1>;
L_0x1ffe0f0 .functor NOT 1, v0x1ff9eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1ffe160 .functor AND 1, L_0x1ffe000, L_0x1ffe0f0, C4<1>, C4<1>;
L_0x1ffe270 .functor OR 1, L_0x1ffdf40, L_0x1ffe160, C4<0>, C4<0>;
L_0x1ffe4f0 .functor NOT 1, v0x1ff9eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1ffe670 .functor AND 1, L_0x1ffe400, L_0x1ffe4f0, C4<1>, C4<1>;
L_0x1ffe8e0 .functor AND 1, L_0x1ffe7c0, v0x1ff9eb0_0, C4<1>, C4<1>;
L_0x1ffe9a0 .functor OR 1, L_0x1ffe670, L_0x1ffe8e0, C4<0>, C4<0>;
L_0x1ffec40 .functor NOT 1, v0x1ff9eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1ffecb0 .functor AND 1, L_0x1ffeb50, L_0x1ffec40, C4<1>, C4<1>;
L_0x1ffee20 .functor OR 1, L_0x1ffe9a0, L_0x1ffecb0, C4<0>, C4<0>;
L_0x1fff010 .functor NOT 1, v0x1ff9eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fff0f0 .functor AND 1, L_0x1ffeee0, L_0x1fff010, C4<1>, C4<1>;
L_0x1fff200 .functor OR 1, L_0x1ffee20, L_0x1fff0f0, C4<0>, C4<0>;
L_0x1fff080 .functor NOT 1, v0x1ff9eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fff480 .functor AND 1, L_0x1fff390, L_0x1fff080, C4<1>, C4<1>;
L_0x1fff620 .functor OR 1, L_0x1fff200, L_0x1fff480, C4<0>, C4<0>;
v0x1ffa720_0 .net "Y1", 0 0, L_0x1ffe270;  alias, 1 drivers
v0x1ffa7e0_0 .net "Y3", 0 0, L_0x1fff620;  alias, 1 drivers
L_0x7f1cc5196018 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x1ffa8a0_0 .net/2u *"_ivl_0", 5 0, L_0x7f1cc5196018;  1 drivers
v0x1ffa990_0 .net *"_ivl_10", 0 0, L_0x1ffe0f0;  1 drivers
v0x1ffaa70_0 .net *"_ivl_13", 0 0, L_0x1ffe160;  1 drivers
L_0x7f1cc51960a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x1ffab80_0 .net/2u *"_ivl_16", 5 0, L_0x7f1cc51960a8;  1 drivers
v0x1ffac60_0 .net *"_ivl_18", 0 0, L_0x1ffe400;  1 drivers
v0x1ffad20_0 .net *"_ivl_2", 0 0, L_0x1ffde50;  1 drivers
v0x1ffade0_0 .net *"_ivl_20", 0 0, L_0x1ffe4f0;  1 drivers
v0x1ffaf50_0 .net *"_ivl_23", 0 0, L_0x1ffe670;  1 drivers
L_0x7f1cc51960f0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x1ffb010_0 .net/2u *"_ivl_24", 5 0, L_0x7f1cc51960f0;  1 drivers
v0x1ffb0f0_0 .net *"_ivl_26", 0 0, L_0x1ffe7c0;  1 drivers
v0x1ffb1b0_0 .net *"_ivl_29", 0 0, L_0x1ffe8e0;  1 drivers
v0x1ffb270_0 .net *"_ivl_31", 0 0, L_0x1ffe9a0;  1 drivers
L_0x7f1cc5196138 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1ffb330_0 .net/2u *"_ivl_32", 5 0, L_0x7f1cc5196138;  1 drivers
v0x1ffb410_0 .net *"_ivl_34", 0 0, L_0x1ffeb50;  1 drivers
v0x1ffb4d0_0 .net *"_ivl_36", 0 0, L_0x1ffec40;  1 drivers
v0x1ffb5b0_0 .net *"_ivl_39", 0 0, L_0x1ffecb0;  1 drivers
v0x1ffb670_0 .net *"_ivl_41", 0 0, L_0x1ffee20;  1 drivers
L_0x7f1cc5196180 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1ffb730_0 .net/2u *"_ivl_42", 5 0, L_0x7f1cc5196180;  1 drivers
v0x1ffb810_0 .net *"_ivl_44", 0 0, L_0x1ffeee0;  1 drivers
v0x1ffb8d0_0 .net *"_ivl_46", 0 0, L_0x1fff010;  1 drivers
v0x1ffb9b0_0 .net *"_ivl_49", 0 0, L_0x1fff0f0;  1 drivers
v0x1ffba70_0 .net *"_ivl_5", 0 0, L_0x1ffdf40;  1 drivers
v0x1ffbb30_0 .net *"_ivl_51", 0 0, L_0x1fff200;  1 drivers
L_0x7f1cc51961c8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x1ffbbf0_0 .net/2u *"_ivl_52", 5 0, L_0x7f1cc51961c8;  1 drivers
v0x1ffbcd0_0 .net *"_ivl_54", 0 0, L_0x1fff390;  1 drivers
v0x1ffbd90_0 .net *"_ivl_56", 0 0, L_0x1fff080;  1 drivers
v0x1ffbe70_0 .net *"_ivl_59", 0 0, L_0x1fff480;  1 drivers
L_0x7f1cc5196060 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x1ffbf30_0 .net/2u *"_ivl_6", 5 0, L_0x7f1cc5196060;  1 drivers
v0x1ffc010_0 .net *"_ivl_8", 0 0, L_0x1ffe000;  1 drivers
v0x1ffc0d0_0 .net "w", 0 0, v0x1ff9eb0_0;  alias, 1 drivers
v0x1ffc170_0 .net "y", 5 0, v0x1ff9f50_0;  alias, 1 drivers
L_0x1ffde50 .cmp/eq 6, v0x1ff9f50_0, L_0x7f1cc5196018;
L_0x1ffe000 .cmp/eq 6, v0x1ff9f50_0, L_0x7f1cc5196060;
L_0x1ffe400 .cmp/eq 6, v0x1ff9f50_0, L_0x7f1cc51960a8;
L_0x1ffe7c0 .cmp/eq 6, v0x1ff9f50_0, L_0x7f1cc51960f0;
L_0x1ffeb50 .cmp/eq 6, v0x1ff9f50_0, L_0x7f1cc5196138;
L_0x1ffeee0 .cmp/eq 6, v0x1ff9f50_0, L_0x7f1cc5196180;
L_0x1fff390 .cmp/eq 6, v0x1ff9f50_0, L_0x7f1cc51961c8;
S_0x1ffc510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1faba80;
 .timescale -12 -12;
E_0x1fbea80 .event anyedge, v0x1ffd080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ffd080_0;
    %nor/r;
    %assign/vec4 v0x1ffd080_0, 0;
    %wait E_0x1fbea80;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ff97e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ff9b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ff9c00_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1ff97e0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbef30;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1ff9f50_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1ff9eb0_0, 0;
    %load/vec4 v0x1ff9cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff9c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ff9c00_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ff9b20_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fbef30;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1ff9d80_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1ff9d80_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1ff9d80_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1ff9d80_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1ff9d80_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1ff9d80_0;
    %pad/s 6;
    %assign/vec4 v0x1ff9f50_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1ff9eb0_0, 0;
    %load/vec4 v0x1ff9cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff9b20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ff9b20_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1ff9c00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1ff9b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1ff9c00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1ff9b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1faba80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffcf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffd080_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1faba80;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ffcf20_0;
    %inv;
    %store/vec4 v0x1ffcf20_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1faba80;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ff9a40_0, v0x1ffd210_0, v0x1ffd350_0, v0x1ffd2b0_0, v0x1ffc7f0_0, v0x1ffc730_0, v0x1ffc960_0, v0x1ffc890_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1faba80;
T_6 ;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1faba80;
T_7 ;
    %wait E_0x1fbef30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ffcfc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffcfc0_0, 4, 32;
    %load/vec4 v0x1ffd140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffcfc0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ffcfc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffcfc0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1ffc7f0_0;
    %load/vec4 v0x1ffc7f0_0;
    %load/vec4 v0x1ffc730_0;
    %xor;
    %load/vec4 v0x1ffc7f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffcfc0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffcfc0_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1ffc960_0;
    %load/vec4 v0x1ffc960_0;
    %load/vec4 v0x1ffc890_0;
    %xor;
    %load/vec4 v0x1ffc960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffcfc0_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1ffcfc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffcfc0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth0/human/2012_q2b/iter0/response0/top_module.sv";
