
Web_MMS_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001299c  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013ec  08012b20  08012b20  00022b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013f0c  08013f0c  000303d8  2**0
                  CONTENTS
  4 .ARM          00000008  08013f0c  08013f0c  00023f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013f14  08013f14  000303d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013f14  08013f14  00023f14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013f18  08013f18  00023f18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003d8  20000000  08013f1c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007814  200003d8  080142f4  000303d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  20007bec  080142f4  00037bec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000303d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003d292  00000000  00000000  00030401  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007cae  00000000  00000000  0006d693  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002470  00000000  00000000  00075348  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002108  00000000  00000000  000777b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00033c9d  00000000  00000000  000798c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002dcd1  00000000  00000000  000ad55d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f2ee5  00000000  00000000  000db22e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001ce113  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f80  00000000  00000000  001ce190  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200003d8 	.word	0x200003d8
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08012b08 	.word	0x08012b08

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200003dc 	.word	0x200003dc
 80001c0:	08012b08 	.word	0x08012b08

080001c4 <strlen>:
 80001c4:	4603      	mov	r3, r0
 80001c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ca:	2a00      	cmp	r2, #0
 80001cc:	d1fb      	bne.n	80001c6 <strlen+0x2>
 80001ce:	1a18      	subs	r0, r3, r0
 80001d0:	3801      	subs	r0, #1
 80001d2:	4770      	bx	lr

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b974 	b.w	80004d4 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	468c      	mov	ip, r1
 800020a:	4604      	mov	r4, r0
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d14b      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000212:	428a      	cmp	r2, r1
 8000214:	4615      	mov	r5, r2
 8000216:	d967      	bls.n	80002e8 <__udivmoddi4+0xe4>
 8000218:	fab2 f282 	clz	r2, r2
 800021c:	b14a      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 800021e:	f1c2 0720 	rsb	r7, r2, #32
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	fa20 f707 	lsr.w	r7, r0, r7
 800022a:	4095      	lsls	r5, r2
 800022c:	ea47 0c03 	orr.w	ip, r7, r3
 8000230:	4094      	lsls	r4, r2
 8000232:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000236:	fbbc f7fe 	udiv	r7, ip, lr
 800023a:	fa1f f885 	uxth.w	r8, r5
 800023e:	fb0e c317 	mls	r3, lr, r7, ip
 8000242:	fb07 f908 	mul.w	r9, r7, r8
 8000246:	0c21      	lsrs	r1, r4, #16
 8000248:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024c:	4599      	cmp	r9, r3
 800024e:	d909      	bls.n	8000264 <__udivmoddi4+0x60>
 8000250:	18eb      	adds	r3, r5, r3
 8000252:	f107 31ff 	add.w	r1, r7, #4294967295
 8000256:	f080 811c 	bcs.w	8000492 <__udivmoddi4+0x28e>
 800025a:	4599      	cmp	r9, r3
 800025c:	f240 8119 	bls.w	8000492 <__udivmoddi4+0x28e>
 8000260:	3f02      	subs	r7, #2
 8000262:	442b      	add	r3, r5
 8000264:	eba3 0309 	sub.w	r3, r3, r9
 8000268:	fbb3 f0fe 	udiv	r0, r3, lr
 800026c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000270:	fb00 f108 	mul.w	r1, r0, r8
 8000274:	b2a4      	uxth	r4, r4
 8000276:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027a:	42a1      	cmp	r1, r4
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	192c      	adds	r4, r5, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 8107 	bcs.w	8000496 <__udivmoddi4+0x292>
 8000288:	42a1      	cmp	r1, r4
 800028a:	f240 8104 	bls.w	8000496 <__udivmoddi4+0x292>
 800028e:	3802      	subs	r0, #2
 8000290:	442c      	add	r4, r5
 8000292:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000296:	2700      	movs	r7, #0
 8000298:	1a64      	subs	r4, r4, r1
 800029a:	b11e      	cbz	r6, 80002a4 <__udivmoddi4+0xa0>
 800029c:	2300      	movs	r3, #0
 800029e:	40d4      	lsrs	r4, r2
 80002a0:	e9c6 4300 	strd	r4, r3, [r6]
 80002a4:	4639      	mov	r1, r7
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xbe>
 80002ae:	2e00      	cmp	r6, #0
 80002b0:	f000 80ec 	beq.w	800048c <__udivmoddi4+0x288>
 80002b4:	2700      	movs	r7, #0
 80002b6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ba:	4638      	mov	r0, r7
 80002bc:	4639      	mov	r1, r7
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f783 	clz	r7, r3
 80002c6:	2f00      	cmp	r7, #0
 80002c8:	d148      	bne.n	800035c <__udivmoddi4+0x158>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd0>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fb 	bhi.w	80004ca <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469c      	mov	ip, r3
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa0>
 80002e2:	e9c6 4c00 	strd	r4, ip, [r6]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa0>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xe8>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 808f 	bne.w	8000414 <__udivmoddi4+0x210>
 80002f6:	2701      	movs	r7, #1
 80002f8:	1b49      	subs	r1, r1, r5
 80002fa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80002fe:	fa1f f985 	uxth.w	r9, r5
 8000302:	fbb1 fef8 	udiv	lr, r1, r8
 8000306:	fb08 111e 	mls	r1, r8, lr, r1
 800030a:	fb09 f00e 	mul.w	r0, r9, lr
 800030e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000312:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000316:	4298      	cmp	r0, r3
 8000318:	d907      	bls.n	800032a <__udivmoddi4+0x126>
 800031a:	18eb      	adds	r3, r5, r3
 800031c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000320:	d202      	bcs.n	8000328 <__udivmoddi4+0x124>
 8000322:	4298      	cmp	r0, r3
 8000324:	f200 80cd 	bhi.w	80004c2 <__udivmoddi4+0x2be>
 8000328:	468e      	mov	lr, r1
 800032a:	1a1b      	subs	r3, r3, r0
 800032c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000330:	fb08 3310 	mls	r3, r8, r0, r3
 8000334:	fb09 f900 	mul.w	r9, r9, r0
 8000338:	b2a4      	uxth	r4, r4
 800033a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800033e:	45a1      	cmp	r9, r4
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x14e>
 8000342:	192c      	adds	r4, r5, r4
 8000344:	f100 33ff 	add.w	r3, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x14c>
 800034a:	45a1      	cmp	r9, r4
 800034c:	f200 80b6 	bhi.w	80004bc <__udivmoddi4+0x2b8>
 8000350:	4618      	mov	r0, r3
 8000352:	eba4 0409 	sub.w	r4, r4, r9
 8000356:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800035a:	e79e      	b.n	800029a <__udivmoddi4+0x96>
 800035c:	f1c7 0520 	rsb	r5, r7, #32
 8000360:	40bb      	lsls	r3, r7
 8000362:	fa22 fc05 	lsr.w	ip, r2, r5
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa21 f405 	lsr.w	r4, r1, r5
 800036e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000372:	fbb4 f9fe 	udiv	r9, r4, lr
 8000376:	fa1f f88c 	uxth.w	r8, ip
 800037a:	fb0e 4419 	mls	r4, lr, r9, r4
 800037e:	fa20 f305 	lsr.w	r3, r0, r5
 8000382:	40b9      	lsls	r1, r7
 8000384:	fb09 fa08 	mul.w	sl, r9, r8
 8000388:	4319      	orrs	r1, r3
 800038a:	0c0b      	lsrs	r3, r1, #16
 800038c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000390:	45a2      	cmp	sl, r4
 8000392:	fa02 f207 	lsl.w	r2, r2, r7
 8000396:	fa00 f307 	lsl.w	r3, r0, r7
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b0>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2b4>
 80003a8:	45a2      	cmp	sl, r4
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2b4>
 80003ae:	f1a9 0902 	sub.w	r9, r9, #2
 80003b2:	4464      	add	r4, ip
 80003b4:	eba4 040a 	sub.w	r4, r4, sl
 80003b8:	fbb4 f0fe 	udiv	r0, r4, lr
 80003bc:	fb0e 4410 	mls	r4, lr, r0, r4
 80003c0:	fb00 fa08 	mul.w	sl, r0, r8
 80003c4:	b289      	uxth	r1, r1
 80003c6:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d908      	bls.n	80003e0 <__udivmoddi4+0x1dc>
 80003ce:	eb1c 0404 	adds.w	r4, ip, r4
 80003d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003d6:	d26b      	bcs.n	80004b0 <__udivmoddi4+0x2ac>
 80003d8:	45a2      	cmp	sl, r4
 80003da:	d969      	bls.n	80004b0 <__udivmoddi4+0x2ac>
 80003dc:	3802      	subs	r0, #2
 80003de:	4464      	add	r4, ip
 80003e0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e4:	fba0 8902 	umull	r8, r9, r0, r2
 80003e8:	eba4 040a 	sub.w	r4, r4, sl
 80003ec:	454c      	cmp	r4, r9
 80003ee:	4641      	mov	r1, r8
 80003f0:	46ce      	mov	lr, r9
 80003f2:	d354      	bcc.n	800049e <__udivmoddi4+0x29a>
 80003f4:	d051      	beq.n	800049a <__udivmoddi4+0x296>
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	d069      	beq.n	80004ce <__udivmoddi4+0x2ca>
 80003fa:	1a5a      	subs	r2, r3, r1
 80003fc:	eb64 040e 	sbc.w	r4, r4, lr
 8000400:	fa04 f505 	lsl.w	r5, r4, r5
 8000404:	fa22 f307 	lsr.w	r3, r2, r7
 8000408:	40fc      	lsrs	r4, r7
 800040a:	431d      	orrs	r5, r3
 800040c:	e9c6 5400 	strd	r5, r4, [r6]
 8000410:	2700      	movs	r7, #0
 8000412:	e747      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000414:	4095      	lsls	r5, r2
 8000416:	f1c2 0320 	rsb	r3, r2, #32
 800041a:	fa21 f003 	lsr.w	r0, r1, r3
 800041e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000422:	fbb0 f7f8 	udiv	r7, r0, r8
 8000426:	fa1f f985 	uxth.w	r9, r5
 800042a:	fb08 0017 	mls	r0, r8, r7, r0
 800042e:	fa24 f303 	lsr.w	r3, r4, r3
 8000432:	4091      	lsls	r1, r2
 8000434:	fb07 fc09 	mul.w	ip, r7, r9
 8000438:	430b      	orrs	r3, r1
 800043a:	0c19      	lsrs	r1, r3, #16
 800043c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000440:	458c      	cmp	ip, r1
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d907      	bls.n	8000458 <__udivmoddi4+0x254>
 8000448:	1869      	adds	r1, r5, r1
 800044a:	f107 30ff 	add.w	r0, r7, #4294967295
 800044e:	d231      	bcs.n	80004b4 <__udivmoddi4+0x2b0>
 8000450:	458c      	cmp	ip, r1
 8000452:	d92f      	bls.n	80004b4 <__udivmoddi4+0x2b0>
 8000454:	3f02      	subs	r7, #2
 8000456:	4429      	add	r1, r5
 8000458:	eba1 010c 	sub.w	r1, r1, ip
 800045c:	fbb1 f0f8 	udiv	r0, r1, r8
 8000460:	fb08 1c10 	mls	ip, r8, r0, r1
 8000464:	fb00 fe09 	mul.w	lr, r0, r9
 8000468:	b299      	uxth	r1, r3
 800046a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046e:	458e      	cmp	lr, r1
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x27e>
 8000472:	1869      	adds	r1, r5, r1
 8000474:	f100 33ff 	add.w	r3, r0, #4294967295
 8000478:	d218      	bcs.n	80004ac <__udivmoddi4+0x2a8>
 800047a:	458e      	cmp	lr, r1
 800047c:	d916      	bls.n	80004ac <__udivmoddi4+0x2a8>
 800047e:	3802      	subs	r0, #2
 8000480:	4429      	add	r1, r5
 8000482:	eba1 010e 	sub.w	r1, r1, lr
 8000486:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048a:	e73a      	b.n	8000302 <__udivmoddi4+0xfe>
 800048c:	4637      	mov	r7, r6
 800048e:	4630      	mov	r0, r6
 8000490:	e708      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000492:	460f      	mov	r7, r1
 8000494:	e6e6      	b.n	8000264 <__udivmoddi4+0x60>
 8000496:	4618      	mov	r0, r3
 8000498:	e6fb      	b.n	8000292 <__udivmoddi4+0x8e>
 800049a:	4543      	cmp	r3, r8
 800049c:	d2ab      	bcs.n	80003f6 <__udivmoddi4+0x1f2>
 800049e:	ebb8 0102 	subs.w	r1, r8, r2
 80004a2:	eb69 020c 	sbc.w	r2, r9, ip
 80004a6:	3801      	subs	r0, #1
 80004a8:	4696      	mov	lr, r2
 80004aa:	e7a4      	b.n	80003f6 <__udivmoddi4+0x1f2>
 80004ac:	4618      	mov	r0, r3
 80004ae:	e7e8      	b.n	8000482 <__udivmoddi4+0x27e>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e795      	b.n	80003e0 <__udivmoddi4+0x1dc>
 80004b4:	4607      	mov	r7, r0
 80004b6:	e7cf      	b.n	8000458 <__udivmoddi4+0x254>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b0>
 80004bc:	3802      	subs	r0, #2
 80004be:	442c      	add	r4, r5
 80004c0:	e747      	b.n	8000352 <__udivmoddi4+0x14e>
 80004c2:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c6:	442b      	add	r3, r5
 80004c8:	e72f      	b.n	800032a <__udivmoddi4+0x126>
 80004ca:	4638      	mov	r0, r7
 80004cc:	e707      	b.n	80002de <__udivmoddi4+0xda>
 80004ce:	4637      	mov	r7, r6
 80004d0:	e6e8      	b.n	80002a4 <__udivmoddi4+0xa0>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004dc:	4b04      	ldr	r3, [pc, #16]	; (80004f0 <__NVIC_GetPriorityGrouping+0x18>)
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	0a1b      	lsrs	r3, r3, #8
 80004e2:	f003 0307 	and.w	r3, r3, #7
}
 80004e6:	4618      	mov	r0, r3
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bc80      	pop	{r7}
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	e000ed00 	.word	0xe000ed00

080004f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	2b00      	cmp	r3, #0
 8000504:	db0b      	blt.n	800051e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	f003 021f 	and.w	r2, r3, #31
 800050c:	4906      	ldr	r1, [pc, #24]	; (8000528 <__NVIC_EnableIRQ+0x34>)
 800050e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000512:	095b      	lsrs	r3, r3, #5
 8000514:	2001      	movs	r0, #1
 8000516:	fa00 f202 	lsl.w	r2, r0, r2
 800051a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800051e:	bf00      	nop
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr
 8000528:	e000e100 	.word	0xe000e100

0800052c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	4603      	mov	r3, r0
 8000534:	6039      	str	r1, [r7, #0]
 8000536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053c:	2b00      	cmp	r3, #0
 800053e:	db0a      	blt.n	8000556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000540:	683b      	ldr	r3, [r7, #0]
 8000542:	b2da      	uxtb	r2, r3
 8000544:	490c      	ldr	r1, [pc, #48]	; (8000578 <__NVIC_SetPriority+0x4c>)
 8000546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054a:	0112      	lsls	r2, r2, #4
 800054c:	b2d2      	uxtb	r2, r2
 800054e:	440b      	add	r3, r1
 8000550:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000554:	e00a      	b.n	800056c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000556:	683b      	ldr	r3, [r7, #0]
 8000558:	b2da      	uxtb	r2, r3
 800055a:	4908      	ldr	r1, [pc, #32]	; (800057c <__NVIC_SetPriority+0x50>)
 800055c:	79fb      	ldrb	r3, [r7, #7]
 800055e:	f003 030f 	and.w	r3, r3, #15
 8000562:	3b04      	subs	r3, #4
 8000564:	0112      	lsls	r2, r2, #4
 8000566:	b2d2      	uxtb	r2, r2
 8000568:	440b      	add	r3, r1
 800056a:	761a      	strb	r2, [r3, #24]
}
 800056c:	bf00      	nop
 800056e:	370c      	adds	r7, #12
 8000570:	46bd      	mov	sp, r7
 8000572:	bc80      	pop	{r7}
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000e100 	.word	0xe000e100
 800057c:	e000ed00 	.word	0xe000ed00

08000580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000580:	b480      	push	{r7}
 8000582:	b089      	sub	sp, #36	; 0x24
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	f003 0307 	and.w	r3, r3, #7
 8000592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000594:	69fb      	ldr	r3, [r7, #28]
 8000596:	f1c3 0307 	rsb	r3, r3, #7
 800059a:	2b04      	cmp	r3, #4
 800059c:	bf28      	it	cs
 800059e:	2304      	movcs	r3, #4
 80005a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005a2:	69fb      	ldr	r3, [r7, #28]
 80005a4:	3304      	adds	r3, #4
 80005a6:	2b06      	cmp	r3, #6
 80005a8:	d902      	bls.n	80005b0 <NVIC_EncodePriority+0x30>
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	3b03      	subs	r3, #3
 80005ae:	e000      	b.n	80005b2 <NVIC_EncodePriority+0x32>
 80005b0:	2300      	movs	r3, #0
 80005b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b4:	f04f 32ff 	mov.w	r2, #4294967295
 80005b8:	69bb      	ldr	r3, [r7, #24]
 80005ba:	fa02 f303 	lsl.w	r3, r2, r3
 80005be:	43da      	mvns	r2, r3
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	401a      	ands	r2, r3
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005c8:	f04f 31ff 	mov.w	r1, #4294967295
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	fa01 f303 	lsl.w	r3, r1, r3
 80005d2:	43d9      	mvns	r1, r3
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d8:	4313      	orrs	r3, r2
         );
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3724      	adds	r7, #36	; 0x24
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr

080005e4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f043 0201 	orr.w	r2, r3, #1
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	601a      	str	r2, [r3, #0]
}
 80005f8:	bf00      	nop
 80005fa:	370c      	adds	r7, #12
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bc80      	pop	{r7}
 8000600:	4770      	bx	lr

08000602 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000602:	b480      	push	{r7}
 8000604:	b083      	sub	sp, #12
 8000606:	af00      	add	r7, sp, #0
 8000608:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	601a      	str	r2, [r3, #0]
}
 8000616:	bf00      	nop
 8000618:	370c      	adds	r7, #12
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr

08000620 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	689b      	ldr	r3, [r3, #8]
 800062e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000632:	f023 0307 	bic.w	r3, r3, #7
 8000636:	683a      	ldr	r2, [r7, #0]
 8000638:	431a      	orrs	r2, r3
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	609a      	str	r2, [r3, #8]
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr

08000648 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000648:	b480      	push	{r7}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	431a      	orrs	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	605a      	str	r2, [r3, #4]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr

0800066c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	609a      	str	r2, [r3, #8]
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr

0800068a <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800068a:	b480      	push	{r7}
 800068c:	b083      	sub	sp, #12
 800068e:	af00      	add	r7, sp, #0
 8000690:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	f06f 0201 	mvn.w	r2, #1
 8000698:	611a      	str	r2, [r3, #16]
}
 800069a:	bf00      	nop
 800069c:	370c      	adds	r7, #12
 800069e:	46bd      	mov	sp, r7
 80006a0:	bc80      	pop	{r7}
 80006a2:	4770      	bx	lr

080006a4 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b083      	sub	sp, #12
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	68db      	ldr	r3, [r3, #12]
 80006b0:	f043 0201 	orr.w	r2, r3, #1
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	60da      	str	r2, [r3, #12]
}
 80006b8:	bf00      	nop
 80006ba:	370c      	adds	r7, #12
 80006bc:	46bd      	mov	sp, r7
 80006be:	bc80      	pop	{r7}
 80006c0:	4770      	bx	lr
	...

080006c4 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80006cc:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006d0:	4907      	ldr	r1, [pc, #28]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80006d8:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80006da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4013      	ands	r3, r2
 80006e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006e2:	68fb      	ldr	r3, [r7, #12]
}
 80006e4:	bf00      	nop
 80006e6:	3714      	adds	r7, #20
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40023800 	.word	0x40023800

080006f4 <HAL_GPIO_EXTI_Callback>:
			adcValue[1], adcValue[2], adcValue[3]);
	CDC_Transmit_FS(buf, strlen(buf));
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin & STROBE0_Pin)
 80006fe:	88fb      	ldrh	r3, [r7, #6]
 8000700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000704:	2b00      	cmp	r3, #0
 8000706:	d006      	beq.n	8000716 <HAL_GPIO_EXTI_Callback+0x22>
	{
		stb0 = 1;
 8000708:	4b14      	ldr	r3, [pc, #80]	; (800075c <HAL_GPIO_EXTI_Callback+0x68>)
 800070a:	2201      	movs	r2, #1
 800070c:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800070e:	2101      	movs	r1, #1
 8000710:	4813      	ldr	r0, [pc, #76]	; (8000760 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000712:	f003 fd6e 	bl	80041f2 <HAL_GPIO_TogglePin>
	}
	if (GPIO_Pin & STROBE1_Pin)
 8000716:	88fb      	ldrh	r3, [r7, #6]
 8000718:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800071c:	2b00      	cmp	r3, #0
 800071e:	d006      	beq.n	800072e <HAL_GPIO_EXTI_Callback+0x3a>
	{
		stb1 = 1;
 8000720:	4b10      	ldr	r3, [pc, #64]	; (8000764 <HAL_GPIO_EXTI_Callback+0x70>)
 8000722:	2201      	movs	r2, #1
 8000724:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000726:	2180      	movs	r1, #128	; 0x80
 8000728:	480d      	ldr	r0, [pc, #52]	; (8000760 <HAL_GPIO_EXTI_Callback+0x6c>)
 800072a:	f003 fd62 	bl	80041f2 <HAL_GPIO_TogglePin>
	}
	if (GPIO_Pin == STROBE_CHK_Pin)
 800072e:	88fb      	ldrh	r3, [r7, #6]
 8000730:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000734:	d10d      	bne.n	8000752 <HAL_GPIO_EXTI_Callback+0x5e>
	{
		stb_all = 1;
 8000736:	4b0c      	ldr	r3, [pc, #48]	; (8000768 <HAL_GPIO_EXTI_Callback+0x74>)
 8000738:	2201      	movs	r2, #1
 800073a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800073c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000740:	4807      	ldr	r0, [pc, #28]	; (8000760 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000742:	f003 fd56 	bl	80041f2 <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
 8000746:	2201      	movs	r2, #1
 8000748:	f44f 7100 	mov.w	r1, #512	; 0x200
 800074c:	4807      	ldr	r0, [pc, #28]	; (800076c <HAL_GPIO_EXTI_Callback+0x78>)
 800074e:	f003 fd38 	bl	80041c2 <HAL_GPIO_WritePin>
	}
}
 8000752:	bf00      	nop
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	200003fc 	.word	0x200003fc
 8000760:	40020400 	.word	0x40020400
 8000764:	200003fd 	.word	0x200003fd
 8000768:	200003fe 	.word	0x200003fe
 800076c:	40021000 	.word	0x40021000

08000770 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000776:	f001 f96b 	bl	8001a50 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800077a:	f000 f911 	bl	80009a0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800077e:	f000 fb0d 	bl	8000d9c <MX_GPIO_Init>
	MX_DMA_Init();
 8000782:	f000 fabd 	bl	8000d00 <MX_DMA_Init>
	MX_USART3_UART_Init();
 8000786:	f000 fa91 	bl	8000cac <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 800078a:	f010 f9c1 	bl	8010b10 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 800078e:	f000 f9f5 	bl	8000b7c <MX_TIM3_Init>
	MX_ADC1_Init();
 8000792:	f000 f94d 	bl	8000a30 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 8000796:	f000 f99b 	bl	8000ad0 <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 800079a:	f000 fa2f 	bl	8000bfc <MX_TIM8_Init>
	MX_FATFS_Init();
 800079e:	f009 fd57 	bl	800a250 <MX_FATFS_Init>
	MX_LWIP_Init();
 80007a2:	f009 fe3f 	bl	800a424 <MX_LWIP_Init>
	MX_SPI2_Init();
 80007a6:	f000 f9b3 	bl	8000b10 <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 80007aa:	4868      	ldr	r0, [pc, #416]	; (800094c <main+0x1dc>)
 80007ac:	f7ff ff7a 	bl	80006a4 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1);
 80007b0:	2100      	movs	r1, #0
 80007b2:	4867      	ldr	r0, [pc, #412]	; (8000950 <main+0x1e0>)
 80007b4:	f007 f94b 	bl	8007a4e <HAL_TIM_Encoder_Start>
	udp_echoserver_init();
 80007b8:	f001 f8ca 	bl	8001950 <udp_echoserver_init>
	int temp = 0;
 80007bc:	2300      	movs	r3, #0
 80007be:	607b      	str	r3, [r7, #4]
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 80007c0:	4b64      	ldr	r3, [pc, #400]	; (8000954 <main+0x1e4>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 80007c6:	4b64      	ldr	r3, [pc, #400]	; (8000958 <main+0x1e8>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	701a      	strb	r2, [r3, #0]

		/* USER CODE BEGIN 3 */

		//udp_sendto_if(pcb, p, dst_ip, dst_port, netif)
		//udp_recv(pcb, recv, recv_arg)
		MX_LWIP_Process();
 80007cc:	f009 ff5c 	bl	800a688 <MX_LWIP_Process>
		 {
		 HAL_Delay(1);
		 CDC_Transmit_FS(buf, len);
		 }
		 */
		if (udp_data == 'i')
 80007d0:	4b62      	ldr	r3, [pc, #392]	; (800095c <main+0x1ec>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b69      	cmp	r3, #105	; 0x69
 80007d6:	d10a      	bne.n	80007ee <main+0x7e>
		{
			udp_data = 0;
 80007d8:	4b60      	ldr	r3, [pc, #384]	; (800095c <main+0x1ec>)
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
			udpIntput = 1;
 80007de:	4b60      	ldr	r3, [pc, #384]	; (8000960 <main+0x1f0>)
 80007e0:	2201      	movs	r2, #1
 80007e2:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "INPUT MODE Activated\r\n", 22);
 80007e4:	2116      	movs	r1, #22
 80007e6:	485f      	ldr	r0, [pc, #380]	; (8000964 <main+0x1f4>)
 80007e8:	f010 fb96 	bl	8010f18 <CDC_Transmit_FS>
 80007ec:	e009      	b.n	8000802 <main+0x92>
		}
		else if (udp_data == 's')
 80007ee:	4b5b      	ldr	r3, [pc, #364]	; (800095c <main+0x1ec>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	2b73      	cmp	r3, #115	; 0x73
 80007f4:	d105      	bne.n	8000802 <main+0x92>
		{
			udp_data = 0;
 80007f6:	4b59      	ldr	r3, [pc, #356]	; (800095c <main+0x1ec>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	701a      	strb	r2, [r3, #0]
			udpIntput = 0;
 80007fc:	4b58      	ldr	r3, [pc, #352]	; (8000960 <main+0x1f0>)
 80007fe:	2200      	movs	r2, #0
 8000800:	701a      	strb	r2, [r3, #0]
			//CDC_Transmit_FS((uint8_t*) "INPUT MODE STOP\r\n", 17);
			//CDC_Transmit_FS(encoderTargetCount, 10);
		}
		if (udp_flag)
 8000802:	4b59      	ldr	r3, [pc, #356]	; (8000968 <main+0x1f8>)
 8000804:	781b      	ldrb	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d008      	beq.n	800081c <main+0xac>
		{
			encoderTargetCount = atoi(&udp_data);
 800080a:	4854      	ldr	r0, [pc, #336]	; (800095c <main+0x1ec>)
 800080c:	f010 ffc4 	bl	8011798 <atoi>
 8000810:	4602      	mov	r2, r0
 8000812:	4b56      	ldr	r3, [pc, #344]	; (800096c <main+0x1fc>)
 8000814:	601a      	str	r2, [r3, #0]
			udp_flag = 0;
 8000816:	4b54      	ldr	r3, [pc, #336]	; (8000968 <main+0x1f8>)
 8000818:	2200      	movs	r2, #0
 800081a:	701a      	strb	r2, [r3, #0]
		}

		// Status View
		if (UFlag == 1)
 800081c:	4b4d      	ldr	r3, [pc, #308]	; (8000954 <main+0x1e4>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d118      	bne.n	8000856 <main+0xe6>
		{
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 8000824:	211a      	movs	r1, #26
 8000826:	4852      	ldr	r0, [pc, #328]	; (8000970 <main+0x200>)
 8000828:	f010 fb76 	bl	8010f18 <CDC_Transmit_FS>
			while (!EnterFlag)
 800082c:	bf00      	nop
 800082e:	4b51      	ldr	r3, [pc, #324]	; (8000974 <main+0x204>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0fb      	beq.n	800082e <main+0xbe>
			{
			}
			EnterFlag = 0;
 8000836:	4b4f      	ldr	r3, [pc, #316]	; (8000974 <main+0x204>)
 8000838:	2200      	movs	r2, #0
 800083a:	701a      	strb	r2, [r3, #0]
			encoderTargetCount = atoi(URxbuf);
 800083c:	484e      	ldr	r0, [pc, #312]	; (8000978 <main+0x208>)
 800083e:	f010 ffab 	bl	8011798 <atoi>
 8000842:	4602      	mov	r2, r0
 8000844:	4b49      	ldr	r3, [pc, #292]	; (800096c <main+0x1fc>)
 8000846:	601a      	str	r2, [r3, #0]
			UFlag = 0;
 8000848:	4b42      	ldr	r3, [pc, #264]	; (8000954 <main+0x1e4>)
 800084a:	2200      	movs	r2, #0
 800084c:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 800084e:	4b42      	ldr	r3, [pc, #264]	; (8000958 <main+0x1e8>)
 8000850:	2200      	movs	r2, #0
 8000852:	701a      	strb	r2, [r3, #0]
 8000854:	e01e      	b.n	8000894 <main+0x124>
		}
		else if (UFlag == 2)
 8000856:	4b3f      	ldr	r3, [pc, #252]	; (8000954 <main+0x1e4>)
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	2b02      	cmp	r3, #2
 800085c:	d11a      	bne.n	8000894 <main+0x124>
		{
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 800085e:	4b43      	ldr	r3, [pc, #268]	; (800096c <main+0x1fc>)
 8000860:	681a      	ldr	r2, [r3, #0]
					"Auto triggering= %s\r\n", encoderTargetCount,
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 8000862:	4b3d      	ldr	r3, [pc, #244]	; (8000958 <main+0x1e8>)
 8000864:	781b      	ldrb	r3, [r3, #0]
			sprintf(UTxbuf, "EncoderTargetCount= %d\r\n"
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <main+0xfe>
 800086a:	4b44      	ldr	r3, [pc, #272]	; (800097c <main+0x20c>)
 800086c:	e000      	b.n	8000870 <main+0x100>
 800086e:	4b44      	ldr	r3, [pc, #272]	; (8000980 <main+0x210>)
 8000870:	4944      	ldr	r1, [pc, #272]	; (8000984 <main+0x214>)
 8000872:	4845      	ldr	r0, [pc, #276]	; (8000988 <main+0x218>)
 8000874:	f011 f8b8 	bl	80119e8 <siprintf>
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 8000878:	4843      	ldr	r0, [pc, #268]	; (8000988 <main+0x218>)
 800087a:	f7ff fca3 	bl	80001c4 <strlen>
 800087e:	4603      	mov	r3, r0
 8000880:	4619      	mov	r1, r3
 8000882:	4841      	ldr	r0, [pc, #260]	; (8000988 <main+0x218>)
 8000884:	f010 fb48 	bl	8010f18 <CDC_Transmit_FS>
			UFlag = 0;
 8000888:	4b32      	ldr	r3, [pc, #200]	; (8000954 <main+0x1e4>)
 800088a:	2200      	movs	r2, #0
 800088c:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 800088e:	4b32      	ldr	r3, [pc, #200]	; (8000958 <main+0x1e8>)
 8000890:	2200      	movs	r2, #0
 8000892:	701a      	strb	r2, [r3, #0]
		}

		// ENCODER Counting
		if ((A_PLS_CNT % 2) == 1)
 8000894:	4b3d      	ldr	r3, [pc, #244]	; (800098c <main+0x21c>)
 8000896:	f9b3 3000 	ldrsh.w	r3, [r3]
 800089a:	2b00      	cmp	r3, #0
 800089c:	f003 0301 	and.w	r3, r3, #1
 80008a0:	bfb8      	it	lt
 80008a2:	425b      	neglt	r3, r3
 80008a4:	b21b      	sxth	r3, r3
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d105      	bne.n	80008b6 <main+0x146>
		{
			HAL_GPIO_WritePin(ENCODER_Z_GPIO_Port, ENCODER_A_Pin, SET);
 80008aa:	2201      	movs	r2, #1
 80008ac:	2140      	movs	r1, #64	; 0x40
 80008ae:	4838      	ldr	r0, [pc, #224]	; (8000990 <main+0x220>)
 80008b0:	f003 fc87 	bl	80041c2 <HAL_GPIO_WritePin>
 80008b4:	e004      	b.n	80008c0 <main+0x150>
		}
		else
		{
			HAL_GPIO_WritePin(ENCODER_Z_GPIO_Port, ENCODER_A_Pin, RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2140      	movs	r1, #64	; 0x40
 80008ba:	4835      	ldr	r0, [pc, #212]	; (8000990 <main+0x220>)
 80008bc:	f003 fc81 	bl	80041c2 <HAL_GPIO_WritePin>
		}

		// AUTO MODE
		if (bFlag == 1)
 80008c0:	4b25      	ldr	r3, [pc, #148]	; (8000958 <main+0x1e8>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d081      	beq.n	80007cc <main+0x5c>
		{
			A_PLS_CNT = TIM8->CNT;
 80008c8:	4b32      	ldr	r3, [pc, #200]	; (8000994 <main+0x224>)
 80008ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008cc:	b21a      	sxth	r2, r3
 80008ce:	4b2f      	ldr	r3, [pc, #188]	; (800098c <main+0x21c>)
 80008d0:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= encoderTargetCount)
 80008d2:	4b2e      	ldr	r3, [pc, #184]	; (800098c <main+0x21c>)
 80008d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008d8:	461a      	mov	r2, r3
 80008da:	4b24      	ldr	r3, [pc, #144]	; (800096c <main+0x1fc>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	429a      	cmp	r2, r3
 80008e0:	db14      	blt.n	800090c <main+0x19c>
			{
				TIM8->CNT = 0;
 80008e2:	4b2c      	ldr	r3, [pc, #176]	; (8000994 <main+0x224>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	625a      	str	r2, [r3, #36]	; 0x24
				HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	2110      	movs	r1, #16
 80008ec:	4828      	ldr	r0, [pc, #160]	; (8000990 <main+0x220>)
 80008ee:	f003 fc68 	bl	80041c2 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008f8:	4827      	ldr	r0, [pc, #156]	; (8000998 <main+0x228>)
 80008fa:	f003 fc62 	bl	80041c2 <HAL_GPIO_WritePin>
				LL_TIM_ClearFlag_UPDATE(TIM3);
 80008fe:	4813      	ldr	r0, [pc, #76]	; (800094c <main+0x1dc>)
 8000900:	f7ff fec3 	bl	800068a <LL_TIM_ClearFlag_UPDATE>
				LL_TIM_EnableCounter(TIM3);
 8000904:	4811      	ldr	r0, [pc, #68]	; (800094c <main+0x1dc>)
 8000906:	f7ff fe6d 	bl	80005e4 <LL_TIM_EnableCounter>
 800090a:	e00a      	b.n	8000922 <main+0x1b2>
			}
			else if (A_PLS_CNT <= 0)	//else if (flag == 1)
 800090c:	4b1f      	ldr	r3, [pc, #124]	; (800098c <main+0x21c>)
 800090e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000912:	2b00      	cmp	r3, #0
 8000914:	dc05      	bgt.n	8000922 <main+0x1b2>
			{
				A_PLS_CNT = 0;
 8000916:	4b1d      	ldr	r3, [pc, #116]	; (800098c <main+0x21c>)
 8000918:	2200      	movs	r2, #0
 800091a:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 800091c:	4b1d      	ldr	r3, [pc, #116]	; (8000994 <main+0x224>)
 800091e:	2200      	movs	r2, #0
 8000920:	625a      	str	r2, [r3, #36]	; 0x24
			}
			sprintf(UTxbuf, "A_PLS_CNT = %d\r\n", A_PLS_CNT);
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <main+0x21c>)
 8000924:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000928:	461a      	mov	r2, r3
 800092a:	491c      	ldr	r1, [pc, #112]	; (800099c <main+0x22c>)
 800092c:	4816      	ldr	r0, [pc, #88]	; (8000988 <main+0x218>)
 800092e:	f011 f85b 	bl	80119e8 <siprintf>
			CDC_Transmit_FS(UTxbuf, strlen(UTxbuf));
 8000932:	4815      	ldr	r0, [pc, #84]	; (8000988 <main+0x218>)
 8000934:	f7ff fc46 	bl	80001c4 <strlen>
 8000938:	4603      	mov	r3, r0
 800093a:	4619      	mov	r1, r3
 800093c:	4812      	ldr	r0, [pc, #72]	; (8000988 <main+0x218>)
 800093e:	f010 faeb 	bl	8010f18 <CDC_Transmit_FS>
			HAL_Delay(100);
 8000942:	2064      	movs	r0, #100	; 0x64
 8000944:	f001 f8f2 	bl	8001b2c <HAL_Delay>
		MX_LWIP_Process();
 8000948:	e740      	b.n	80007cc <main+0x5c>
 800094a:	bf00      	nop
 800094c:	40000400 	.word	0x40000400
 8000950:	200006c8 	.word	0x200006c8
 8000954:	200003fa 	.word	0x200003fa
 8000958:	200003f4 	.word	0x200003f4
 800095c:	20000a29 	.word	0x20000a29
 8000960:	200003ff 	.word	0x200003ff
 8000964:	08012b44 	.word	0x08012b44
 8000968:	20000a28 	.word	0x20000a28
 800096c:	20000000 	.word	0x20000000
 8000970:	08012b5c 	.word	0x08012b5c
 8000974:	200003fb 	.word	0x200003fb
 8000978:	200072c8 	.word	0x200072c8
 800097c:	08012b78 	.word	0x08012b78
 8000980:	08012b84 	.word	0x08012b84
 8000984:	08012b90 	.word	0x08012b90
 8000988:	20000548 	.word	0x20000548
 800098c:	200003f6 	.word	0x200003f6
 8000990:	40021800 	.word	0x40021800
 8000994:	40010400 	.word	0x40010400
 8000998:	40021000 	.word	0x40021000
 800099c:	08012bc0 	.word	0x08012bc0

080009a0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b092      	sub	sp, #72	; 0x48
 80009a4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80009a6:	f107 0318 	add.w	r3, r7, #24
 80009aa:	2230      	movs	r2, #48	; 0x30
 80009ac:	2100      	movs	r1, #0
 80009ae:	4618      	mov	r0, r3
 80009b0:	f010 ff44 	bl	801183c <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	605a      	str	r2, [r3, #4]
 80009bc:	609a      	str	r2, [r3, #8]
 80009be:	60da      	str	r2, [r3, #12]
 80009c0:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009c2:	2302      	movs	r3, #2
 80009c4:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009c6:	2301      	movs	r3, #1
 80009c8:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009ca:	2310      	movs	r3, #16
 80009cc:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ce:	2302      	movs	r3, #2
 80009d0:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009d2:	2300      	movs	r3, #0
 80009d4:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 80009d6:	230d      	movs	r3, #13
 80009d8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 80009da:	23c3      	movs	r3, #195	; 0xc3
 80009dc:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009de:	2302      	movs	r3, #2
 80009e0:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 80009e2:	2305      	movs	r3, #5
 80009e4:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e6:	f107 0318 	add.w	r3, r7, #24
 80009ea:	4618      	mov	r0, r3
 80009ec:	f004 fd8e 	bl	800550c <HAL_RCC_OscConfig>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <SystemClock_Config+0x5a>
	{
		Error_Handler();
 80009f6:	f000 faeb 	bl	8000fd0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80009fa:	230f      	movs	r3, #15
 80009fc:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009fe:	2302      	movs	r3, #2
 8000a00:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a02:	2300      	movs	r3, #0
 8000a04:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a06:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a0a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a10:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	2103      	movs	r1, #3
 8000a16:	4618      	mov	r0, r3
 8000a18:	f004 ffe2 	bl	80059e0 <HAL_RCC_ClockConfig>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <SystemClock_Config+0x86>
	{
		Error_Handler();
 8000a22:	f000 fad5 	bl	8000fd0 <Error_Handler>
	}
}
 8000a26:	bf00      	nop
 8000a28:	3748      	adds	r7, #72	; 0x48
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
	...

08000a30 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 8000a36:	463b      	mov	r3, r7
 8000a38:	2200      	movs	r2, #0
 8000a3a:	601a      	str	r2, [r3, #0]
 8000a3c:	605a      	str	r2, [r3, #4]
 8000a3e:	609a      	str	r2, [r3, #8]
 8000a40:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8000a42:	4b20      	ldr	r3, [pc, #128]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a44:	4a20      	ldr	r2, [pc, #128]	; (8000ac8 <MX_ADC1_Init+0x98>)
 8000a46:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a48:	4b1e      	ldr	r3, [pc, #120]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a4e:	4b1d      	ldr	r3, [pc, #116]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 8000a54:	4b1b      	ldr	r3, [pc, #108]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000a5a:	4b1a      	ldr	r3, [pc, #104]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a60:	4b18      	ldr	r3, [pc, #96]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	621a      	str	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a66:	4b17      	ldr	r3, [pc, #92]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a6c:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a6e:	4a17      	ldr	r2, [pc, #92]	; (8000acc <MX_ADC1_Init+0x9c>)
 8000a70:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a72:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8000a78:	4b12      	ldr	r3, [pc, #72]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a7e:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	631a      	str	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a84:	4b0f      	ldr	r3, [pc, #60]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a8a:	480e      	ldr	r0, [pc, #56]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000a8c:	f001 f870 	bl	8001b70 <HAL_ADC_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_ADC1_Init+0x6a>
	{
		Error_Handler();
 8000a96:	f000 fa9b 	bl	8000fd0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8000a9a:	2303      	movs	r3, #3
 8000a9c:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000aa6:	463b      	mov	r3, r7
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4806      	ldr	r0, [pc, #24]	; (8000ac4 <MX_ADC1_Init+0x94>)
 8000aac:	f001 fa00 	bl	8001eb0 <HAL_ADC_ConfigChannel>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <MX_ADC1_Init+0x8a>
	{
		Error_Handler();
 8000ab6:	f000 fa8b 	bl	8000fd0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000aba:	bf00      	nop
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	200007a8 	.word	0x200007a8
 8000ac8:	40012000 	.word	0x40012000
 8000acc:	0f000001 	.word	0x0f000001

08000ad0 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	; (8000b08 <MX_SDIO_SD_Init+0x38>)
 8000ad6:	4a0d      	ldr	r2, [pc, #52]	; (8000b0c <MX_SDIO_SD_Init+0x3c>)
 8000ad8:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000ada:	4b0b      	ldr	r3, [pc, #44]	; (8000b08 <MX_SDIO_SD_Init+0x38>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000ae0:	4b09      	ldr	r3, [pc, #36]	; (8000b08 <MX_SDIO_SD_Init+0x38>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000ae6:	4b08      	ldr	r3, [pc, #32]	; (8000b08 <MX_SDIO_SD_Init+0x38>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000aec:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <MX_SDIO_SD_Init+0x38>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000af2:	4b05      	ldr	r3, [pc, #20]	; (8000b08 <MX_SDIO_SD_Init+0x38>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 8000af8:	4b03      	ldr	r3, [pc, #12]	; (8000b08 <MX_SDIO_SD_Init+0x38>)
 8000afa:	2201      	movs	r2, #1
 8000afc:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8000afe:	bf00      	nop
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	200008b0 	.word	0x200008b0
 8000b0c:	40012c00 	.word	0x40012c00

08000b10 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8000b14:	4b17      	ldr	r3, [pc, #92]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b16:	4a18      	ldr	r2, [pc, #96]	; (8000b78 <MX_SPI2_Init+0x68>)
 8000b18:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b1a:	4b16      	ldr	r3, [pc, #88]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b20:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b22:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b28:	4b12      	ldr	r3, [pc, #72]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b2e:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b34:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b3a:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b40:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b42:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b48:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b4e:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b54:	4b07      	ldr	r3, [pc, #28]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8000b5a:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b5c:	220a      	movs	r2, #10
 8000b5e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b60:	4804      	ldr	r0, [pc, #16]	; (8000b74 <MX_SPI2_Init+0x64>)
 8000b62:	f006 fd61 	bl	8007628 <HAL_SPI_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8000b6c:	f000 fa30 	bl	8000fd0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20000670 	.word	0x20000670
 8000b78:	40003800 	.word	0x40003800

08000b7c <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 8000b82:	1d3b      	adds	r3, r7, #4
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
 8000b88:	605a      	str	r2, [r3, #4]
 8000b8a:	609a      	str	r2, [r3, #8]
 8000b8c:	60da      	str	r2, [r3, #12]
 8000b8e:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8000b90:	2002      	movs	r0, #2
 8000b92:	f7ff fd97 	bl	80006c4 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 8000b96:	f7ff fc9f 	bl	80004d8 <__NVIC_GetPriorityGrouping>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fced 	bl	8000580 <NVIC_EncodePriority>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	4619      	mov	r1, r3
 8000baa:	201d      	movs	r0, #29
 8000bac:	f7ff fcbe 	bl	800052c <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 8000bb0:	201d      	movs	r0, #29
 8000bb2:	f7ff fc9f 	bl	80004f4 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 8000bb6:	f241 736f 	movw	r3, #5999	; 0x176f
 8000bba:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 44;
 8000bc0:	232c      	movs	r3, #44	; 0x2c
 8000bc2:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	4619      	mov	r1, r3
 8000bcc:	480a      	ldr	r0, [pc, #40]	; (8000bf8 <MX_TIM3_Init+0x7c>)
 8000bce:	f007 ffef 	bl	8008bb0 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 8000bd2:	4809      	ldr	r0, [pc, #36]	; (8000bf8 <MX_TIM3_Init+0x7c>)
 8000bd4:	f7ff fd15 	bl	8000602 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000bd8:	2100      	movs	r1, #0
 8000bda:	4807      	ldr	r0, [pc, #28]	; (8000bf8 <MX_TIM3_Init+0x7c>)
 8000bdc:	f7ff fd20 	bl	8000620 <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8000be0:	2100      	movs	r1, #0
 8000be2:	4805      	ldr	r0, [pc, #20]	; (8000bf8 <MX_TIM3_Init+0x7c>)
 8000be4:	f7ff fd30 	bl	8000648 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 8000be8:	4803      	ldr	r0, [pc, #12]	; (8000bf8 <MX_TIM3_Init+0x7c>)
 8000bea:	f7ff fd3f 	bl	800066c <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	3718      	adds	r7, #24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40000400 	.word	0x40000400

08000bfc <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08c      	sub	sp, #48	; 0x30
 8000c00:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 8000c02:	f107 030c 	add.w	r3, r7, #12
 8000c06:	2224      	movs	r2, #36	; 0x24
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f010 fe16 	bl	801183c <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8000c10:	1d3b      	adds	r3, r7, #4
 8000c12:	2200      	movs	r2, #0
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 8000c18:	4b22      	ldr	r3, [pc, #136]	; (8000ca4 <MX_TIM8_Init+0xa8>)
 8000c1a:	4a23      	ldr	r2, [pc, #140]	; (8000ca8 <MX_TIM8_Init+0xac>)
 8000c1c:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 8000c1e:	4b21      	ldr	r3, [pc, #132]	; (8000ca4 <MX_TIM8_Init+0xa8>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c24:	4b1f      	ldr	r3, [pc, #124]	; (8000ca4 <MX_TIM8_Init+0xa8>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 8000c2a:	4b1e      	ldr	r3, [pc, #120]	; (8000ca4 <MX_TIM8_Init+0xa8>)
 8000c2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000c30:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c32:	4b1c      	ldr	r3, [pc, #112]	; (8000ca4 <MX_TIM8_Init+0xa8>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 8000c38:	4b1a      	ldr	r3, [pc, #104]	; (8000ca4 <MX_TIM8_Init+0xa8>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c3e:	4b19      	ldr	r3, [pc, #100]	; (8000ca4 <MX_TIM8_Init+0xa8>)
 8000c40:	2280      	movs	r2, #128	; 0x80
 8000c42:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c44:	2301      	movs	r3, #1
 8000c46:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c50:	2300      	movs	r3, #0
 8000c52:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8000c68:	f107 030c 	add.w	r3, r7, #12
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	480d      	ldr	r0, [pc, #52]	; (8000ca4 <MX_TIM8_Init+0xa8>)
 8000c70:	f006 fe5b 	bl	800792a <HAL_TIM_Encoder_Init>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 8000c7a:	f000 f9a9 	bl	8000fd0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c82:	2300      	movs	r3, #0
 8000c84:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000c86:	1d3b      	adds	r3, r7, #4
 8000c88:	4619      	mov	r1, r3
 8000c8a:	4806      	ldr	r0, [pc, #24]	; (8000ca4 <MX_TIM8_Init+0xa8>)
 8000c8c:	f006 ffd8 	bl	8007c40 <HAL_TIMEx_MasterConfigSynchronization>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 8000c96:	f000 f99b 	bl	8000fd0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 8000c9a:	bf00      	nop
 8000c9c:	3730      	adds	r7, #48	; 0x30
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	200006c8 	.word	0x200006c8
 8000ca8:	40010400 	.word	0x40010400

08000cac <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000cb0:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <MX_USART3_UART_Init+0x4c>)
 8000cb2:	4a12      	ldr	r2, [pc, #72]	; (8000cfc <MX_USART3_UART_Init+0x50>)
 8000cb4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000cb6:	4b10      	ldr	r3, [pc, #64]	; (8000cf8 <MX_USART3_UART_Init+0x4c>)
 8000cb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cbc:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cbe:	4b0e      	ldr	r3, [pc, #56]	; (8000cf8 <MX_USART3_UART_Init+0x4c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <MX_USART3_UART_Init+0x4c>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000cca:	4b0b      	ldr	r3, [pc, #44]	; (8000cf8 <MX_USART3_UART_Init+0x4c>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000cd0:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <MX_USART3_UART_Init+0x4c>)
 8000cd2:	220c      	movs	r2, #12
 8000cd4:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cd6:	4b08      	ldr	r3, [pc, #32]	; (8000cf8 <MX_USART3_UART_Init+0x4c>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <MX_USART3_UART_Init+0x4c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ce2:	4805      	ldr	r0, [pc, #20]	; (8000cf8 <MX_USART3_UART_Init+0x4c>)
 8000ce4:	f006 fff0 	bl	8007cc8 <HAL_UART_Init>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8000cee:	f000 f96f 	bl	8000fd0 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000cf2:	bf00      	nop
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	20000708 	.word	0x20000708
 8000cfc:	40004800 	.word	0x40004800

08000d00 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	4b23      	ldr	r3, [pc, #140]	; (8000d98 <MX_DMA_Init+0x98>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	4a22      	ldr	r2, [pc, #136]	; (8000d98 <MX_DMA_Init+0x98>)
 8000d10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000d14:	6313      	str	r3, [r2, #48]	; 0x30
 8000d16:	4b20      	ldr	r3, [pc, #128]	; (8000d98 <MX_DMA_Init+0x98>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	603b      	str	r3, [r7, #0]
 8000d26:	4b1c      	ldr	r3, [pc, #112]	; (8000d98 <MX_DMA_Init+0x98>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	4a1b      	ldr	r2, [pc, #108]	; (8000d98 <MX_DMA_Init+0x98>)
 8000d2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d30:	6313      	str	r3, [r2, #48]	; 0x30
 8000d32:	4b19      	ldr	r3, [pc, #100]	; (8000d98 <MX_DMA_Init+0x98>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d3a:	603b      	str	r3, [r7, #0]
 8000d3c:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	2100      	movs	r1, #0
 8000d42:	200e      	movs	r0, #14
 8000d44:	f001 fbb9 	bl	80024ba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000d48:	200e      	movs	r0, #14
 8000d4a:	f001 fbd2 	bl	80024f2 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2100      	movs	r1, #0
 8000d52:	200f      	movs	r0, #15
 8000d54:	f001 fbb1 	bl	80024ba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d58:	200f      	movs	r0, #15
 8000d5a:	f001 fbca 	bl	80024f2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2100      	movs	r1, #0
 8000d62:	2038      	movs	r0, #56	; 0x38
 8000d64:	f001 fba9 	bl	80024ba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d68:	2038      	movs	r0, #56	; 0x38
 8000d6a:	f001 fbc2 	bl	80024f2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2100      	movs	r1, #0
 8000d72:	203b      	movs	r0, #59	; 0x3b
 8000d74:	f001 fba1 	bl	80024ba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000d78:	203b      	movs	r0, #59	; 0x3b
 8000d7a:	f001 fbba 	bl	80024f2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2100      	movs	r1, #0
 8000d82:	2045      	movs	r0, #69	; 0x45
 8000d84:	f001 fb99 	bl	80024ba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000d88:	2045      	movs	r0, #69	; 0x45
 8000d8a:	f001 fbb2 	bl	80024f2 <HAL_NVIC_EnableIRQ>

}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40023800 	.word	0x40023800

08000d9c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08e      	sub	sp, #56	; 0x38
 8000da0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8000da2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]
 8000daa:	605a      	str	r2, [r3, #4]
 8000dac:	609a      	str	r2, [r3, #8]
 8000dae:	60da      	str	r2, [r3, #12]
 8000db0:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	623b      	str	r3, [r7, #32]
 8000db6:	4b80      	ldr	r3, [pc, #512]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	4a7f      	ldr	r2, [pc, #508]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000dbc:	f043 0304 	orr.w	r3, r3, #4
 8000dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc2:	4b7d      	ldr	r3, [pc, #500]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc6:	f003 0304 	and.w	r3, r3, #4
 8000dca:	623b      	str	r3, [r7, #32]
 8000dcc:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	61fb      	str	r3, [r7, #28]
 8000dd2:	4b79      	ldr	r3, [pc, #484]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd6:	4a78      	ldr	r2, [pc, #480]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000dd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dde:	4b76      	ldr	r3, [pc, #472]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000de6:	61fb      	str	r3, [r7, #28]
 8000de8:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	61bb      	str	r3, [r7, #24]
 8000dee:	4b72      	ldr	r3, [pc, #456]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	4a71      	ldr	r2, [pc, #452]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dfa:	4b6f      	ldr	r3, [pc, #444]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	f003 0301 	and.w	r3, r3, #1
 8000e02:	61bb      	str	r3, [r7, #24]
 8000e04:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	617b      	str	r3, [r7, #20]
 8000e0a:	4b6b      	ldr	r3, [pc, #428]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0e:	4a6a      	ldr	r2, [pc, #424]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e10:	f043 0302 	orr.w	r3, r3, #2
 8000e14:	6313      	str	r3, [r2, #48]	; 0x30
 8000e16:	4b68      	ldr	r3, [pc, #416]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	617b      	str	r3, [r7, #20]
 8000e20:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	613b      	str	r3, [r7, #16]
 8000e26:	4b64      	ldr	r3, [pc, #400]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	4a63      	ldr	r2, [pc, #396]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e2c:	f043 0320 	orr.w	r3, r3, #32
 8000e30:	6313      	str	r3, [r2, #48]	; 0x30
 8000e32:	4b61      	ldr	r3, [pc, #388]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e36:	f003 0320 	and.w	r3, r3, #32
 8000e3a:	613b      	str	r3, [r7, #16]
 8000e3c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60fb      	str	r3, [r7, #12]
 8000e42:	4b5d      	ldr	r3, [pc, #372]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	4a5c      	ldr	r2, [pc, #368]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e48:	f043 0310 	orr.w	r3, r3, #16
 8000e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e4e:	4b5a      	ldr	r3, [pc, #360]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e52:	f003 0310 	and.w	r3, r3, #16
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60bb      	str	r3, [r7, #8]
 8000e5e:	4b56      	ldr	r3, [pc, #344]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e62:	4a55      	ldr	r2, [pc, #340]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e64:	f043 0308 	orr.w	r3, r3, #8
 8000e68:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6a:	4b53      	ldr	r3, [pc, #332]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6e:	f003 0308 	and.w	r3, r3, #8
 8000e72:	60bb      	str	r3, [r7, #8]
 8000e74:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	607b      	str	r3, [r7, #4]
 8000e7a:	4b4f      	ldr	r3, [pc, #316]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7e:	4a4e      	ldr	r2, [pc, #312]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e84:	6313      	str	r3, [r2, #48]	; 0x30
 8000e86:	4b4c      	ldr	r3, [pc, #304]	; (8000fb8 <MX_GPIO_Init+0x21c>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000e92:	2200      	movs	r2, #0
 8000e94:	f244 0181 	movw	r1, #16513	; 0x4081
 8000e98:	4848      	ldr	r0, [pc, #288]	; (8000fbc <MX_GPIO_Init+0x220>)
 8000e9a:	f003 f992 	bl	80041c2 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(PWRCHECK_GPIO_Port, PWRCHECK_Pin, GPIO_PIN_RESET);
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ea4:	4846      	ldr	r0, [pc, #280]	; (8000fc0 <MX_GPIO_Init+0x224>)
 8000ea6:	f003 f98c 	bl	80041c2 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 8000eaa:	2200      	movs	r2, #0
 8000eac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000eb0:	4844      	ldr	r0, [pc, #272]	; (8000fc4 <MX_GPIO_Init+0x228>)
 8000eb2:	f003 f986 	bl	80041c2 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f245 7170 	movw	r1, #22384	; 0x5770
 8000ebc:	4842      	ldr	r0, [pc, #264]	; (8000fc8 <MX_GPIO_Init+0x22c>)
 8000ebe:	f003 f980 	bl	80041c2 <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 8000ec2:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ec6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4838      	ldr	r0, [pc, #224]	; (8000fbc <MX_GPIO_Init+0x220>)
 8000edc:	f002 ffbc 	bl	8003e58 <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8000ee0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ee4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8000ef2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4831      	ldr	r0, [pc, #196]	; (8000fc0 <MX_GPIO_Init+0x224>)
 8000efa:	f002 ffad 	bl	8003e58 <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8000efe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f02:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f04:	2301      	movs	r3, #1
 8000f06:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f0c:	2303      	movs	r3, #3
 8000f0e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8000f10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f14:	4619      	mov	r1, r3
 8000f16:	482b      	ldr	r0, [pc, #172]	; (8000fc4 <MX_GPIO_Init+0x228>)
 8000f18:	f002 ff9e 	bl	8003e58 <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8000f1c:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8000f20:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f22:	4b2a      	ldr	r3, [pc, #168]	; (8000fcc <MX_GPIO_Init+0x230>)
 8000f24:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4824      	ldr	r0, [pc, #144]	; (8000fc4 <MX_GPIO_Init+0x228>)
 8000f32:	f002 ff91 	bl	8003e58 <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8000f36:	2304      	movs	r3, #4
 8000f38:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8000f42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f46:	4619      	mov	r1, r3
 8000f48:	481f      	ldr	r0, [pc, #124]	; (8000fc8 <MX_GPIO_Init+0x22c>)
 8000f4a:	f002 ff85 	bl	8003e58 <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8000f4e:	2310      	movs	r3, #16
 8000f50:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8000f5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f62:	4619      	mov	r1, r3
 8000f64:	4818      	ldr	r0, [pc, #96]	; (8000fc8 <MX_GPIO_Init+0x22c>)
 8000f66:	f002 ff77 	bl	8003e58 <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8000f6a:	f245 7360 	movw	r3, #22368	; 0x5760
 8000f6e:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f70:	2301      	movs	r3, #1
 8000f72:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f80:	4619      	mov	r1, r3
 8000f82:	4811      	ldr	r0, [pc, #68]	; (8000fc8 <MX_GPIO_Init+0x22c>)
 8000f84:	f002 ff68 	bl	8003e58 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f88:	2380      	movs	r3, #128	; 0x80
 8000f8a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f98:	4619      	mov	r1, r3
 8000f9a:	480b      	ldr	r0, [pc, #44]	; (8000fc8 <MX_GPIO_Init+0x22c>)
 8000f9c:	f002 ff5c 	bl	8003e58 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	2028      	movs	r0, #40	; 0x28
 8000fa6:	f001 fa88 	bl	80024ba <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000faa:	2028      	movs	r0, #40	; 0x28
 8000fac:	f001 faa1 	bl	80024f2 <HAL_NVIC_EnableIRQ>

}
 8000fb0:	bf00      	nop
 8000fb2:	3738      	adds	r7, #56	; 0x38
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40023800 	.word	0x40023800
 8000fbc:	40020400 	.word	0x40020400
 8000fc0:	40021400 	.word	0x40021400
 8000fc4:	40021000 	.word	0x40021000
 8000fc8:	40021800 	.word	0x40021800
 8000fcc:	10110000 	.word	0x10110000

08000fd0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bc80      	pop	{r7}
 8000fda:	4770      	bx	lr

08000fdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	607b      	str	r3, [r7, #4]
 8000fe6:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <HAL_MspInit+0x48>)
 8000fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fea:	4a0e      	ldr	r2, [pc, #56]	; (8001024 <HAL_MspInit+0x48>)
 8000fec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ff2:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <HAL_MspInit+0x48>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ff6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	603b      	str	r3, [r7, #0]
 8001002:	4b08      	ldr	r3, [pc, #32]	; (8001024 <HAL_MspInit+0x48>)
 8001004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001006:	4a07      	ldr	r2, [pc, #28]	; (8001024 <HAL_MspInit+0x48>)
 8001008:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100c:	6413      	str	r3, [r2, #64]	; 0x40
 800100e:	4b05      	ldr	r3, [pc, #20]	; (8001024 <HAL_MspInit+0x48>)
 8001010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr
 8001024:	40023800 	.word	0x40023800

08001028 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08a      	sub	sp, #40	; 0x28
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001030:	f107 0314 	add.w	r3, r7, #20
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a33      	ldr	r2, [pc, #204]	; (8001114 <HAL_ADC_MspInit+0xec>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d15f      	bne.n	800110a <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	613b      	str	r3, [r7, #16]
 800104e:	4b32      	ldr	r3, [pc, #200]	; (8001118 <HAL_ADC_MspInit+0xf0>)
 8001050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001052:	4a31      	ldr	r2, [pc, #196]	; (8001118 <HAL_ADC_MspInit+0xf0>)
 8001054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001058:	6453      	str	r3, [r2, #68]	; 0x44
 800105a:	4b2f      	ldr	r3, [pc, #188]	; (8001118 <HAL_ADC_MspInit+0xf0>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800105e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001062:	613b      	str	r3, [r7, #16]
 8001064:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	4b2b      	ldr	r3, [pc, #172]	; (8001118 <HAL_ADC_MspInit+0xf0>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	4a2a      	ldr	r2, [pc, #168]	; (8001118 <HAL_ADC_MspInit+0xf0>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6313      	str	r3, [r2, #48]	; 0x30
 8001076:	4b28      	ldr	r3, [pc, #160]	; (8001118 <HAL_ADC_MspInit+0xf0>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8001082:	2378      	movs	r3, #120	; 0x78
 8001084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001086:	2303      	movs	r3, #3
 8001088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	4619      	mov	r1, r3
 8001094:	4821      	ldr	r0, [pc, #132]	; (800111c <HAL_ADC_MspInit+0xf4>)
 8001096:	f002 fedf 	bl	8003e58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800109a:	4b21      	ldr	r3, [pc, #132]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 800109c:	4a21      	ldr	r2, [pc, #132]	; (8001124 <HAL_ADC_MspInit+0xfc>)
 800109e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80010a0:	4b1f      	ldr	r3, [pc, #124]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010a6:	4b1e      	ldr	r3, [pc, #120]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ac:	4b1c      	ldr	r3, [pc, #112]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010b2:	4b1b      	ldr	r3, [pc, #108]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010b8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010ba:	4b19      	ldr	r3, [pc, #100]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010c0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010c2:	4b17      	ldr	r3, [pc, #92]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010c4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010c8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010ca:	4b15      	ldr	r3, [pc, #84]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010d0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010d2:	4b13      	ldr	r3, [pc, #76]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010d8:	4b11      	ldr	r3, [pc, #68]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010da:	2200      	movs	r2, #0
 80010dc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010de:	4810      	ldr	r0, [pc, #64]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010e0:	f001 fa22 	bl	8002528 <HAL_DMA_Init>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80010ea:	f7ff ff71 	bl	8000fd0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a0b      	ldr	r2, [pc, #44]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010f2:	639a      	str	r2, [r3, #56]	; 0x38
 80010f4:	4a0a      	ldr	r2, [pc, #40]	; (8001120 <HAL_ADC_MspInit+0xf8>)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2100      	movs	r1, #0
 80010fe:	2012      	movs	r0, #18
 8001100:	f001 f9db 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001104:	2012      	movs	r0, #18
 8001106:	f001 f9f4 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800110a:	bf00      	nop
 800110c:	3728      	adds	r7, #40	; 0x28
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40012000 	.word	0x40012000
 8001118:	40023800 	.word	0x40023800
 800111c:	40020000 	.word	0x40020000
 8001120:	200007f0 	.word	0x200007f0
 8001124:	40026410 	.word	0x40026410

08001128 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	; 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a70      	ldr	r2, [pc, #448]	; (8001308 <HAL_SD_MspInit+0x1e0>)
 8001146:	4293      	cmp	r3, r2
 8001148:	f040 80da 	bne.w	8001300 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800114c:	2300      	movs	r3, #0
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	4b6e      	ldr	r3, [pc, #440]	; (800130c <HAL_SD_MspInit+0x1e4>)
 8001152:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001154:	4a6d      	ldr	r2, [pc, #436]	; (800130c <HAL_SD_MspInit+0x1e4>)
 8001156:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800115a:	6453      	str	r3, [r2, #68]	; 0x44
 800115c:	4b6b      	ldr	r3, [pc, #428]	; (800130c <HAL_SD_MspInit+0x1e4>)
 800115e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001160:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001168:	2300      	movs	r3, #0
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	4b67      	ldr	r3, [pc, #412]	; (800130c <HAL_SD_MspInit+0x1e4>)
 800116e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001170:	4a66      	ldr	r2, [pc, #408]	; (800130c <HAL_SD_MspInit+0x1e4>)
 8001172:	f043 0304 	orr.w	r3, r3, #4
 8001176:	6313      	str	r3, [r2, #48]	; 0x30
 8001178:	4b64      	ldr	r3, [pc, #400]	; (800130c <HAL_SD_MspInit+0x1e4>)
 800117a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117c:	f003 0304 	and.w	r3, r3, #4
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001184:	2300      	movs	r3, #0
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	4b60      	ldr	r3, [pc, #384]	; (800130c <HAL_SD_MspInit+0x1e4>)
 800118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118c:	4a5f      	ldr	r2, [pc, #380]	; (800130c <HAL_SD_MspInit+0x1e4>)
 800118e:	f043 0308 	orr.w	r3, r3, #8
 8001192:	6313      	str	r3, [r2, #48]	; 0x30
 8001194:	4b5d      	ldr	r3, [pc, #372]	; (800130c <HAL_SD_MspInit+0x1e4>)
 8001196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001198:	f003 0308 	and.w	r3, r3, #8
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80011a0:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80011a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	2302      	movs	r3, #2
 80011a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011aa:	2301      	movs	r3, #1
 80011ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ae:	2303      	movs	r3, #3
 80011b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80011b2:	230c      	movs	r3, #12
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	4854      	ldr	r0, [pc, #336]	; (8001310 <HAL_SD_MspInit+0x1e8>)
 80011be:	f002 fe4b 	bl	8003e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80011c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c8:	2302      	movs	r3, #2
 80011ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011cc:	2300      	movs	r3, #0
 80011ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d0:	2303      	movs	r3, #3
 80011d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80011d4:	230c      	movs	r3, #12
 80011d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4619      	mov	r1, r3
 80011de:	484c      	ldr	r0, [pc, #304]	; (8001310 <HAL_SD_MspInit+0x1e8>)
 80011e0:	f002 fe3a 	bl	8003e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011e4:	2304      	movs	r3, #4
 80011e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e8:	2302      	movs	r3, #2
 80011ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f0:	2303      	movs	r3, #3
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80011f4:	230c      	movs	r3, #12
 80011f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	4619      	mov	r1, r3
 80011fe:	4845      	ldr	r0, [pc, #276]	; (8001314 <HAL_SD_MspInit+0x1ec>)
 8001200:	f002 fe2a 	bl	8003e58 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001204:	4b44      	ldr	r3, [pc, #272]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001206:	4a45      	ldr	r2, [pc, #276]	; (800131c <HAL_SD_MspInit+0x1f4>)
 8001208:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800120a:	4b43      	ldr	r3, [pc, #268]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 800120c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001210:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001212:	4b41      	ldr	r3, [pc, #260]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001218:	4b3f      	ldr	r3, [pc, #252]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800121e:	4b3e      	ldr	r3, [pc, #248]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001220:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001224:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001226:	4b3c      	ldr	r3, [pc, #240]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001228:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800122c:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800122e:	4b3a      	ldr	r3, [pc, #232]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001230:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001234:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001236:	4b38      	ldr	r3, [pc, #224]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001238:	2220      	movs	r2, #32
 800123a:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800123c:	4b36      	ldr	r3, [pc, #216]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 800123e:	2200      	movs	r2, #0
 8001240:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001242:	4b35      	ldr	r3, [pc, #212]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001244:	2204      	movs	r2, #4
 8001246:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001248:	4b33      	ldr	r3, [pc, #204]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 800124a:	2203      	movs	r2, #3
 800124c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800124e:	4b32      	ldr	r3, [pc, #200]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001250:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001254:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001256:	4b30      	ldr	r3, [pc, #192]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001258:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800125c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800125e:	482e      	ldr	r0, [pc, #184]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001260:	f001 f962 	bl	8002528 <HAL_DMA_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 800126a:	f7ff feb1 	bl	8000fd0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a29      	ldr	r2, [pc, #164]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001272:	641a      	str	r2, [r3, #64]	; 0x40
 8001274:	4a28      	ldr	r2, [pc, #160]	; (8001318 <HAL_SD_MspInit+0x1f0>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800127a:	4b29      	ldr	r3, [pc, #164]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 800127c:	4a29      	ldr	r2, [pc, #164]	; (8001324 <HAL_SD_MspInit+0x1fc>)
 800127e:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001280:	4b27      	ldr	r3, [pc, #156]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 8001282:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001286:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001288:	4b25      	ldr	r3, [pc, #148]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 800128a:	2240      	movs	r2, #64	; 0x40
 800128c:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800128e:	4b24      	ldr	r3, [pc, #144]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 8001290:	2200      	movs	r2, #0
 8001292:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001294:	4b22      	ldr	r3, [pc, #136]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 8001296:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800129a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800129c:	4b20      	ldr	r3, [pc, #128]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 800129e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012a2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80012a4:	4b1e      	ldr	r3, [pc, #120]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012aa:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80012ac:	4b1c      	ldr	r3, [pc, #112]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012ae:	2220      	movs	r2, #32
 80012b0:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80012b2:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80012b8:	4b19      	ldr	r3, [pc, #100]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012ba:	2204      	movs	r2, #4
 80012bc:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80012be:	4b18      	ldr	r3, [pc, #96]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012c0:	2203      	movs	r2, #3
 80012c2:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80012c4:	4b16      	ldr	r3, [pc, #88]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012c6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80012ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012ce:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80012d2:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80012d4:	4812      	ldr	r0, [pc, #72]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012d6:	f001 f927 	bl	8002528 <HAL_DMA_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 80012e0:	f7ff fe76 	bl	8000fd0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a0e      	ldr	r2, [pc, #56]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012e8:	63da      	str	r2, [r3, #60]	; 0x3c
 80012ea:	4a0d      	ldr	r2, [pc, #52]	; (8001320 <HAL_SD_MspInit+0x1f8>)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80012f0:	2200      	movs	r2, #0
 80012f2:	2100      	movs	r1, #0
 80012f4:	2031      	movs	r0, #49	; 0x31
 80012f6:	f001 f8e0 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80012fa:	2031      	movs	r0, #49	; 0x31
 80012fc:	f001 f8f9 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001300:	bf00      	nop
 8001302:	3728      	adds	r7, #40	; 0x28
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40012c00 	.word	0x40012c00
 800130c:	40023800 	.word	0x40023800
 8001310:	40020800 	.word	0x40020800
 8001314:	40020c00 	.word	0x40020c00
 8001318:	20000610 	.word	0x20000610
 800131c:	40026458 	.word	0x40026458
 8001320:	20000850 	.word	0x20000850
 8001324:	400264a0 	.word	0x400264a0

08001328 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08a      	sub	sp, #40	; 0x28
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a5a      	ldr	r2, [pc, #360]	; (80014b0 <HAL_SPI_MspInit+0x188>)
 8001346:	4293      	cmp	r3, r2
 8001348:	f040 80ad 	bne.w	80014a6 <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800134c:	2300      	movs	r3, #0
 800134e:	613b      	str	r3, [r7, #16]
 8001350:	4b58      	ldr	r3, [pc, #352]	; (80014b4 <HAL_SPI_MspInit+0x18c>)
 8001352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001354:	4a57      	ldr	r2, [pc, #348]	; (80014b4 <HAL_SPI_MspInit+0x18c>)
 8001356:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800135a:	6413      	str	r3, [r2, #64]	; 0x40
 800135c:	4b55      	ldr	r3, [pc, #340]	; (80014b4 <HAL_SPI_MspInit+0x18c>)
 800135e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001360:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001364:	613b      	str	r3, [r7, #16]
 8001366:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	4b51      	ldr	r3, [pc, #324]	; (80014b4 <HAL_SPI_MspInit+0x18c>)
 800136e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001370:	4a50      	ldr	r2, [pc, #320]	; (80014b4 <HAL_SPI_MspInit+0x18c>)
 8001372:	f043 0304 	orr.w	r3, r3, #4
 8001376:	6313      	str	r3, [r2, #48]	; 0x30
 8001378:	4b4e      	ldr	r3, [pc, #312]	; (80014b4 <HAL_SPI_MspInit+0x18c>)
 800137a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137c:	f003 0304 	and.w	r3, r3, #4
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001384:	2300      	movs	r3, #0
 8001386:	60bb      	str	r3, [r7, #8]
 8001388:	4b4a      	ldr	r3, [pc, #296]	; (80014b4 <HAL_SPI_MspInit+0x18c>)
 800138a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138c:	4a49      	ldr	r2, [pc, #292]	; (80014b4 <HAL_SPI_MspInit+0x18c>)
 800138e:	f043 0302 	orr.w	r3, r3, #2
 8001392:	6313      	str	r3, [r2, #48]	; 0x30
 8001394:	4b47      	ldr	r3, [pc, #284]	; (80014b4 <HAL_SPI_MspInit+0x18c>)
 8001396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001398:	f003 0302 	and.w	r3, r3, #2
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013a0:	230c      	movs	r3, #12
 80013a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a4:	2302      	movs	r3, #2
 80013a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ac:	2303      	movs	r3, #3
 80013ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013b0:	2305      	movs	r3, #5
 80013b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	4619      	mov	r1, r3
 80013ba:	483f      	ldr	r0, [pc, #252]	; (80014b8 <HAL_SPI_MspInit+0x190>)
 80013bc:	f002 fd4c 	bl	8003e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ce:	2303      	movs	r3, #3
 80013d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013d2:	2305      	movs	r3, #5
 80013d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4619      	mov	r1, r3
 80013dc:	4837      	ldr	r0, [pc, #220]	; (80014bc <HAL_SPI_MspInit+0x194>)
 80013de:	f002 fd3b 	bl	8003e58 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80013e2:	4b37      	ldr	r3, [pc, #220]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 80013e4:	4a37      	ldr	r2, [pc, #220]	; (80014c4 <HAL_SPI_MspInit+0x19c>)
 80013e6:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80013e8:	4b35      	ldr	r3, [pc, #212]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013ee:	4b34      	ldr	r3, [pc, #208]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80013f4:	4b32      	ldr	r3, [pc, #200]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80013fa:	4b31      	ldr	r3, [pc, #196]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 80013fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001400:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001402:	4b2f      	ldr	r3, [pc, #188]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 8001404:	2200      	movs	r2, #0
 8001406:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001408:	4b2d      	ldr	r3, [pc, #180]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 800140a:	2200      	movs	r2, #0
 800140c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800140e:	4b2c      	ldr	r3, [pc, #176]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 8001410:	2200      	movs	r2, #0
 8001412:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001414:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 8001416:	2200      	movs	r2, #0
 8001418:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800141a:	4b29      	ldr	r3, [pc, #164]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 800141c:	2200      	movs	r2, #0
 800141e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001420:	4827      	ldr	r0, [pc, #156]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 8001422:	f001 f881 	bl	8002528 <HAL_DMA_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 800142c:	f7ff fdd0 	bl	8000fd0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4a23      	ldr	r2, [pc, #140]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 8001434:	64da      	str	r2, [r3, #76]	; 0x4c
 8001436:	4a22      	ldr	r2, [pc, #136]	; (80014c0 <HAL_SPI_MspInit+0x198>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800143c:	4b22      	ldr	r3, [pc, #136]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 800143e:	4a23      	ldr	r2, [pc, #140]	; (80014cc <HAL_SPI_MspInit+0x1a4>)
 8001440:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001442:	4b21      	ldr	r3, [pc, #132]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 8001444:	2200      	movs	r2, #0
 8001446:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001448:	4b1f      	ldr	r3, [pc, #124]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 800144a:	2240      	movs	r2, #64	; 0x40
 800144c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800144e:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 8001450:	2200      	movs	r2, #0
 8001452:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001454:	4b1c      	ldr	r3, [pc, #112]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 8001456:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800145a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800145c:	4b1a      	ldr	r3, [pc, #104]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 800145e:	2200      	movs	r2, #0
 8001460:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001462:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001468:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800146e:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001474:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 8001476:	2200      	movs	r2, #0
 8001478:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800147a:	4813      	ldr	r0, [pc, #76]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 800147c:	f001 f854 	bl	8002528 <HAL_DMA_Init>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 8001486:	f7ff fda3 	bl	8000fd0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a0e      	ldr	r2, [pc, #56]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 800148e:	649a      	str	r2, [r3, #72]	; 0x48
 8001490:	4a0d      	ldr	r2, [pc, #52]	; (80014c8 <HAL_SPI_MspInit+0x1a0>)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001496:	2200      	movs	r2, #0
 8001498:	2100      	movs	r1, #0
 800149a:	2024      	movs	r0, #36	; 0x24
 800149c:	f001 f80d 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80014a0:	2024      	movs	r0, #36	; 0x24
 80014a2:	f001 f826 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014a6:	bf00      	nop
 80014a8:	3728      	adds	r7, #40	; 0x28
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40003800 	.word	0x40003800
 80014b4:	40023800 	.word	0x40023800
 80014b8:	40020800 	.word	0x40020800
 80014bc:	40020400 	.word	0x40020400
 80014c0:	20000748 	.word	0x20000748
 80014c4:	40026058 	.word	0x40026058
 80014c8:	200009b8 	.word	0x200009b8
 80014cc:	40026070 	.word	0x40026070

080014d0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08a      	sub	sp, #40	; 0x28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	f107 0314 	add.w	r3, r7, #20
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]
 80014e6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a19      	ldr	r2, [pc, #100]	; (8001554 <HAL_TIM_Encoder_MspInit+0x84>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d12b      	bne.n	800154a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
 80014f6:	4b18      	ldr	r3, [pc, #96]	; (8001558 <HAL_TIM_Encoder_MspInit+0x88>)
 80014f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fa:	4a17      	ldr	r2, [pc, #92]	; (8001558 <HAL_TIM_Encoder_MspInit+0x88>)
 80014fc:	f043 0302 	orr.w	r3, r3, #2
 8001500:	6453      	str	r3, [r2, #68]	; 0x44
 8001502:	4b15      	ldr	r3, [pc, #84]	; (8001558 <HAL_TIM_Encoder_MspInit+0x88>)
 8001504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	4b11      	ldr	r3, [pc, #68]	; (8001558 <HAL_TIM_Encoder_MspInit+0x88>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a10      	ldr	r2, [pc, #64]	; (8001558 <HAL_TIM_Encoder_MspInit+0x88>)
 8001518:	f043 0304 	orr.w	r3, r3, #4
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b0e      	ldr	r3, [pc, #56]	; (8001558 <HAL_TIM_Encoder_MspInit+0x88>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0304 	and.w	r3, r3, #4
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 800152a:	23c0      	movs	r3, #192	; 0xc0
 800152c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152e:	2302      	movs	r3, #2
 8001530:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001536:	2300      	movs	r3, #0
 8001538:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800153a:	2303      	movs	r3, #3
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800153e:	f107 0314 	add.w	r3, r7, #20
 8001542:	4619      	mov	r1, r3
 8001544:	4805      	ldr	r0, [pc, #20]	; (800155c <HAL_TIM_Encoder_MspInit+0x8c>)
 8001546:	f002 fc87 	bl	8003e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800154a:	bf00      	nop
 800154c:	3728      	adds	r7, #40	; 0x28
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40010400 	.word	0x40010400
 8001558:	40023800 	.word	0x40023800
 800155c:	40020800 	.word	0x40020800

08001560 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08a      	sub	sp, #40	; 0x28
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 0314 	add.w	r3, r7, #20
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a19      	ldr	r2, [pc, #100]	; (80015e4 <HAL_UART_MspInit+0x84>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d12c      	bne.n	80015dc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
 8001586:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <HAL_UART_MspInit+0x88>)
 8001588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158a:	4a17      	ldr	r2, [pc, #92]	; (80015e8 <HAL_UART_MspInit+0x88>)
 800158c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001590:	6413      	str	r3, [r2, #64]	; 0x40
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <HAL_UART_MspInit+0x88>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001596:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800159a:	613b      	str	r3, [r7, #16]
 800159c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	4b11      	ldr	r3, [pc, #68]	; (80015e8 <HAL_UART_MspInit+0x88>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a6:	4a10      	ldr	r2, [pc, #64]	; (80015e8 <HAL_UART_MspInit+0x88>)
 80015a8:	f043 0308 	orr.w	r3, r3, #8
 80015ac:	6313      	str	r3, [r2, #48]	; 0x30
 80015ae:	4b0e      	ldr	r3, [pc, #56]	; (80015e8 <HAL_UART_MspInit+0x88>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	f003 0308 	and.w	r3, r3, #8
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80015ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c0:	2302      	movs	r3, #2
 80015c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015c8:	2303      	movs	r3, #3
 80015ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015cc:	2307      	movs	r3, #7
 80015ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	4619      	mov	r1, r3
 80015d6:	4805      	ldr	r0, [pc, #20]	; (80015ec <HAL_UART_MspInit+0x8c>)
 80015d8:	f002 fc3e 	bl	8003e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80015dc:	bf00      	nop
 80015de:	3728      	adds	r7, #40	; 0x28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40004800 	.word	0x40004800
 80015e8:	40023800 	.word	0x40023800
 80015ec:	40020c00 	.word	0x40020c00

080015f0 <LL_TIM_DisableCounter>:
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f023 0201 	bic.w	r2, r3, #1
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	601a      	str	r2, [r3, #0]
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	bc80      	pop	{r7}
 800160c:	4770      	bx	lr

0800160e <LL_TIM_ClearFlag_UPDATE>:
{
 800160e:	b480      	push	{r7}
 8001610:	b083      	sub	sp, #12
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f06f 0201 	mvn.w	r2, #1
 800161c:	611a      	str	r2, [r3, #16]
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr

08001628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001638:	e7fe      	b.n	8001638 <HardFault_Handler+0x4>

0800163a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800163e:	e7fe      	b.n	800163e <MemManage_Handler+0x4>

08001640 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001644:	e7fe      	b.n	8001644 <BusFault_Handler+0x4>

08001646 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800164a:	e7fe      	b.n	800164a <UsageFault_Handler+0x4>

0800164c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr

08001664 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001674:	f000 fa3e 	bl	8001af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}

0800167c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001680:	4802      	ldr	r0, [pc, #8]	; (800168c <DMA1_Stream3_IRQHandler+0x10>)
 8001682:	f001 f821 	bl	80026c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000748 	.word	0x20000748

08001690 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001694:	4802      	ldr	r0, [pc, #8]	; (80016a0 <DMA1_Stream4_IRQHandler+0x10>)
 8001696:	f001 f817 	bl	80026c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200009b8 	.word	0x200009b8

080016a4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80016a8:	4802      	ldr	r0, [pc, #8]	; (80016b4 <ADC_IRQHandler+0x10>)
 80016aa:	f000 faa4 	bl	8001bf6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200007a8 	.word	0x200007a8

080016b8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 80016bc:	4806      	ldr	r0, [pc, #24]	; (80016d8 <TIM3_IRQHandler+0x20>)
 80016be:	f7ff ff97 	bl	80015f0 <LL_TIM_DisableCounter>
	//HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, RESET);
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
	//HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, RESET);
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2110      	movs	r1, #16
 80016c6:	4805      	ldr	r0, [pc, #20]	; (80016dc <TIM3_IRQHandler+0x24>)
 80016c8:	f002 fd7b 	bl	80041c2 <HAL_GPIO_WritePin>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80016cc:	4802      	ldr	r0, [pc, #8]	; (80016d8 <TIM3_IRQHandler+0x20>)
 80016ce:	f7ff ff9e 	bl	800160e <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 80016d2:	bf00      	nop
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40000400 	.word	0x40000400
 80016dc:	40021800 	.word	0x40021800

080016e0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80016e4:	4802      	ldr	r0, [pc, #8]	; (80016f0 <SPI2_IRQHandler+0x10>)
 80016e6:	f006 f803 	bl	80076f0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	20000670 	.word	0x20000670

080016f4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80016f8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80016fc:	f002 fd92 	bl	8004224 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8001700:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001704:	f002 fd8e 	bl	8004224 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001708:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800170c:	f002 fd8a 	bl	8004224 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001710:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001714:	f002 fd86 	bl	8004224 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8001718:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800171c:	f002 fd82 	bl	8004224 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}

08001724 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001728:	4802      	ldr	r0, [pc, #8]	; (8001734 <SDIO_IRQHandler+0x10>)
 800172a:	f004 ff97 	bl	800665c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	200008b0 	.word	0x200008b0

08001738 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800173c:	4802      	ldr	r0, [pc, #8]	; (8001748 <DMA2_Stream0_IRQHandler+0x10>)
 800173e:	f000 ffc3 	bl	80026c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200007f0 	.word	0x200007f0

0800174c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001750:	4802      	ldr	r0, [pc, #8]	; (800175c <DMA2_Stream3_IRQHandler+0x10>)
 8001752:	f000 ffb9 	bl	80026c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000610 	.word	0x20000610

08001760 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001764:	4802      	ldr	r0, [pc, #8]	; (8001770 <ETH_IRQHandler+0x10>)
 8001766:	f001 fdb6 	bl	80032d6 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200027b0 	.word	0x200027b0

08001774 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001778:	4802      	ldr	r0, [pc, #8]	; (8001784 <ETH_WKUP_IRQHandler+0x10>)
 800177a:	f001 fdac 	bl	80032d6 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	200027b0 	.word	0x200027b0

08001788 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800178c:	4802      	ldr	r0, [pc, #8]	; (8001798 <OTG_FS_IRQHandler+0x10>)
 800178e:	f002 fea0 	bl	80044d2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	200077e8 	.word	0x200077e8

0800179c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80017a0:	4802      	ldr	r0, [pc, #8]	; (80017ac <DMA2_Stream6_IRQHandler+0x10>)
 80017a2:	f000 ff91 	bl	80026c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000850 	.word	0x20000850

080017b0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	e00a      	b.n	80017d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017c2:	f3af 8000 	nop.w
 80017c6:	4601      	mov	r1, r0
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	1c5a      	adds	r2, r3, #1
 80017cc:	60ba      	str	r2, [r7, #8]
 80017ce:	b2ca      	uxtb	r2, r1
 80017d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	3301      	adds	r3, #1
 80017d6:	617b      	str	r3, [r7, #20]
 80017d8:	697a      	ldr	r2, [r7, #20]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	429a      	cmp	r2, r3
 80017de:	dbf0      	blt.n	80017c2 <_read+0x12>
	}

return len;
 80017e0:	687b      	ldr	r3, [r7, #4]
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b086      	sub	sp, #24
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	60f8      	str	r0, [r7, #12]
 80017f2:	60b9      	str	r1, [r7, #8]
 80017f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	e009      	b.n	8001810 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	60ba      	str	r2, [r7, #8]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	3301      	adds	r3, #1
 800180e:	617b      	str	r3, [r7, #20]
 8001810:	697a      	ldr	r2, [r7, #20]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	429a      	cmp	r2, r3
 8001816:	dbf1      	blt.n	80017fc <_write+0x12>
	}
	return len;
 8001818:	687b      	ldr	r3, [r7, #4]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <_close>:

int _close(int file)
{
 8001822:	b480      	push	{r7}
 8001824:	b083      	sub	sp, #12
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
	return -1;
 800182a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800182e:	4618      	mov	r0, r3
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001848:	605a      	str	r2, [r3, #4]
	return 0;
 800184a:	2300      	movs	r3, #0
}
 800184c:	4618      	mov	r0, r3
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	bc80      	pop	{r7}
 8001854:	4770      	bx	lr

08001856 <_isatty>:

int _isatty(int file)
{
 8001856:	b480      	push	{r7}
 8001858:	b083      	sub	sp, #12
 800185a:	af00      	add	r7, sp, #0
 800185c:	6078      	str	r0, [r7, #4]
	return 1;
 800185e:	2301      	movs	r3, #1
}
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr

0800186a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800186a:	b480      	push	{r7}
 800186c:	b085      	sub	sp, #20
 800186e:	af00      	add	r7, sp, #0
 8001870:	60f8      	str	r0, [r7, #12]
 8001872:	60b9      	str	r1, [r7, #8]
 8001874:	607a      	str	r2, [r7, #4]
	return 0;
 8001876:	2300      	movs	r3, #0
}
 8001878:	4618      	mov	r0, r3
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
	...

08001884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001884:	b480      	push	{r7}
 8001886:	b087      	sub	sp, #28
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800188c:	4a14      	ldr	r2, [pc, #80]	; (80018e0 <_sbrk+0x5c>)
 800188e:	4b15      	ldr	r3, [pc, #84]	; (80018e4 <_sbrk+0x60>)
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001898:	4b13      	ldr	r3, [pc, #76]	; (80018e8 <_sbrk+0x64>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d102      	bne.n	80018a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018a0:	4b11      	ldr	r3, [pc, #68]	; (80018e8 <_sbrk+0x64>)
 80018a2:	4a12      	ldr	r2, [pc, #72]	; (80018ec <_sbrk+0x68>)
 80018a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018a6:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <_sbrk+0x64>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d205      	bcs.n	80018c0 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80018b4:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <_sbrk+0x6c>)
 80018b6:	220c      	movs	r2, #12
 80018b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ba:	f04f 33ff 	mov.w	r3, #4294967295
 80018be:	e009      	b.n	80018d4 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80018c0:	4b09      	ldr	r3, [pc, #36]	; (80018e8 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018c6:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <_sbrk+0x64>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	4a06      	ldr	r2, [pc, #24]	; (80018e8 <_sbrk+0x64>)
 80018d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018d2:	68fb      	ldr	r3, [r7, #12]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	371c      	adds	r7, #28
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	20020000 	.word	0x20020000
 80018e4:	00000400 	.word	0x00000400
 80018e8:	20000400 	.word	0x20000400
 80018ec:	20007bf0 	.word	0x20007bf0
 80018f0:	20007be8 	.word	0x20007be8

080018f4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80018f8:	4b12      	ldr	r3, [pc, #72]	; (8001944 <SystemInit+0x50>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a11      	ldr	r2, [pc, #68]	; (8001944 <SystemInit+0x50>)
 80018fe:	f043 0301 	orr.w	r3, r3, #1
 8001902:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001904:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <SystemInit+0x50>)
 8001906:	2200      	movs	r2, #0
 8001908:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800190a:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <SystemInit+0x50>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a0d      	ldr	r2, [pc, #52]	; (8001944 <SystemInit+0x50>)
 8001910:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001914:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001918:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800191a:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <SystemInit+0x50>)
 800191c:	4a0a      	ldr	r2, [pc, #40]	; (8001948 <SystemInit+0x54>)
 800191e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001920:	4b08      	ldr	r3, [pc, #32]	; (8001944 <SystemInit+0x50>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a07      	ldr	r2, [pc, #28]	; (8001944 <SystemInit+0x50>)
 8001926:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800192a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <SystemInit+0x50>)
 800192e:	2200      	movs	r2, #0
 8001930:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001932:	4b06      	ldr	r3, [pc, #24]	; (800194c <SystemInit+0x58>)
 8001934:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001938:	609a      	str	r2, [r3, #8]
#endif
}
 800193a:	bf00      	nop
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	40023800 	.word	0x40023800
 8001948:	24003010 	.word	0x24003010
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <udp_echoserver_init>:
 * @brief  Initialize the server application.
 * @param  None
 * @retval None
 */
void udp_echoserver_init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
	struct udp_pcb *upcb;
	err_t err;

	/* Create a new UDP control block  */
	upcb = udp_new();
 8001956:	f00c fe98 	bl	800e68a <udp_new>
 800195a:	6078      	str	r0, [r7, #4]

	if (upcb)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d014      	beq.n	800198c <udp_echoserver_init+0x3c>
	{
		/* Bind the upcb to the UDP_PORT port */
		/* Using IP_ADDR_ANY allow the upcb to be used by any local interface */
		err = udp_bind(upcb, IP_ADDR_ANY, UDP_SERVER_PORT);
 8001962:	f242 322a 	movw	r2, #9002	; 0x232a
 8001966:	490b      	ldr	r1, [pc, #44]	; (8001994 <udp_echoserver_init+0x44>)
 8001968:	6878      	ldr	r0, [r7, #4]
 800196a:	f00c fda1 	bl	800e4b0 <udp_bind>
 800196e:	4603      	mov	r3, r0
 8001970:	70fb      	strb	r3, [r7, #3]

		upcb->remote_port = UDP_SERVER_PORT;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f242 322a 	movw	r2, #9002	; 0x232a
 8001978:	829a      	strh	r2, [r3, #20]

		if (err == ERR_OK)
 800197a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d104      	bne.n	800198c <udp_echoserver_init+0x3c>
		{
			/* Set a receive callback for the upcb */
			udp_recv(upcb, udp_echoserver_receive_callback, NULL);
 8001982:	2200      	movs	r2, #0
 8001984:	4904      	ldr	r1, [pc, #16]	; (8001998 <udp_echoserver_init+0x48>)
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f00c fe6e 	bl	800e668 <udp_recv>
		}
	}
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	08013d54 	.word	0x08013d54
 8001998:	0800199d 	.word	0x0800199d

0800199c <udp_echoserver_receive_callback>:
 */
uint8_t udp_flag;
uint8_t udp_data;
void udp_echoserver_receive_callback(void *arg, struct udp_pcb *upcb,
		struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
 80019a8:	603b      	str	r3, [r7, #0]
	MEMCPY(&udp_data, p->payload, p->len);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6859      	ldr	r1, [r3, #4]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	895b      	ldrh	r3, [r3, #10]
 80019b2:	461a      	mov	r2, r3
 80019b4:	480f      	ldr	r0, [pc, #60]	; (80019f4 <udp_echoserver_receive_callback+0x58>)
 80019b6:	f00f ff36 	bl	8011826 <memcpy>
	udp_flag = 1;
 80019ba:	4b0f      	ldr	r3, [pc, #60]	; (80019f8 <udp_echoserver_receive_callback+0x5c>)
 80019bc:	2201      	movs	r2, #1
 80019be:	701a      	strb	r2, [r3, #0]

	//strcpy(udp_flag,CDC_Transmit_FS(&udp_data, p->len));
	CDC_Transmit_FS(&udp_data, p->len);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	895b      	ldrh	r3, [r3, #10]
 80019c4:	4619      	mov	r1, r3
 80019c6:	480b      	ldr	r0, [pc, #44]	; (80019f4 <udp_echoserver_receive_callback+0x58>)
 80019c8:	f00f faa6 	bl	8010f18 <CDC_Transmit_FS>

	/* Connect to the remote client */
	udp_connect(upcb, addr, UDP_CLIENT_PORT);
 80019cc:	f242 322a 	movw	r2, #9002	; 0x232a
 80019d0:	6839      	ldr	r1, [r7, #0]
 80019d2:	68b8      	ldr	r0, [r7, #8]
 80019d4:	f00c fddc 	bl	800e590 <udp_connect>

	/* Tell the client that we have accepted it */
	udp_send(upcb, p);
 80019d8:	6879      	ldr	r1, [r7, #4]
 80019da:	68b8      	ldr	r0, [r7, #8]
 80019dc:	f00c fc4e 	bl	800e27c <udp_send>

	/* free the UDP connection, so we can accept new clients */
	udp_disconnect(upcb);
 80019e0:	68b8      	ldr	r0, [r7, #8]
 80019e2:	f00c fe2b 	bl	800e63c <udp_disconnect>

	/* Free the p buffer */
	pbuf_free(p);
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f00b ffc0 	bl	800d96c <pbuf_free>

}
 80019ec:	bf00      	nop
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000a29 	.word	0x20000a29
 80019f8:	20000a28 	.word	0x20000a28

080019fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80019fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a34 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001a00:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001a02:	e003      	b.n	8001a0c <LoopCopyDataInit>

08001a04 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001a04:	4b0c      	ldr	r3, [pc, #48]	; (8001a38 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001a06:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001a08:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001a0a:	3104      	adds	r1, #4

08001a0c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8001a0c:	480b      	ldr	r0, [pc, #44]	; (8001a3c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001a0e:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001a10:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001a12:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001a14:	d3f6      	bcc.n	8001a04 <CopyDataInit>
  ldr  r2, =_sbss
 8001a16:	4a0b      	ldr	r2, [pc, #44]	; (8001a44 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001a18:	e002      	b.n	8001a20 <LoopFillZerobss>

08001a1a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001a1a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001a1c:	f842 3b04 	str.w	r3, [r2], #4

08001a20 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001a22:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001a24:	d3f9      	bcc.n	8001a1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a26:	f7ff ff65 	bl	80018f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a2a:	f00f feb9 	bl	80117a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a2e:	f7fe fe9f 	bl	8000770 <main>
  bx  lr
 8001a32:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a34:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001a38:	08013f1c 	.word	0x08013f1c
  ldr  r0, =_sdata
 8001a3c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001a40:	200003d8 	.word	0x200003d8
  ldr  r2, =_sbss
 8001a44:	200003d8 	.word	0x200003d8
  ldr  r3, = _ebss
 8001a48:	20007bec 	.word	0x20007bec

08001a4c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a4c:	e7fe      	b.n	8001a4c <CAN1_RX0_IRQHandler>
	...

08001a50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a54:	4b0e      	ldr	r3, [pc, #56]	; (8001a90 <HAL_Init+0x40>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a0d      	ldr	r2, [pc, #52]	; (8001a90 <HAL_Init+0x40>)
 8001a5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a60:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <HAL_Init+0x40>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a0a      	ldr	r2, [pc, #40]	; (8001a90 <HAL_Init+0x40>)
 8001a66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a6c:	4b08      	ldr	r3, [pc, #32]	; (8001a90 <HAL_Init+0x40>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a07      	ldr	r2, [pc, #28]	; (8001a90 <HAL_Init+0x40>)
 8001a72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a78:	2003      	movs	r0, #3
 8001a7a:	f000 fd13 	bl	80024a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a7e:	2000      	movs	r0, #0
 8001a80:	f000 f808 	bl	8001a94 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001a84:	f7ff faaa 	bl	8000fdc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001a88:	2300      	movs	r3, #0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40023c00 	.word	0x40023c00

08001a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a9c:	4b12      	ldr	r3, [pc, #72]	; (8001ae8 <HAL_InitTick+0x54>)
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	4b12      	ldr	r3, [pc, #72]	; (8001aec <HAL_InitTick+0x58>)
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001aaa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f000 fd2b 	bl	800250e <HAL_SYSTICK_Config>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e00e      	b.n	8001ae0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2b0f      	cmp	r3, #15
 8001ac6:	d80a      	bhi.n	8001ade <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad0:	f000 fcf3 	bl	80024ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ad4:	4a06      	ldr	r2, [pc, #24]	; (8001af0 <HAL_InitTick+0x5c>)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
 8001adc:	e000      	b.n	8001ae0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20000004 	.word	0x20000004
 8001aec:	2000000c 	.word	0x2000000c
 8001af0:	20000008 	.word	0x20000008

08001af4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001af8:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <HAL_IncTick+0x1c>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	461a      	mov	r2, r3
 8001afe:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_IncTick+0x20>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4413      	add	r3, r2
 8001b04:	4a03      	ldr	r2, [pc, #12]	; (8001b14 <HAL_IncTick+0x20>)
 8001b06:	6013      	str	r3, [r2, #0]
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr
 8001b10:	2000000c 	.word	0x2000000c
 8001b14:	20000a2c 	.word	0x20000a2c

08001b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b1c:	4b02      	ldr	r3, [pc, #8]	; (8001b28 <HAL_GetTick+0x10>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr
 8001b28:	20000a2c 	.word	0x20000a2c

08001b2c <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b34:	f7ff fff0 	bl	8001b18 <HAL_GetTick>
 8001b38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b44:	d005      	beq.n	8001b52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b46:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <HAL_Delay+0x40>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4413      	add	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b52:	bf00      	nop
 8001b54:	f7ff ffe0 	bl	8001b18 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d8f7      	bhi.n	8001b54 <HAL_Delay+0x28>
  {
  }
}
 8001b64:	bf00      	nop
 8001b66:	3710      	adds	r7, #16
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	2000000c 	.word	0x2000000c

08001b70 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e033      	b.n	8001bee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d109      	bne.n	8001ba2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff fa4a 	bl	8001028 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	f003 0310 	and.w	r3, r3, #16
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d118      	bne.n	8001be0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001bb6:	f023 0302 	bic.w	r3, r3, #2
 8001bba:	f043 0202 	orr.w	r2, r3, #2
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f000 fa94 	bl	80020f0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	f023 0303 	bic.w	r3, r3, #3
 8001bd6:	f043 0201 	orr.w	r2, r3, #1
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	641a      	str	r2, [r3, #64]	; 0x40
 8001bde:	e001      	b.n	8001be4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001be0:	2301      	movs	r3, #1
 8001be2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3710      	adds	r7, #16
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b084      	sub	sp, #16
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	bf0c      	ite	eq
 8001c14:	2301      	moveq	r3, #1
 8001c16:	2300      	movne	r3, #0
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 0320 	and.w	r3, r3, #32
 8001c26:	2b20      	cmp	r3, #32
 8001c28:	bf0c      	ite	eq
 8001c2a:	2301      	moveq	r3, #1
 8001c2c:	2300      	movne	r3, #0
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d049      	beq.n	8001ccc <HAL_ADC_IRQHandler+0xd6>
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d046      	beq.n	8001ccc <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c42:	f003 0310 	and.w	r3, r3, #16
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d105      	bne.n	8001c56 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d12b      	bne.n	8001cbc <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d127      	bne.n	8001cbc <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c72:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d006      	beq.n	8001c88 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d119      	bne.n	8001cbc <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	685a      	ldr	r2, [r3, #4]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f022 0220 	bic.w	r2, r2, #32
 8001c96:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d105      	bne.n	8001cbc <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb4:	f043 0201 	orr.w	r2, r3, #1
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 f8db 	bl	8001e78 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f06f 0212 	mvn.w	r2, #18
 8001cca:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0304 	and.w	r3, r3, #4
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	bf0c      	ite	eq
 8001cda:	2301      	moveq	r3, #1
 8001cdc:	2300      	movne	r3, #0
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cec:	2b80      	cmp	r3, #128	; 0x80
 8001cee:	bf0c      	ite	eq
 8001cf0:	2301      	moveq	r3, #1
 8001cf2:	2300      	movne	r3, #0
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d057      	beq.n	8001dae <HAL_ADC_IRQHandler+0x1b8>
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d054      	beq.n	8001dae <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d08:	f003 0310 	and.w	r3, r3, #16
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d105      	bne.n	8001d1c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d14:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d139      	bne.n	8001d9e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d30:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d006      	beq.n	8001d46 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d12b      	bne.n	8001d9e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d124      	bne.n	8001d9e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d11d      	bne.n	8001d9e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	699b      	ldr	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d119      	bne.n	8001d9e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	685a      	ldr	r2, [r3, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d78:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d105      	bne.n	8001d9e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	f043 0201 	orr.w	r2, r3, #1
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 faaa 	bl	80022f8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f06f 020c 	mvn.w	r2, #12
 8001dac:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	bf0c      	ite	eq
 8001dbc:	2301      	moveq	r3, #1
 8001dbe:	2300      	movne	r3, #0
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dce:	2b40      	cmp	r3, #64	; 0x40
 8001dd0:	bf0c      	ite	eq
 8001dd2:	2301      	moveq	r3, #1
 8001dd4:	2300      	movne	r3, #0
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d017      	beq.n	8001e10 <HAL_ADC_IRQHandler+0x21a>
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d014      	beq.n	8001e10 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d10d      	bne.n	8001e10 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e00:	6878      	ldr	r0, [r7, #4]
 8001e02:	f000 f842 	bl	8001e8a <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f06f 0201 	mvn.w	r2, #1
 8001e0e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0320 	and.w	r3, r3, #32
 8001e1a:	2b20      	cmp	r3, #32
 8001e1c:	bf0c      	ite	eq
 8001e1e:	2301      	moveq	r3, #1
 8001e20:	2300      	movne	r3, #0
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e30:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001e34:	bf0c      	ite	eq
 8001e36:	2301      	moveq	r3, #1
 8001e38:	2300      	movne	r3, #0
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d015      	beq.n	8001e70 <HAL_ADC_IRQHandler+0x27a>
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d012      	beq.n	8001e70 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4e:	f043 0202 	orr.w	r2, r3, #2
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f06f 0220 	mvn.w	r2, #32
 8001e5e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f000 f81b 	bl	8001e9c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f06f 0220 	mvn.w	r2, #32
 8001e6e:	601a      	str	r2, [r3, #0]
  }
}
 8001e70:	bf00      	nop
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr

08001e8a <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bc80      	pop	{r7}
 8001eac:	4770      	bx	lr
	...

08001eb0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
 8001eb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d101      	bne.n	8001ecc <HAL_ADC_ConfigChannel+0x1c>
 8001ec8:	2302      	movs	r3, #2
 8001eca:	e103      	b.n	80020d4 <HAL_ADC_ConfigChannel+0x224>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b09      	cmp	r3, #9
 8001eda:	d925      	bls.n	8001f28 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68d9      	ldr	r1, [r3, #12]
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4613      	mov	r3, r2
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	4413      	add	r3, r2
 8001ef0:	3b1e      	subs	r3, #30
 8001ef2:	2207      	movs	r2, #7
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	43da      	mvns	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	400a      	ands	r2, r1
 8001f00:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68d9      	ldr	r1, [r3, #12]
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	4618      	mov	r0, r3
 8001f14:	4603      	mov	r3, r0
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	4403      	add	r3, r0
 8001f1a:	3b1e      	subs	r3, #30
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	430a      	orrs	r2, r1
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	e022      	b.n	8001f6e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6919      	ldr	r1, [r3, #16]
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	461a      	mov	r2, r3
 8001f36:	4613      	mov	r3, r2
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	4413      	add	r3, r2
 8001f3c:	2207      	movs	r2, #7
 8001f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f42:	43da      	mvns	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	400a      	ands	r2, r1
 8001f4a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6919      	ldr	r1, [r3, #16]
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	689a      	ldr	r2, [r3, #8]
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	4603      	mov	r3, r0
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	4403      	add	r3, r0
 8001f64:	409a      	lsls	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	2b06      	cmp	r3, #6
 8001f74:	d824      	bhi.n	8001fc0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	4613      	mov	r3, r2
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	4413      	add	r3, r2
 8001f86:	3b05      	subs	r3, #5
 8001f88:	221f      	movs	r2, #31
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	43da      	mvns	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	400a      	ands	r2, r1
 8001f96:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	4613      	mov	r3, r2
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	4413      	add	r3, r2
 8001fb0:	3b05      	subs	r3, #5
 8001fb2:	fa00 f203 	lsl.w	r2, r0, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	635a      	str	r2, [r3, #52]	; 0x34
 8001fbe:	e04c      	b.n	800205a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b0c      	cmp	r3, #12
 8001fc6:	d824      	bhi.n	8002012 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3b23      	subs	r3, #35	; 0x23
 8001fda:	221f      	movs	r2, #31
 8001fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe0:	43da      	mvns	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	400a      	ands	r2, r1
 8001fe8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685a      	ldr	r2, [r3, #4]
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	4413      	add	r3, r2
 8002002:	3b23      	subs	r3, #35	; 0x23
 8002004:	fa00 f203 	lsl.w	r2, r0, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	430a      	orrs	r2, r1
 800200e:	631a      	str	r2, [r3, #48]	; 0x30
 8002010:	e023      	b.n	800205a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	4613      	mov	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4413      	add	r3, r2
 8002022:	3b41      	subs	r3, #65	; 0x41
 8002024:	221f      	movs	r2, #31
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	43da      	mvns	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	400a      	ands	r2, r1
 8002032:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	b29b      	uxth	r3, r3
 8002040:	4618      	mov	r0, r3
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	3b41      	subs	r3, #65	; 0x41
 800204e:	fa00 f203 	lsl.w	r2, r0, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a20      	ldr	r2, [pc, #128]	; (80020e0 <HAL_ADC_ConfigChannel+0x230>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d109      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x1c8>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	2b12      	cmp	r3, #18
 800206a:	d105      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800206c:	4b1d      	ldr	r3, [pc, #116]	; (80020e4 <HAL_ADC_ConfigChannel+0x234>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	4a1c      	ldr	r2, [pc, #112]	; (80020e4 <HAL_ADC_ConfigChannel+0x234>)
 8002072:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002076:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a18      	ldr	r2, [pc, #96]	; (80020e0 <HAL_ADC_ConfigChannel+0x230>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d123      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x21a>
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2b10      	cmp	r3, #16
 8002088:	d003      	beq.n	8002092 <HAL_ADC_ConfigChannel+0x1e2>
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b11      	cmp	r3, #17
 8002090:	d11b      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002092:	4b14      	ldr	r3, [pc, #80]	; (80020e4 <HAL_ADC_ConfigChannel+0x234>)
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	4a13      	ldr	r2, [pc, #76]	; (80020e4 <HAL_ADC_ConfigChannel+0x234>)
 8002098:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800209c:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2b10      	cmp	r3, #16
 80020a4:	d111      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020a6:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <HAL_ADC_ConfigChannel+0x238>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a10      	ldr	r2, [pc, #64]	; (80020ec <HAL_ADC_ConfigChannel+0x23c>)
 80020ac:	fba2 2303 	umull	r2, r3, r2, r3
 80020b0:	0c9a      	lsrs	r2, r3, #18
 80020b2:	4613      	mov	r3, r2
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4413      	add	r3, r2
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80020bc:	e002      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	3b01      	subs	r3, #1
 80020c2:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d1f9      	bne.n	80020be <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	40012000 	.word	0x40012000
 80020e4:	40012300 	.word	0x40012300
 80020e8:	20000004 	.word	0x20000004
 80020ec:	431bde83 	.word	0x431bde83

080020f0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80020f8:	4b7d      	ldr	r3, [pc, #500]	; (80022f0 <ADC_Init+0x200>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	4a7c      	ldr	r2, [pc, #496]	; (80022f0 <ADC_Init+0x200>)
 80020fe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002102:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002104:	4b7a      	ldr	r3, [pc, #488]	; (80022f0 <ADC_Init+0x200>)
 8002106:	685a      	ldr	r2, [r3, #4]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	4978      	ldr	r1, [pc, #480]	; (80022f0 <ADC_Init+0x200>)
 800210e:	4313      	orrs	r3, r2
 8002110:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002120:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	6859      	ldr	r1, [r3, #4]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	021a      	lsls	r2, r3, #8
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	430a      	orrs	r2, r1
 8002134:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	685a      	ldr	r2, [r3, #4]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002144:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6859      	ldr	r1, [r3, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	430a      	orrs	r2, r1
 8002156:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	689a      	ldr	r2, [r3, #8]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002166:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	6899      	ldr	r1, [r3, #8]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68da      	ldr	r2, [r3, #12]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	430a      	orrs	r2, r1
 8002178:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217e:	4a5d      	ldr	r2, [pc, #372]	; (80022f4 <ADC_Init+0x204>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d022      	beq.n	80021ca <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002192:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6899      	ldr	r1, [r3, #8]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	430a      	orrs	r2, r1
 80021a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	6899      	ldr	r1, [r3, #8]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	e00f      	b.n	80021ea <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689a      	ldr	r2, [r3, #8]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80021d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80021e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 0202 	bic.w	r2, r2, #2
 80021f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6899      	ldr	r1, [r3, #8]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	005a      	lsls	r2, r3, #1
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a1b      	ldr	r3, [r3, #32]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d027      	beq.n	8002266 <ADC_Init+0x176>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	685a      	ldr	r2, [r3, #4]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002224:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002234:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223a:	3b01      	subs	r3, #1
 800223c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8002240:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	fa92 f2a2 	rbit	r2, r2
 8002248:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800224a:	68ba      	ldr	r2, [r7, #8]
 800224c:	fab2 f282 	clz	r2, r2
 8002250:	b2d2      	uxtb	r2, r2
 8002252:	fa03 f102 	lsl.w	r1, r3, r2
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	e007      	b.n	8002276 <ADC_Init+0x186>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002274:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002284:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	69db      	ldr	r3, [r3, #28]
 8002290:	3b01      	subs	r3, #1
 8002292:	051a      	lsls	r2, r3, #20
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	430a      	orrs	r2, r1
 800229a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80022aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	6899      	ldr	r1, [r3, #8]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	025a      	lsls	r2, r3, #9
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	430a      	orrs	r2, r1
 80022be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689a      	ldr	r2, [r3, #8]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	6899      	ldr	r1, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	695b      	ldr	r3, [r3, #20]
 80022da:	029a      	lsls	r2, r3, #10
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	430a      	orrs	r2, r1
 80022e2:	609a      	str	r2, [r3, #8]
}
 80022e4:	bf00      	nop
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bc80      	pop	{r7}
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40012300 	.word	0x40012300
 80022f4:	0f000001 	.word	0x0f000001

080022f8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr
	...

0800230c <__NVIC_SetPriorityGrouping>:
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f003 0307 	and.w	r3, r3, #7
 800231a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <__NVIC_SetPriorityGrouping+0x44>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002328:	4013      	ands	r3, r2
 800232a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002334:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002338:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800233c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800233e:	4a04      	ldr	r2, [pc, #16]	; (8002350 <__NVIC_SetPriorityGrouping+0x44>)
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	60d3      	str	r3, [r2, #12]
}
 8002344:	bf00      	nop
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <__NVIC_GetPriorityGrouping>:
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002358:	4b04      	ldr	r3, [pc, #16]	; (800236c <__NVIC_GetPriorityGrouping+0x18>)
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	0a1b      	lsrs	r3, r3, #8
 800235e:	f003 0307 	and.w	r3, r3, #7
}
 8002362:	4618      	mov	r0, r3
 8002364:	46bd      	mov	sp, r7
 8002366:	bc80      	pop	{r7}
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <__NVIC_EnableIRQ>:
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	4603      	mov	r3, r0
 8002378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800237a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237e:	2b00      	cmp	r3, #0
 8002380:	db0b      	blt.n	800239a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	f003 021f 	and.w	r2, r3, #31
 8002388:	4906      	ldr	r1, [pc, #24]	; (80023a4 <__NVIC_EnableIRQ+0x34>)
 800238a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238e:	095b      	lsrs	r3, r3, #5
 8002390:	2001      	movs	r0, #1
 8002392:	fa00 f202 	lsl.w	r2, r0, r2
 8002396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr
 80023a4:	e000e100 	.word	0xe000e100

080023a8 <__NVIC_SetPriority>:
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	6039      	str	r1, [r7, #0]
 80023b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	db0a      	blt.n	80023d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	b2da      	uxtb	r2, r3
 80023c0:	490c      	ldr	r1, [pc, #48]	; (80023f4 <__NVIC_SetPriority+0x4c>)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	0112      	lsls	r2, r2, #4
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	440b      	add	r3, r1
 80023cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80023d0:	e00a      	b.n	80023e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	4908      	ldr	r1, [pc, #32]	; (80023f8 <__NVIC_SetPriority+0x50>)
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	3b04      	subs	r3, #4
 80023e0:	0112      	lsls	r2, r2, #4
 80023e2:	b2d2      	uxtb	r2, r2
 80023e4:	440b      	add	r3, r1
 80023e6:	761a      	strb	r2, [r3, #24]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bc80      	pop	{r7}
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	e000e100 	.word	0xe000e100
 80023f8:	e000ed00 	.word	0xe000ed00

080023fc <NVIC_EncodePriority>:
{
 80023fc:	b480      	push	{r7}
 80023fe:	b089      	sub	sp, #36	; 0x24
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f1c3 0307 	rsb	r3, r3, #7
 8002416:	2b04      	cmp	r3, #4
 8002418:	bf28      	it	cs
 800241a:	2304      	movcs	r3, #4
 800241c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3304      	adds	r3, #4
 8002422:	2b06      	cmp	r3, #6
 8002424:	d902      	bls.n	800242c <NVIC_EncodePriority+0x30>
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3b03      	subs	r3, #3
 800242a:	e000      	b.n	800242e <NVIC_EncodePriority+0x32>
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002430:	f04f 32ff 	mov.w	r2, #4294967295
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43da      	mvns	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	401a      	ands	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002444:	f04f 31ff 	mov.w	r1, #4294967295
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	fa01 f303 	lsl.w	r3, r1, r3
 800244e:	43d9      	mvns	r1, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002454:	4313      	orrs	r3, r2
}
 8002456:	4618      	mov	r0, r3
 8002458:	3724      	adds	r7, #36	; 0x24
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr

08002460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	3b01      	subs	r3, #1
 800246c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002470:	d301      	bcc.n	8002476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002472:	2301      	movs	r3, #1
 8002474:	e00f      	b.n	8002496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002476:	4a0a      	ldr	r2, [pc, #40]	; (80024a0 <SysTick_Config+0x40>)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3b01      	subs	r3, #1
 800247c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800247e:	210f      	movs	r1, #15
 8002480:	f04f 30ff 	mov.w	r0, #4294967295
 8002484:	f7ff ff90 	bl	80023a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002488:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <SysTick_Config+0x40>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800248e:	4b04      	ldr	r3, [pc, #16]	; (80024a0 <SysTick_Config+0x40>)
 8002490:	2207      	movs	r2, #7
 8002492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	e000e010 	.word	0xe000e010

080024a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7ff ff2d 	bl	800230c <__NVIC_SetPriorityGrouping>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024ba:	b580      	push	{r7, lr}
 80024bc:	b086      	sub	sp, #24
 80024be:	af00      	add	r7, sp, #0
 80024c0:	4603      	mov	r3, r0
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607a      	str	r2, [r7, #4]
 80024c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024cc:	f7ff ff42 	bl	8002354 <__NVIC_GetPriorityGrouping>
 80024d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	68b9      	ldr	r1, [r7, #8]
 80024d6:	6978      	ldr	r0, [r7, #20]
 80024d8:	f7ff ff90 	bl	80023fc <NVIC_EncodePriority>
 80024dc:	4602      	mov	r2, r0
 80024de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e2:	4611      	mov	r1, r2
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff ff5f 	bl	80023a8 <__NVIC_SetPriority>
}
 80024ea:	bf00      	nop
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}

080024f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b082      	sub	sp, #8
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	4603      	mov	r3, r0
 80024fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff ff35 	bl	8002370 <__NVIC_EnableIRQ>
}
 8002506:	bf00      	nop
 8002508:	3708      	adds	r7, #8
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b082      	sub	sp, #8
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff ffa2 	bl	8002460 <SysTick_Config>
 800251c:	4603      	mov	r3, r0
}
 800251e:	4618      	mov	r0, r3
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
	...

08002528 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002534:	f7ff faf0 	bl	8001b18 <HAL_GetTick>
 8002538:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e099      	b.n	8002678 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2202      	movs	r2, #2
 8002550:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f022 0201 	bic.w	r2, r2, #1
 8002562:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002564:	e00f      	b.n	8002586 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002566:	f7ff fad7 	bl	8001b18 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b05      	cmp	r3, #5
 8002572:	d908      	bls.n	8002586 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2220      	movs	r2, #32
 8002578:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2203      	movs	r2, #3
 800257e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002582:	2303      	movs	r3, #3
 8002584:	e078      	b.n	8002678 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0301 	and.w	r3, r3, #1
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1e8      	bne.n	8002566 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	4b38      	ldr	r3, [pc, #224]	; (8002680 <HAL_DMA_Init+0x158>)
 80025a0:	4013      	ands	r3, r2
 80025a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a1b      	ldr	r3, [r3, #32]
 80025d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025dc:	2b04      	cmp	r3, #4
 80025de:	d107      	bne.n	80025f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e8:	4313      	orrs	r3, r2
 80025ea:	697a      	ldr	r2, [r7, #20]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	f023 0307 	bic.w	r3, r3, #7
 8002606:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	4313      	orrs	r3, r2
 8002610:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002616:	2b04      	cmp	r3, #4
 8002618:	d117      	bne.n	800264a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	4313      	orrs	r3, r2
 8002622:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00e      	beq.n	800264a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f000 fa09 	bl	8002a44 <DMA_CheckFifoParam>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d008      	beq.n	800264a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2240      	movs	r2, #64	; 0x40
 800263c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002646:	2301      	movs	r3, #1
 8002648:	e016      	b.n	8002678 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f000 f9c2 	bl	80029dc <DMA_CalcBaseAndBitshift>
 8002658:	4603      	mov	r3, r0
 800265a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002660:	223f      	movs	r2, #63	; 0x3f
 8002662:	409a      	lsls	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2200      	movs	r2, #0
 800266c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	f010803f 	.word	0xf010803f

08002684 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d004      	beq.n	80026a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2280      	movs	r2, #128	; 0x80
 800269c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e00c      	b.n	80026bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2205      	movs	r2, #5
 80026a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681a      	ldr	r2, [r3, #0]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 0201 	bic.w	r2, r2, #1
 80026b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
}
 80026bc:	4618      	mov	r0, r3
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bc80      	pop	{r7}
 80026c4:	4770      	bx	lr
	...

080026c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026d0:	2300      	movs	r3, #0
 80026d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026d4:	4b92      	ldr	r3, [pc, #584]	; (8002920 <HAL_DMA_IRQHandler+0x258>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a92      	ldr	r2, [pc, #584]	; (8002924 <HAL_DMA_IRQHandler+0x25c>)
 80026da:	fba2 2303 	umull	r2, r3, r2, r3
 80026de:	0a9b      	lsrs	r3, r3, #10
 80026e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f2:	2208      	movs	r2, #8
 80026f4:	409a      	lsls	r2, r3
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	4013      	ands	r3, r2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d01a      	beq.n	8002734 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	d013      	beq.n	8002734 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0204 	bic.w	r2, r2, #4
 800271a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002720:	2208      	movs	r2, #8
 8002722:	409a      	lsls	r2, r3
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800272c:	f043 0201 	orr.w	r2, r3, #1
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002738:	2201      	movs	r2, #1
 800273a:	409a      	lsls	r2, r3
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	4013      	ands	r3, r2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d012      	beq.n	800276a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00b      	beq.n	800276a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002756:	2201      	movs	r2, #1
 8002758:	409a      	lsls	r2, r3
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002762:	f043 0202 	orr.w	r2, r3, #2
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800276e:	2204      	movs	r2, #4
 8002770:	409a      	lsls	r2, r3
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4013      	ands	r3, r2
 8002776:	2b00      	cmp	r3, #0
 8002778:	d012      	beq.n	80027a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d00b      	beq.n	80027a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800278c:	2204      	movs	r2, #4
 800278e:	409a      	lsls	r2, r3
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002798:	f043 0204 	orr.w	r2, r3, #4
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027a4:	2210      	movs	r2, #16
 80027a6:	409a      	lsls	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	4013      	ands	r3, r2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d043      	beq.n	8002838 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0308 	and.w	r3, r3, #8
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d03c      	beq.n	8002838 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c2:	2210      	movs	r2, #16
 80027c4:	409a      	lsls	r2, r3
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d018      	beq.n	800280a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d108      	bne.n	80027f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d024      	beq.n	8002838 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	4798      	blx	r3
 80027f6:	e01f      	b.n	8002838 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d01b      	beq.n	8002838 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	4798      	blx	r3
 8002808:	e016      	b.n	8002838 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002814:	2b00      	cmp	r3, #0
 8002816:	d107      	bne.n	8002828 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f022 0208 	bic.w	r2, r2, #8
 8002826:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282c:	2b00      	cmp	r3, #0
 800282e:	d003      	beq.n	8002838 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800283c:	2220      	movs	r2, #32
 800283e:	409a      	lsls	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4013      	ands	r3, r2
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 808e 	beq.w	8002966 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0310 	and.w	r3, r3, #16
 8002854:	2b00      	cmp	r3, #0
 8002856:	f000 8086 	beq.w	8002966 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800285e:	2220      	movs	r2, #32
 8002860:	409a      	lsls	r2, r3
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b05      	cmp	r3, #5
 8002870:	d136      	bne.n	80028e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f022 0216 	bic.w	r2, r2, #22
 8002880:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	695a      	ldr	r2, [r3, #20]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002890:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	2b00      	cmp	r3, #0
 8002898:	d103      	bne.n	80028a2 <HAL_DMA_IRQHandler+0x1da>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d007      	beq.n	80028b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 0208 	bic.w	r2, r2, #8
 80028b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b6:	223f      	movs	r2, #63	; 0x3f
 80028b8:	409a      	lsls	r2, r3
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2201      	movs	r2, #1
 80028ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d07d      	beq.n	80029d2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	4798      	blx	r3
        }
        return;
 80028de:	e078      	b.n	80029d2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d01c      	beq.n	8002928 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d108      	bne.n	800290e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002900:	2b00      	cmp	r3, #0
 8002902:	d030      	beq.n	8002966 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	4798      	blx	r3
 800290c:	e02b      	b.n	8002966 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002912:	2b00      	cmp	r3, #0
 8002914:	d027      	beq.n	8002966 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	4798      	blx	r3
 800291e:	e022      	b.n	8002966 <HAL_DMA_IRQHandler+0x29e>
 8002920:	20000004 	.word	0x20000004
 8002924:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10f      	bne.n	8002956 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f022 0210 	bic.w	r2, r2, #16
 8002944:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800296a:	2b00      	cmp	r3, #0
 800296c:	d032      	beq.n	80029d4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002972:	f003 0301 	and.w	r3, r3, #1
 8002976:	2b00      	cmp	r3, #0
 8002978:	d022      	beq.n	80029c0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2205      	movs	r2, #5
 800297e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 0201 	bic.w	r2, r2, #1
 8002990:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	3301      	adds	r3, #1
 8002996:	60bb      	str	r3, [r7, #8]
 8002998:	697a      	ldr	r2, [r7, #20]
 800299a:	429a      	cmp	r2, r3
 800299c:	d307      	bcc.n	80029ae <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 0301 	and.w	r3, r3, #1
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d1f2      	bne.n	8002992 <HAL_DMA_IRQHandler+0x2ca>
 80029ac:	e000      	b.n	80029b0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80029ae:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d005      	beq.n	80029d4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	4798      	blx	r3
 80029d0:	e000      	b.n	80029d4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80029d2:	bf00      	nop
    }
  }
}
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop

080029dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	3b10      	subs	r3, #16
 80029ec:	4a13      	ldr	r2, [pc, #76]	; (8002a3c <DMA_CalcBaseAndBitshift+0x60>)
 80029ee:	fba2 2303 	umull	r2, r3, r2, r3
 80029f2:	091b      	lsrs	r3, r3, #4
 80029f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029f6:	4a12      	ldr	r2, [pc, #72]	; (8002a40 <DMA_CalcBaseAndBitshift+0x64>)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	4413      	add	r3, r2
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	461a      	mov	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b03      	cmp	r3, #3
 8002a08:	d909      	bls.n	8002a1e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a12:	f023 0303 	bic.w	r3, r3, #3
 8002a16:	1d1a      	adds	r2, r3, #4
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	659a      	str	r2, [r3, #88]	; 0x58
 8002a1c:	e007      	b.n	8002a2e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a26:	f023 0303 	bic.w	r3, r3, #3
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	3714      	adds	r7, #20
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr
 8002a3c:	aaaaaaab 	.word	0xaaaaaaab
 8002a40:	08013cc8 	.word	0x08013cc8

08002a44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d11f      	bne.n	8002a9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	2b03      	cmp	r3, #3
 8002a62:	d855      	bhi.n	8002b10 <DMA_CheckFifoParam+0xcc>
 8002a64:	a201      	add	r2, pc, #4	; (adr r2, 8002a6c <DMA_CheckFifoParam+0x28>)
 8002a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a6a:	bf00      	nop
 8002a6c:	08002a7d 	.word	0x08002a7d
 8002a70:	08002a8f 	.word	0x08002a8f
 8002a74:	08002a7d 	.word	0x08002a7d
 8002a78:	08002b11 	.word	0x08002b11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d045      	beq.n	8002b14 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002a88:	2301      	movs	r3, #1
 8002a8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a8c:	e042      	b.n	8002b14 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a96:	d13f      	bne.n	8002b18 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a9c:	e03c      	b.n	8002b18 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002aa6:	d121      	bne.n	8002aec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d836      	bhi.n	8002b1c <DMA_CheckFifoParam+0xd8>
 8002aae:	a201      	add	r2, pc, #4	; (adr r2, 8002ab4 <DMA_CheckFifoParam+0x70>)
 8002ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab4:	08002ac5 	.word	0x08002ac5
 8002ab8:	08002acb 	.word	0x08002acb
 8002abc:	08002ac5 	.word	0x08002ac5
 8002ac0:	08002add 	.word	0x08002add
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ac8:	e02f      	b.n	8002b2a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ace:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d024      	beq.n	8002b20 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ada:	e021      	b.n	8002b20 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ae4:	d11e      	bne.n	8002b24 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002aea:	e01b      	b.n	8002b24 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d902      	bls.n	8002af8 <DMA_CheckFifoParam+0xb4>
 8002af2:	2b03      	cmp	r3, #3
 8002af4:	d003      	beq.n	8002afe <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002af6:	e018      	b.n	8002b2a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	73fb      	strb	r3, [r7, #15]
      break;
 8002afc:	e015      	b.n	8002b2a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d00e      	beq.n	8002b28 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	73fb      	strb	r3, [r7, #15]
      break;
 8002b0e:	e00b      	b.n	8002b28 <DMA_CheckFifoParam+0xe4>
      break;
 8002b10:	bf00      	nop
 8002b12:	e00a      	b.n	8002b2a <DMA_CheckFifoParam+0xe6>
      break;
 8002b14:	bf00      	nop
 8002b16:	e008      	b.n	8002b2a <DMA_CheckFifoParam+0xe6>
      break;
 8002b18:	bf00      	nop
 8002b1a:	e006      	b.n	8002b2a <DMA_CheckFifoParam+0xe6>
      break;
 8002b1c:	bf00      	nop
 8002b1e:	e004      	b.n	8002b2a <DMA_CheckFifoParam+0xe6>
      break;
 8002b20:	bf00      	nop
 8002b22:	e002      	b.n	8002b2a <DMA_CheckFifoParam+0xe6>
      break;   
 8002b24:	bf00      	nop
 8002b26:	e000      	b.n	8002b2a <DMA_CheckFifoParam+0xe6>
      break;
 8002b28:	bf00      	nop
    }
  } 
  
  return status; 
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop

08002b38 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b088      	sub	sp, #32
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8002b40:	2300      	movs	r3, #0
 8002b42:	61fb      	str	r3, [r7, #28]
 8002b44:	2300      	movs	r3, #0
 8002b46:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8002b48:	4ba3      	ldr	r3, [pc, #652]	; (8002dd8 <HAL_ETH_Init+0x2a0>)
 8002b4a:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8002b50:	2300      	movs	r3, #0
 8002b52:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d101      	bne.n	8002b5e <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e175      	b.n	8002e4a <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d106      	bne.n	8002b78 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f007 fd94 	bl	800a6a0 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60bb      	str	r3, [r7, #8]
 8002b7c:	4b97      	ldr	r3, [pc, #604]	; (8002ddc <HAL_ETH_Init+0x2a4>)
 8002b7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b80:	4a96      	ldr	r2, [pc, #600]	; (8002ddc <HAL_ETH_Init+0x2a4>)
 8002b82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b86:	6453      	str	r3, [r2, #68]	; 0x44
 8002b88:	4b94      	ldr	r3, [pc, #592]	; (8002ddc <HAL_ETH_Init+0x2a4>)
 8002b8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b90:	60bb      	str	r3, [r7, #8]
 8002b92:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002b94:	4b92      	ldr	r3, [pc, #584]	; (8002de0 <HAL_ETH_Init+0x2a8>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4a91      	ldr	r2, [pc, #580]	; (8002de0 <HAL_ETH_Init+0x2a8>)
 8002b9a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002b9e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002ba0:	4b8f      	ldr	r3, [pc, #572]	; (8002de0 <HAL_ETH_Init+0x2a8>)
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	498d      	ldr	r1, [pc, #564]	; (8002de0 <HAL_ETH_Init+0x2a8>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f042 0201 	orr.w	r2, r2, #1
 8002bc0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bc4:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bc6:	f7fe ffa7 	bl	8001b18 <HAL_GetTick>
 8002bca:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002bcc:	e011      	b.n	8002bf2 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8002bce:	f7fe ffa3 	bl	8001b18 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002bdc:	d909      	bls.n	8002bf2 <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2203      	movs	r2, #3
 8002be2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e12b      	b.n	8002e4a <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1e4      	bne.n	8002bce <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	f023 031c 	bic.w	r3, r3, #28
 8002c12:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002c14:	f003 f8a8 	bl	8005d68 <HAL_RCC_GetHCLKFreq>
 8002c18:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	4a71      	ldr	r2, [pc, #452]	; (8002de4 <HAL_ETH_Init+0x2ac>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d908      	bls.n	8002c34 <HAL_ETH_Init+0xfc>
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	4a70      	ldr	r2, [pc, #448]	; (8002de8 <HAL_ETH_Init+0x2b0>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d804      	bhi.n	8002c34 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	f043 0308 	orr.w	r3, r3, #8
 8002c30:	61fb      	str	r3, [r7, #28]
 8002c32:	e01a      	b.n	8002c6a <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	4a6c      	ldr	r2, [pc, #432]	; (8002de8 <HAL_ETH_Init+0x2b0>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d908      	bls.n	8002c4e <HAL_ETH_Init+0x116>
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	4a6b      	ldr	r2, [pc, #428]	; (8002dec <HAL_ETH_Init+0x2b4>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d804      	bhi.n	8002c4e <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f043 030c 	orr.w	r3, r3, #12
 8002c4a:	61fb      	str	r3, [r7, #28]
 8002c4c:	e00d      	b.n	8002c6a <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	4a66      	ldr	r2, [pc, #408]	; (8002dec <HAL_ETH_Init+0x2b4>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d903      	bls.n	8002c5e <HAL_ETH_Init+0x126>
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	4a65      	ldr	r2, [pc, #404]	; (8002df0 <HAL_ETH_Init+0x2b8>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d904      	bls.n	8002c68 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	f043 0304 	orr.w	r3, r3, #4
 8002c64:	61fb      	str	r3, [r7, #28]
 8002c66:	e000      	b.n	8002c6a <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8002c68:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	69fa      	ldr	r2, [r7, #28]
 8002c70:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8002c72:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002c76:	2100      	movs	r1, #0
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 fc16 	bl	80034aa <HAL_ETH_WritePHYRegister>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d00b      	beq.n	8002c9c <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8002c84:	2301      	movs	r3, #1
 8002c86:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8002c88:	6939      	ldr	r1, [r7, #16]
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 fdcc 	bl	8003828 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e0d6      	b.n	8002e4a <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8002c9c:	20ff      	movs	r0, #255	; 0xff
 8002c9e:	f7fe ff45 	bl	8001b2c <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f000 80a4 	beq.w	8002df4 <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8002cac:	f7fe ff34 	bl	8001b18 <HAL_GetTick>
 8002cb0:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002cb2:	f107 030c 	add.w	r3, r7, #12
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	2101      	movs	r1, #1
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f000 fb8d 	bl	80033da <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8002cc0:	f7fe ff2a 	bl	8001b18 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d90f      	bls.n	8002cf2 <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002cd6:	6939      	ldr	r1, [r7, #16]
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f000 fda5 	bl	8003828 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e0ab      	b.n	8002e4a <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d0da      	beq.n	8002cb2 <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8002cfc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002d00:	2100      	movs	r1, #0
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 fbd1 	bl	80034aa <HAL_ETH_WritePHYRegister>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00b      	beq.n	8002d26 <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002d12:	6939      	ldr	r1, [r7, #16]
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f000 fd87 	bl	8003828 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e091      	b.n	8002e4a <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8002d26:	f7fe fef7 	bl	8001b18 <HAL_GetTick>
 8002d2a:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002d2c:	f107 030c 	add.w	r3, r7, #12
 8002d30:	461a      	mov	r2, r3
 8002d32:	2101      	movs	r1, #1
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f000 fb50 	bl	80033da <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8002d3a:	f7fe feed 	bl	8001b18 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d90f      	bls.n	8002d6c <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002d50:	6939      	ldr	r1, [r7, #16]
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 fd68 	bl	8003828 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e06e      	b.n	8002e4a <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f003 0320 	and.w	r3, r3, #32
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d0da      	beq.n	8002d2c <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8002d76:	f107 030c 	add.w	r3, r7, #12
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	211f      	movs	r1, #31
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f000 fb2b 	bl	80033da <HAL_ETH_ReadPHYRegister>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d00b      	beq.n	8002da2 <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002d8e:	6939      	ldr	r1, [r7, #16]
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 fd49 	bl	8003828 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e053      	b.n	8002e4a <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f003 0310 	and.w	r3, r3, #16
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d004      	beq.n	8002db6 <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002db2:	60da      	str	r2, [r3, #12]
 8002db4:	e002      	b.n	8002dbc <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2200      	movs	r2, #0
 8002dba:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	609a      	str	r2, [r3, #8]
 8002dcc:	e034      	b.n	8002e38 <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002dd4:	609a      	str	r2, [r3, #8]
 8002dd6:	e02f      	b.n	8002e38 <HAL_ETH_Init+0x300>
 8002dd8:	03938700 	.word	0x03938700
 8002ddc:	40023800 	.word	0x40023800
 8002de0:	40013800 	.word	0x40013800
 8002de4:	01312cff 	.word	0x01312cff
 8002de8:	02160ebf 	.word	0x02160ebf
 8002dec:	039386ff 	.word	0x039386ff
 8002df0:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	08db      	lsrs	r3, r3, #3
 8002dfa:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	085b      	lsrs	r3, r3, #1
 8002e02:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8002e04:	4313      	orrs	r3, r2
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	461a      	mov	r2, r3
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f000 fb4c 	bl	80034aa <HAL_ETH_WritePHYRegister>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00b      	beq.n	8002e30 <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002e1c:	6939      	ldr	r1, [r7, #16]
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 fd02 	bl	8003828 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e00c      	b.n	8002e4a <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8002e30:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002e34:	f7fe fe7a 	bl	8001b2c <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8002e38:	6939      	ldr	r1, [r7, #16]
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 fcf4 	bl	8003828 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3720      	adds	r7, #32
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop

08002e54 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b087      	sub	sp, #28
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	60f8      	str	r0, [r7, #12]
 8002e5c:	60b9      	str	r1, [r7, #8]
 8002e5e:	607a      	str	r2, [r7, #4]
 8002e60:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_ETH_DMATxDescListInit+0x20>
 8002e70:	2302      	movs	r3, #2
 8002e72:	e052      	b.n	8002f1a <HAL_ETH_DMATxDescListInit+0xc6>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	68ba      	ldr	r2, [r7, #8]
 8002e88:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	e030      	b.n	8002ef2 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	015b      	lsls	r3, r3, #5
 8002e94:	68ba      	ldr	r2, [r7, #8]
 8002e96:	4413      	add	r3, r2
 8002e98:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002ea0:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002ea8:	fb02 f303 	mul.w	r3, r2, r3
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	4413      	add	r3, r2
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d105      	bne.n	8002eca <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d208      	bcs.n	8002ee6 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	015b      	lsls	r3, r3, #5
 8002eda:	68ba      	ldr	r2, [r7, #8]
 8002edc:	4413      	add	r3, r2
 8002ede:	461a      	mov	r2, r3
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	60da      	str	r2, [r3, #12]
 8002ee4:	e002      	b.n	8002eec <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 8002ee6:	68ba      	ldr	r2, [r7, #8]
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	3301      	adds	r3, #1
 8002ef0:	617b      	str	r3, [r7, #20]
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d3ca      	bcc.n	8002e90 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68ba      	ldr	r2, [r7, #8]
 8002f00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002f04:	3310      	adds	r3, #16
 8002f06:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	371c      	adds	r7, #28
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr

08002f24 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b087      	sub	sp, #28
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	60f8      	str	r0, [r7, #12]
 8002f2c:	60b9      	str	r1, [r7, #8]
 8002f2e:	607a      	str	r2, [r7, #4]
 8002f30:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8002f32:	2300      	movs	r3, #0
 8002f34:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d101      	bne.n	8002f44 <HAL_ETH_DMARxDescListInit+0x20>
 8002f40:	2302      	movs	r3, #2
 8002f42:	e056      	b.n	8002ff2 <HAL_ETH_DMARxDescListInit+0xce>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2201      	movs	r2, #1
 8002f48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2202      	movs	r2, #2
 8002f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	68ba      	ldr	r2, [r7, #8]
 8002f58:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	617b      	str	r3, [r7, #20]
 8002f5e:	e034      	b.n	8002fca <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	015b      	lsls	r3, r3, #5
 8002f64:	68ba      	ldr	r2, [r7, #8]
 8002f66:	4413      	add	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002f70:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002f78:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002f80:	fb02 f303 	mul.w	r3, r2, r3
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	4413      	add	r3, r2
 8002f88:	461a      	mov	r2, r3
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d105      	bne.n	8002fa2 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	697a      	ldr	r2, [r7, #20]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d208      	bcs.n	8002fbe <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	015b      	lsls	r3, r3, #5
 8002fb2:	68ba      	ldr	r2, [r7, #8]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	60da      	str	r2, [r3, #12]
 8002fbc:	e002      	b.n	8002fc4 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	617b      	str	r3, [r7, #20]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d3c6      	bcc.n	8002f60 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68ba      	ldr	r2, [r7, #8]
 8002fd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002fdc:	330c      	adds	r3, #12
 8002fde:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	371c      	adds	r7, #28
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8003006:	2300      	movs	r3, #0
 8003008:	617b      	str	r3, [r7, #20]
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	2300      	movs	r3, #0
 8003010:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003018:	2b01      	cmp	r3, #1
 800301a:	d101      	bne.n	8003020 <HAL_ETH_TransmitFrame+0x24>
 800301c:	2302      	movs	r3, #2
 800301e:	e0cd      	b.n	80031bc <HAL_ETH_TransmitFrame+0x1c0>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2202      	movs	r2, #2
 800302c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d109      	bne.n	800304a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e0b8      	b.n	80031bc <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	da09      	bge.n	8003068 <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2212      	movs	r2, #18
 8003058:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2200      	movs	r2, #0
 8003060:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e0a9      	b.n	80031bc <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800306e:	4293      	cmp	r3, r2
 8003070:	d915      	bls.n	800309e <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	4a54      	ldr	r2, [pc, #336]	; (80031c8 <HAL_ETH_TransmitFrame+0x1cc>)
 8003076:	fba2 2303 	umull	r2, r3, r2, r3
 800307a:	0a9b      	lsrs	r3, r3, #10
 800307c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 800307e:	683a      	ldr	r2, [r7, #0]
 8003080:	4b51      	ldr	r3, [pc, #324]	; (80031c8 <HAL_ETH_TransmitFrame+0x1cc>)
 8003082:	fba3 1302 	umull	r1, r3, r3, r2
 8003086:	0a9b      	lsrs	r3, r3, #10
 8003088:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800308c:	fb01 f303 	mul.w	r3, r1, r3
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d005      	beq.n	80030a2 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	3301      	adds	r3, #1
 800309a:	617b      	str	r3, [r7, #20]
 800309c:	e001      	b.n	80030a2 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 800309e:	2301      	movs	r3, #1
 80030a0:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d11c      	bne.n	80030e2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b2:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 80030b6:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80030c2:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ce:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80030d2:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	461a      	mov	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	62da      	str	r2, [r3, #44]	; 0x2c
 80030e0:	e04b      	b.n	800317a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 80030e2:	2300      	movs	r3, #0
 80030e4:	613b      	str	r3, [r7, #16]
 80030e6:	e044      	b.n	8003172 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030f6:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d107      	bne.n	800310e <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003108:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800310c:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003112:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8003116:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	3b01      	subs	r3, #1
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	429a      	cmp	r2, r3
 8003120:	d116      	bne.n	8003150 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003130:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	4a25      	ldr	r2, [pc, #148]	; (80031cc <HAL_ETH_TransmitFrame+0x1d0>)
 8003136:	fb02 f203 	mul.w	r2, r2, r3
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	4413      	add	r3, r2
 800313e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8003142:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800314e:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800315a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800315e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	461a      	mov	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	3301      	adds	r3, #1
 8003170:	613b      	str	r3, [r7, #16]
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	429a      	cmp	r2, r3
 8003178:	d3b6      	bcc.n	80030e8 <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003182:	3314      	adds	r3, #20
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00d      	beq.n	80031aa <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003196:	3314      	adds	r3, #20
 8003198:	2204      	movs	r2, #4
 800319a:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80031a4:	3304      	adds	r3, #4
 80031a6:	2200      	movs	r2, #0
 80031a8:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	371c      	adds	r7, #28
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bc80      	pop	{r7}
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	ac02b00b 	.word	0xac02b00b
 80031cc:	fffffa0c 	.word	0xfffffa0c

080031d0 <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 80031d8:	2300      	movs	r3, #0
 80031da:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d101      	bne.n	80031ea <HAL_ETH_GetReceivedFrame+0x1a>
 80031e6:	2302      	movs	r3, #2
 80031e8:	e070      	b.n	80032cc <HAL_ETH_GetReceivedFrame+0xfc>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2202      	movs	r2, #2
 80031f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	db5a      	blt.n	80032ba <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if (((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800320e:	2b00      	cmp	r3, #0
 8003210:	d030      	beq.n	8003274 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003216:	1c5a      	adds	r2, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003220:	2b01      	cmp	r3, #1
 8003222:	d103      	bne.n	800322c <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	631a      	str	r2, [r3, #48]	; 0x30
      }

      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	0c1b      	lsrs	r3, r3, #16
 800323c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003240:	3b04      	subs	r3, #4
 8003242:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324e:	689a      	ldr	r2, [r3, #8]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)((heth->RxDesc)->Buffer2NextDescAddr);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	461a      	mov	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Return function status */
      return HAL_OK;
 8003270:	2300      	movs	r3, #0
 8003272:	e02b      	b.n	80032cc <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800327e:	2b00      	cmp	r3, #0
 8003280:	d010      	beq.n	80032a4 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	461a      	mov	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	629a      	str	r2, [r3, #40]	; 0x28
 80032a2:	e00a      	b.n	80032ba <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */
    else
    {
      (heth->RxFrameInfos).SegCount++;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032a8:	1c5a      	adds	r2, r3, #1
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef *)(heth->RxDesc->Buffer2NextDescAddr);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	461a      	mov	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr

080032d6 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b082      	sub	sp, #8
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80032e6:	3314      	adds	r3, #20
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032ee:	2b40      	cmp	r3, #64	; 0x40
 80032f0:	d112      	bne.n	8003318 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f85f 	bl	80033b6 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003300:	3314      	adds	r3, #20
 8003302:	2240      	movs	r2, #64	; 0x40
 8003304:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003316:	e01b      	b.n	8003350 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003320:	3314      	adds	r3, #20
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b01      	cmp	r3, #1
 800332a:	d111      	bne.n	8003350 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f000 f839 	bl	80033a4 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800333a:	3314      	adds	r3, #20
 800333c:	2201      	movs	r2, #1
 800333e:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003358:	3314      	adds	r3, #20
 800335a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800335e:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003368:	3314      	adds	r3, #20
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003370:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003374:	d112      	bne.n	800339c <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8003376:	6878      	ldr	r0, [r7, #4]
 8003378:	f000 f826 	bl	80033c8 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003384:	3314      	adds	r3, #20
 8003386:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800338a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800339c:	bf00      	nop
 800339e:	3708      	adds	r7, #8
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80033ac:	bf00      	nop
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bc80      	pop	{r7}
 80033b4:	4770      	bx	lr

080033b6 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 80033b6:	b480      	push	{r7}
 80033b8:	b083      	sub	sp, #12
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80033be:	bf00      	nop
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bc80      	pop	{r7}
 80033c6:	4770      	bx	lr

080033c8 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 80033d0:	bf00      	nop
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bc80      	pop	{r7}
 80033d8:	4770      	bx	lr

080033da <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b086      	sub	sp, #24
 80033de:	af00      	add	r7, sp, #0
 80033e0:	60f8      	str	r0, [r7, #12]
 80033e2:	460b      	mov	r3, r1
 80033e4:	607a      	str	r2, [r7, #4]
 80033e6:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80033e8:	2300      	movs	r3, #0
 80033ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80033ec:	2300      	movs	r3, #0
 80033ee:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b82      	cmp	r3, #130	; 0x82
 80033fa:	d101      	bne.n	8003400 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 80033fc:	2302      	movs	r3, #2
 80033fe:	e050      	b.n	80034a2 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2282      	movs	r2, #130	; 0x82
 8003404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f003 031c 	and.w	r3, r3, #28
 8003416:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8a1b      	ldrh	r3, [r3, #16]
 800341c:	02db      	lsls	r3, r3, #11
 800341e:	b29b      	uxth	r3, r3
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	4313      	orrs	r3, r2
 8003424:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8003426:	897b      	ldrh	r3, [r7, #10]
 8003428:	019b      	lsls	r3, r3, #6
 800342a:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800342e:	697a      	ldr	r2, [r7, #20]
 8003430:	4313      	orrs	r3, r2
 8003432:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	f023 0302 	bic.w	r3, r3, #2
 800343a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f043 0301 	orr.w	r3, r3, #1
 8003442:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	697a      	ldr	r2, [r7, #20]
 800344a:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800344c:	f7fe fb64 	bl	8001b18 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003452:	e015      	b.n	8003480 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8003454:	f7fe fb60 	bl	8001b18 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003462:	d309      	bcc.n	8003478 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e014      	b.n	80034a2 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1e4      	bne.n	8003454 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	695b      	ldr	r3, [r3, #20]
 8003490:	b29b      	uxth	r3, r3
 8003492:	461a      	mov	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b086      	sub	sp, #24
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	60f8      	str	r0, [r7, #12]
 80034b2:	460b      	mov	r3, r1
 80034b4:	607a      	str	r2, [r7, #4]
 80034b6:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80034b8:	2300      	movs	r3, #0
 80034ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80034bc:	2300      	movs	r3, #0
 80034be:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b42      	cmp	r3, #66	; 0x42
 80034ca:	d101      	bne.n	80034d0 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80034cc:	2302      	movs	r3, #2
 80034ce:	e04e      	b.n	800356e <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2242      	movs	r2, #66	; 0x42
 80034d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	691b      	ldr	r3, [r3, #16]
 80034de:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f003 031c 	and.w	r3, r3, #28
 80034e6:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8a1b      	ldrh	r3, [r3, #16]
 80034ec:	02db      	lsls	r3, r3, #11
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	697a      	ldr	r2, [r7, #20]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 80034f6:	897b      	ldrh	r3, [r7, #10]
 80034f8:	019b      	lsls	r3, r3, #6
 80034fa:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4313      	orrs	r3, r2
 8003502:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	f043 0302 	orr.w	r3, r3, #2
 800350a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	f043 0301 	orr.w	r3, r3, #1
 8003512:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	b29a      	uxth	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003526:	f7fe faf7 	bl	8001b18 <HAL_GetTick>
 800352a:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800352c:	e015      	b.n	800355a <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 800352e:	f7fe faf3 	bl	8001b18 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800353c:	d309      	bcc.n	8003552 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2201      	movs	r2, #1
 8003542:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e00d      	b.n	800356e <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e4      	bne.n	800352e <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}

08003576 <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8003576:	b580      	push	{r7, lr}
 8003578:	b082      	sub	sp, #8
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_ETH_Start+0x16>
 8003588:	2302      	movs	r3, #2
 800358a:	e01f      	b.n	80035cc <HAL_ETH_Start+0x56>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2202      	movs	r2, #2
 8003598:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f000 fb43 	bl	8003c28 <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f000 fb7a 	bl	8003c9c <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 fc0d 	bl	8003dc8 <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 fbae 	bl	8003d10 <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 fbd9 	bl	8003d6c <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d101      	bne.n	80035ea <HAL_ETH_Stop+0x16>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e01f      	b.n	800362a <HAL_ETH_Stop+0x56>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2202      	movs	r2, #2
 80035f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 fb9f 	bl	8003d3e <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8003600:	6878      	ldr	r0, [r7, #4]
 8003602:	f000 fbca 	bl	8003d9a <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 fb65 	bl	8003cd6 <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 fbdb 	bl	8003dc8 <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fb25 	bl	8003c62 <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
	...

08003634 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003648:	2b01      	cmp	r3, #1
 800364a:	d101      	bne.n	8003650 <HAL_ETH_ConfigMAC+0x1c>
 800364c:	2302      	movs	r3, #2
 800364e:	e0e4      	b.n	800381a <HAL_ETH_ConfigMAC+0x1e6>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2202      	movs	r2, #2
 800365c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	f000 80b1 	beq.w	80037ca <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	4b6c      	ldr	r3, [pc, #432]	; (8003824 <HAL_ETH_ConfigMAC+0x1f0>)
 8003674:	4013      	ands	r3, r2
 8003676:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8003680:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 8003686:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 800368c:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 8003692:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 8003698:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 800369a:	683b      	ldr	r3, [r7, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 800369e:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 80036a4:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 80036aa:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 80036b0:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 80036b6:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 80036bc:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 80036c2:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80036da:	2001      	movs	r0, #1
 80036dc:	f7fe fa26 	bl	8001b2c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 80036f0:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 80036f6:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 80036fc:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 8003702:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8003708:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800370e:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800371a:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800371c:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003726:	2001      	movs	r0, #1
 8003728:	f7fe fa00 	bl	8001b2c <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800373c:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003746:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003756:	4013      	ands	r3, r2
 8003758:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800375e:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003764:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800376a:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 8003770:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 8003776:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 800377c:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	4313      	orrs	r3, r2
 8003782:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68fa      	ldr	r2, [r7, #12]
 800378a:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003794:	2001      	movs	r0, #1
 8003796:	f7fe f9c9 	bl	8001b2c <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	430a      	orrs	r2, r1
 80037b0:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80037ba:	2001      	movs	r0, #1
 80037bc:	f7fe f9b6 	bl	8001b2c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	61da      	str	r2, [r3, #28]
 80037c8:	e01e      	b.n	8003808 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80037d8:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689a      	ldr	r2, [r3, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80037fa:	2001      	movs	r0, #1
 80037fc:	f7fe f996 	bl	8001b2c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68fa      	ldr	r2, [r7, #12]
 8003806:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3710      	adds	r7, #16
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	ff20810f 	.word	0xff20810f

08003828 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b0b0      	sub	sp, #192	; 0xc0
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8003832:	2300      	movs	r3, #0
 8003834:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d007      	beq.n	800384e <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003844:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800384c:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800384e:	2300      	movs	r3, #0
 8003850:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 8003852:	2300      	movs	r3, #0
 8003854:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 8003856:	2300      	movs	r3, #0
 8003858:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800385a:	2300      	movs	r3, #0
 800385c:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800385e:	2300      	movs	r3, #0
 8003860:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 8003862:	2300      	movs	r3, #0
 8003864:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	69db      	ldr	r3, [r3, #28]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d103      	bne.n	8003876 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800386e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003872:	663b      	str	r3, [r7, #96]	; 0x60
 8003874:	e001      	b.n	800387a <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8003876:	2300      	movs	r3, #0
 8003878:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800387a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800387e:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 8003880:	2300      	movs	r3, #0
 8003882:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003884:	2300      	movs	r3, #0
 8003886:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 8003888:	2300      	movs	r3, #0
 800388a:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 800388c:	2300      	movs	r3, #0
 800388e:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 8003890:	2300      	movs	r3, #0
 8003892:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8003894:	2340      	movs	r3, #64	; 0x40
 8003896:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8003898:	2300      	movs	r3, #0
 800389a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800389e:	2300      	movs	r3, #0
 80038a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80038a4:	2300      	movs	r3, #0
 80038a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 80038aa:	2300      	movs	r3, #0
 80038ac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 80038b0:	2300      	movs	r3, #0
 80038b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 80038b6:	2300      	movs	r3, #0
 80038b8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 80038bc:	2300      	movs	r3, #0
 80038be:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 80038c8:	2380      	movs	r3, #128	; 0x80
 80038ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80038ce:	2300      	movs	r3, #0
 80038d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 80038d4:	2300      	movs	r3, #0
 80038d6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 80038da:	2300      	movs	r3, #0
 80038dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 80038e0:	2300      	movs	r3, #0
 80038e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 80038e6:	2300      	movs	r3, #0
 80038e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 80038ec:	2300      	movs	r3, #0
 80038ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80038fc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003900:	4bac      	ldr	r3, [pc, #688]	; (8003bb4 <ETH_MACDMAConfig+0x38c>)
 8003902:	4013      	ands	r3, r2
 8003904:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8003908:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 800390a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800390c:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 800390e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 8003910:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 8003912:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8003914:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 800391a:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 800391c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 800391e:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8003920:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 8003922:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8003928:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 800392a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 800392c:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 800392e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 8003930:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8003932:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8003934:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8003936:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 8003938:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 800393a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 800393c:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800393e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003942:	4313      	orrs	r3, r2
 8003944:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003950:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800395c:	2001      	movs	r0, #1
 800395e:	f7fe f8e5 	bl	8001b2c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800396a:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 800396c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800396e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003970:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8003972:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8003974:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 8003976:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800397a:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 800397c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 8003980:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8003982:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8003986:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8003988:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 800398c:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8003990:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8003998:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 800399a:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80039a6:	2001      	movs	r0, #1
 80039a8:	f7fe f8c0 	bl	8001b2c <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80039b4:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80039be:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80039c8:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	699b      	ldr	r3, [r3, #24]
 80039d0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80039d4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80039d8:	f64f 7341 	movw	r3, #65345	; 0xff41
 80039dc:	4013      	ands	r3, r2
 80039de:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80039e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80039e6:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 80039e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 80039ec:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 80039ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 80039f2:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 80039f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 80039f8:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 80039fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 80039fe:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8003a00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8003a04:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8003a06:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a18:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a24:	2001      	movs	r0, #1
 8003a26:	f7fe f881 	bl	8001b2c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a32:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003a34:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 8003a38:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	430a      	orrs	r2, r1
 8003a42:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	69db      	ldr	r3, [r3, #28]
 8003a4a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003a4e:	2001      	movs	r0, #1
 8003a50:	f7fe f86c 	bl	8001b2c <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003a5c:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8003a62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a66:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8003a6c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003a70:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003a72:	2300      	movs	r3, #0
 8003a74:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8003a82:	2304      	movs	r3, #4
 8003a84:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8003a86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8003a8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a90:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003a92:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003a96:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003a98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a9c:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8003a9e:	2380      	movs	r3, #128	; 0x80
 8003aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ab2:	3318      	adds	r3, #24
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003aba:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003abe:	4b3e      	ldr	r3, [pc, #248]	; (8003bb8 <ETH_MACDMAConfig+0x390>)
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003ac6:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 8003ac8:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003aca:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8003acc:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8003ace:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8003ad0:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8003ad2:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8003ad4:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8003ad6:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8003ad8:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 8003ada:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8003adc:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8003ade:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8003ae2:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8003ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 8003ae6:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8003ae8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003aec:	4313      	orrs	r3, r2
 8003aee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003afa:	3318      	adds	r3, #24
 8003afc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b00:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b0a:	3318      	adds	r3, #24
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b12:	2001      	movs	r0, #1
 8003b14:	f7fe f80a 	bl	8001b2c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b20:	3318      	adds	r3, #24
 8003b22:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b26:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003b28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 8003b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003b2c:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 8003b30:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8003b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003b34:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8003b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 8003b38:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8003b3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b3c:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8003b3e:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8003b40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8003b42:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003b4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b50:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003b60:	2001      	movs	r0, #1
 8003b62:	f7fd ffe3 	bl	8001b2c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b6e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003b72:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	699b      	ldr	r3, [r3, #24]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d10f      	bne.n	8003b9c <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b84:	331c      	adds	r3, #28
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003b90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b94:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b98:	331c      	adds	r3, #28
 8003b9a:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f809 	bl	8003bbc <ETH_MACAddressConfig>
}
 8003baa:	bf00      	nop
 8003bac:	37c0      	adds	r7, #192	; 0xc0
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	ff20810f 	.word	0xff20810f
 8003bb8:	f8de3f23 	.word	0xf8de3f23

08003bbc <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	3305      	adds	r3, #5
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	021b      	lsls	r3, r3, #8
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	3204      	adds	r2, #4
 8003bd4:	7812      	ldrb	r2, [r2, #0]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8003bda:	68ba      	ldr	r2, [r7, #8]
 8003bdc:	4b10      	ldr	r3, [pc, #64]	; (8003c20 <ETH_MACAddressConfig+0x64>)
 8003bde:	4413      	add	r3, r2
 8003be0:	461a      	mov	r2, r3
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	3303      	adds	r3, #3
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	061a      	lsls	r2, r3, #24
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	3302      	adds	r3, #2
 8003bf2:	781b      	ldrb	r3, [r3, #0]
 8003bf4:	041b      	lsls	r3, r3, #16
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	021b      	lsls	r3, r3, #8
 8003c00:	4313      	orrs	r3, r2
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	7812      	ldrb	r2, [r2, #0]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8003c0a:	68ba      	ldr	r2, [r7, #8]
 8003c0c:	4b05      	ldr	r3, [pc, #20]	; (8003c24 <ETH_MACAddressConfig+0x68>)
 8003c0e:	4413      	add	r3, r2
 8003c10:	461a      	mov	r2, r3
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	6013      	str	r3, [r2, #0]
}
 8003c16:	bf00      	nop
 8003c18:	371c      	adds	r7, #28
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bc80      	pop	{r7}
 8003c1e:	4770      	bx	lr
 8003c20:	40028040 	.word	0x40028040
 8003c24:	40028044 	.word	0x40028044

08003c28 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003c30:	2300      	movs	r3, #0
 8003c32:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f042 0208 	orr.w	r2, r2, #8
 8003c42:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003c4c:	2001      	movs	r0, #1
 8003c4e:	f000 f8e5 	bl	8003e1c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	601a      	str	r2, [r3, #0]
}
 8003c5a:	bf00      	nop
 8003c5c:	3710      	adds	r7, #16
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}

08003c62 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 8003c62:	b580      	push	{r7, lr}
 8003c64:	b084      	sub	sp, #16
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f022 0208 	bic.w	r2, r2, #8
 8003c7c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003c86:	2001      	movs	r0, #1
 8003c88:	f000 f8c8 	bl	8003e1c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	601a      	str	r2, [r3, #0]
}
 8003c94:	bf00      	nop
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f042 0204 	orr.w	r2, r2, #4
 8003cb6:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003cc0:	2001      	movs	r0, #1
 8003cc2:	f000 f8ab 	bl	8003e1c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	601a      	str	r2, [r3, #0]
}
 8003cce:	bf00      	nop
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b084      	sub	sp, #16
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f022 0204 	bic.w	r2, r2, #4
 8003cf0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003cfa:	2001      	movs	r0, #1
 8003cfc:	f000 f88e 	bl	8003e1c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	601a      	str	r2, [r3, #0]
}
 8003d08:	bf00      	nop
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d20:	3318      	adds	r3, #24
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d30:	3318      	adds	r3, #24
 8003d32:	601a      	str	r2, [r3, #0]
}
 8003d34:	bf00      	nop
 8003d36:	370c      	adds	r7, #12
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bc80      	pop	{r7}
 8003d3c:	4770      	bx	lr

08003d3e <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b083      	sub	sp, #12
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d4e:	3318      	adds	r3, #24
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d5a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d5e:	3318      	adds	r3, #24
 8003d60:	601a      	str	r2, [r3, #0]
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc80      	pop	{r7}
 8003d6a:	4770      	bx	lr

08003d6c <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d7c:	3318      	adds	r3, #24
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f042 0202 	orr.w	r2, r2, #2
 8003d88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003d8c:	3318      	adds	r3, #24
 8003d8e:	601a      	str	r2, [r3, #0]
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bc80      	pop	{r7}
 8003d98:	4770      	bx	lr

08003d9a <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	b083      	sub	sp, #12
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003daa:	3318      	adds	r3, #24
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 0202 	bic.w	r2, r2, #2
 8003db6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dba:	3318      	adds	r3, #24
 8003dbc:	601a      	str	r2, [r3, #0]
}
 8003dbe:	bf00      	nop
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bc80      	pop	{r7}
 8003dc6:	4770      	bx	lr

08003dc8 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ddc:	3318      	adds	r3, #24
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003de8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003dec:	3318      	adds	r3, #24
 8003dee:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003df8:	3318      	adds	r3, #24
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003dfe:	2001      	movs	r0, #1
 8003e00:	f000 f80c 	bl	8003e1c <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68fa      	ldr	r2, [r7, #12]
 8003e0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e0e:	3318      	adds	r3, #24
 8003e10:	601a      	str	r2, [r3, #0]
}
 8003e12:	bf00      	nop
 8003e14:	3710      	adds	r7, #16
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
	...

08003e1c <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e24:	4b0a      	ldr	r3, [pc, #40]	; (8003e50 <ETH_Delay+0x34>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a0a      	ldr	r2, [pc, #40]	; (8003e54 <ETH_Delay+0x38>)
 8003e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e2e:	0a5b      	lsrs	r3, r3, #9
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	fb02 f303 	mul.w	r3, r2, r3
 8003e36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e38:	bf00      	nop
  }
  while (Delay --);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	1e5a      	subs	r2, r3, #1
 8003e3e:	60fa      	str	r2, [r7, #12]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1f9      	bne.n	8003e38 <ETH_Delay+0x1c>
}
 8003e44:	bf00      	nop
 8003e46:	3714      	adds	r7, #20
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bc80      	pop	{r7}
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	20000004 	.word	0x20000004
 8003e54:	10624dd3 	.word	0x10624dd3

08003e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e62:	2300      	movs	r3, #0
 8003e64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e66:	e16f      	b.n	8004148 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	2101      	movs	r1, #1
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	fa01 f303 	lsl.w	r3, r1, r3
 8003e74:	4013      	ands	r3, r2
 8003e76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 8161 	beq.w	8004142 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d00b      	beq.n	8003ea0 <HAL_GPIO_Init+0x48>
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d007      	beq.n	8003ea0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e94:	2b11      	cmp	r3, #17
 8003e96:	d003      	beq.n	8003ea0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	2b12      	cmp	r3, #18
 8003e9e:	d130      	bne.n	8003f02 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	005b      	lsls	r3, r3, #1
 8003eaa:	2203      	movs	r2, #3
 8003eac:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb0:	43db      	mvns	r3, r3
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	68da      	ldr	r2, [r3, #12]
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	fa02 f303 	lsl.w	r3, r2, r3
 8003ede:	43db      	mvns	r3, r3
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	091b      	lsrs	r3, r3, #4
 8003eec:	f003 0201 	and.w	r2, r3, #1
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	005b      	lsls	r3, r3, #1
 8003f0c:	2203      	movs	r2, #3
 8003f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f12:	43db      	mvns	r3, r3
 8003f14:	693a      	ldr	r2, [r7, #16]
 8003f16:	4013      	ands	r3, r2
 8003f18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	689a      	ldr	r2, [r3, #8]
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	005b      	lsls	r3, r3, #1
 8003f22:	fa02 f303 	lsl.w	r3, r2, r3
 8003f26:	693a      	ldr	r2, [r7, #16]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d003      	beq.n	8003f42 <HAL_GPIO_Init+0xea>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	2b12      	cmp	r3, #18
 8003f40:	d123      	bne.n	8003f8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	08da      	lsrs	r2, r3, #3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	3208      	adds	r2, #8
 8003f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f003 0307 	and.w	r3, r3, #7
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	220f      	movs	r2, #15
 8003f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5e:	43db      	mvns	r3, r3
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	4013      	ands	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	691a      	ldr	r2, [r3, #16]
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	f003 0307 	and.w	r3, r3, #7
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	fa02 f303 	lsl.w	r3, r2, r3
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	08da      	lsrs	r2, r3, #3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3208      	adds	r2, #8
 8003f84:	6939      	ldr	r1, [r7, #16]
 8003f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	2203      	movs	r2, #3
 8003f96:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9a:	43db      	mvns	r3, r3
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f003 0203 	and.w	r2, r3, #3
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	005b      	lsls	r3, r3, #1
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f000 80bb 	beq.w	8004142 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fcc:	2300      	movs	r3, #0
 8003fce:	60bb      	str	r3, [r7, #8]
 8003fd0:	4b64      	ldr	r3, [pc, #400]	; (8004164 <HAL_GPIO_Init+0x30c>)
 8003fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd4:	4a63      	ldr	r2, [pc, #396]	; (8004164 <HAL_GPIO_Init+0x30c>)
 8003fd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fda:	6453      	str	r3, [r2, #68]	; 0x44
 8003fdc:	4b61      	ldr	r3, [pc, #388]	; (8004164 <HAL_GPIO_Init+0x30c>)
 8003fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fe4:	60bb      	str	r3, [r7, #8]
 8003fe6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003fe8:	4a5f      	ldr	r2, [pc, #380]	; (8004168 <HAL_GPIO_Init+0x310>)
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	089b      	lsrs	r3, r3, #2
 8003fee:	3302      	adds	r3, #2
 8003ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f003 0303 	and.w	r3, r3, #3
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	220f      	movs	r2, #15
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	43db      	mvns	r3, r3
 8004006:	693a      	ldr	r2, [r7, #16]
 8004008:	4013      	ands	r3, r2
 800400a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a57      	ldr	r2, [pc, #348]	; (800416c <HAL_GPIO_Init+0x314>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d031      	beq.n	8004078 <HAL_GPIO_Init+0x220>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a56      	ldr	r2, [pc, #344]	; (8004170 <HAL_GPIO_Init+0x318>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d02b      	beq.n	8004074 <HAL_GPIO_Init+0x21c>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a55      	ldr	r2, [pc, #340]	; (8004174 <HAL_GPIO_Init+0x31c>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d025      	beq.n	8004070 <HAL_GPIO_Init+0x218>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a54      	ldr	r2, [pc, #336]	; (8004178 <HAL_GPIO_Init+0x320>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d01f      	beq.n	800406c <HAL_GPIO_Init+0x214>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a53      	ldr	r2, [pc, #332]	; (800417c <HAL_GPIO_Init+0x324>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d019      	beq.n	8004068 <HAL_GPIO_Init+0x210>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a52      	ldr	r2, [pc, #328]	; (8004180 <HAL_GPIO_Init+0x328>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d013      	beq.n	8004064 <HAL_GPIO_Init+0x20c>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a51      	ldr	r2, [pc, #324]	; (8004184 <HAL_GPIO_Init+0x32c>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d00d      	beq.n	8004060 <HAL_GPIO_Init+0x208>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a50      	ldr	r2, [pc, #320]	; (8004188 <HAL_GPIO_Init+0x330>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d007      	beq.n	800405c <HAL_GPIO_Init+0x204>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a4f      	ldr	r2, [pc, #316]	; (800418c <HAL_GPIO_Init+0x334>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d101      	bne.n	8004058 <HAL_GPIO_Init+0x200>
 8004054:	2308      	movs	r3, #8
 8004056:	e010      	b.n	800407a <HAL_GPIO_Init+0x222>
 8004058:	2309      	movs	r3, #9
 800405a:	e00e      	b.n	800407a <HAL_GPIO_Init+0x222>
 800405c:	2307      	movs	r3, #7
 800405e:	e00c      	b.n	800407a <HAL_GPIO_Init+0x222>
 8004060:	2306      	movs	r3, #6
 8004062:	e00a      	b.n	800407a <HAL_GPIO_Init+0x222>
 8004064:	2305      	movs	r3, #5
 8004066:	e008      	b.n	800407a <HAL_GPIO_Init+0x222>
 8004068:	2304      	movs	r3, #4
 800406a:	e006      	b.n	800407a <HAL_GPIO_Init+0x222>
 800406c:	2303      	movs	r3, #3
 800406e:	e004      	b.n	800407a <HAL_GPIO_Init+0x222>
 8004070:	2302      	movs	r3, #2
 8004072:	e002      	b.n	800407a <HAL_GPIO_Init+0x222>
 8004074:	2301      	movs	r3, #1
 8004076:	e000      	b.n	800407a <HAL_GPIO_Init+0x222>
 8004078:	2300      	movs	r3, #0
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	f002 0203 	and.w	r2, r2, #3
 8004080:	0092      	lsls	r2, r2, #2
 8004082:	4093      	lsls	r3, r2
 8004084:	461a      	mov	r2, r3
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	4313      	orrs	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800408c:	4936      	ldr	r1, [pc, #216]	; (8004168 <HAL_GPIO_Init+0x310>)
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	089b      	lsrs	r3, r3, #2
 8004092:	3302      	adds	r3, #2
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800409a:	4b3d      	ldr	r3, [pc, #244]	; (8004190 <HAL_GPIO_Init+0x338>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	43db      	mvns	r3, r3
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	4013      	ands	r3, r2
 80040a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d003      	beq.n	80040be <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80040be:	4a34      	ldr	r2, [pc, #208]	; (8004190 <HAL_GPIO_Init+0x338>)
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80040c4:	4b32      	ldr	r3, [pc, #200]	; (8004190 <HAL_GPIO_Init+0x338>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	43db      	mvns	r3, r3
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4013      	ands	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d003      	beq.n	80040e8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80040e8:	4a29      	ldr	r2, [pc, #164]	; (8004190 <HAL_GPIO_Init+0x338>)
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040ee:	4b28      	ldr	r3, [pc, #160]	; (8004190 <HAL_GPIO_Init+0x338>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	43db      	mvns	r3, r3
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	4013      	ands	r3, r2
 80040fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800410a:	693a      	ldr	r2, [r7, #16]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4313      	orrs	r3, r2
 8004110:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004112:	4a1f      	ldr	r2, [pc, #124]	; (8004190 <HAL_GPIO_Init+0x338>)
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004118:	4b1d      	ldr	r3, [pc, #116]	; (8004190 <HAL_GPIO_Init+0x338>)
 800411a:	68db      	ldr	r3, [r3, #12]
 800411c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	43db      	mvns	r3, r3
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	4013      	ands	r3, r2
 8004126:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d003      	beq.n	800413c <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8004134:	693a      	ldr	r2, [r7, #16]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	4313      	orrs	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800413c:	4a14      	ldr	r2, [pc, #80]	; (8004190 <HAL_GPIO_Init+0x338>)
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	3301      	adds	r3, #1
 8004146:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	fa22 f303 	lsr.w	r3, r2, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	f47f ae88 	bne.w	8003e68 <HAL_GPIO_Init+0x10>
  }
}
 8004158:	bf00      	nop
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	bc80      	pop	{r7}
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	40023800 	.word	0x40023800
 8004168:	40013800 	.word	0x40013800
 800416c:	40020000 	.word	0x40020000
 8004170:	40020400 	.word	0x40020400
 8004174:	40020800 	.word	0x40020800
 8004178:	40020c00 	.word	0x40020c00
 800417c:	40021000 	.word	0x40021000
 8004180:	40021400 	.word	0x40021400
 8004184:	40021800 	.word	0x40021800
 8004188:	40021c00 	.word	0x40021c00
 800418c:	40022000 	.word	0x40022000
 8004190:	40013c00 	.word	0x40013c00

08004194 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	460b      	mov	r3, r1
 800419e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691a      	ldr	r2, [r3, #16]
 80041a4:	887b      	ldrh	r3, [r7, #2]
 80041a6:	4013      	ands	r3, r2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d002      	beq.n	80041b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80041ac:	2301      	movs	r3, #1
 80041ae:	73fb      	strb	r3, [r7, #15]
 80041b0:	e001      	b.n	80041b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80041b2:	2300      	movs	r3, #0
 80041b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80041b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3714      	adds	r7, #20
 80041bc:	46bd      	mov	sp, r7
 80041be:	bc80      	pop	{r7}
 80041c0:	4770      	bx	lr

080041c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041c2:	b480      	push	{r7}
 80041c4:	b083      	sub	sp, #12
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
 80041ca:	460b      	mov	r3, r1
 80041cc:	807b      	strh	r3, [r7, #2]
 80041ce:	4613      	mov	r3, r2
 80041d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041d2:	787b      	ldrb	r3, [r7, #1]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d003      	beq.n	80041e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041d8:	887a      	ldrh	r2, [r7, #2]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041de:	e003      	b.n	80041e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041e0:	887b      	ldrh	r3, [r7, #2]
 80041e2:	041a      	lsls	r2, r3, #16
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	619a      	str	r2, [r3, #24]
}
 80041e8:	bf00      	nop
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bc80      	pop	{r7}
 80041f0:	4770      	bx	lr

080041f2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041f2:	b480      	push	{r7}
 80041f4:	b083      	sub	sp, #12
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
 80041fa:	460b      	mov	r3, r1
 80041fc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695a      	ldr	r2, [r3, #20]
 8004202:	887b      	ldrh	r3, [r7, #2]
 8004204:	4013      	ands	r3, r2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d004      	beq.n	8004214 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800420a:	887b      	ldrh	r3, [r7, #2]
 800420c:	041a      	lsls	r2, r3, #16
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004212:	e002      	b.n	800421a <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004214:	887a      	ldrh	r2, [r7, #2]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	619a      	str	r2, [r3, #24]
}
 800421a:	bf00      	nop
 800421c:	370c      	adds	r7, #12
 800421e:	46bd      	mov	sp, r7
 8004220:	bc80      	pop	{r7}
 8004222:	4770      	bx	lr

08004224 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	4603      	mov	r3, r0
 800422c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800422e:	4b08      	ldr	r3, [pc, #32]	; (8004250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004230:	695a      	ldr	r2, [r3, #20]
 8004232:	88fb      	ldrh	r3, [r7, #6]
 8004234:	4013      	ands	r3, r2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d006      	beq.n	8004248 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800423a:	4a05      	ldr	r2, [pc, #20]	; (8004250 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800423c:	88fb      	ldrh	r3, [r7, #6]
 800423e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004240:	88fb      	ldrh	r3, [r7, #6]
 8004242:	4618      	mov	r0, r3
 8004244:	f7fc fa56 	bl	80006f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004248:	bf00      	nop
 800424a:	3708      	adds	r7, #8
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	40013c00 	.word	0x40013c00

08004254 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004254:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004256:	b08f      	sub	sp, #60	; 0x3c
 8004258:	af0a      	add	r7, sp, #40	; 0x28
 800425a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e10f      	b.n	8004486 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004272:	b2db      	uxtb	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	d106      	bne.n	8004286 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f00c ff7d 	bl	8011180 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2203      	movs	r2, #3
 800428a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004296:	2b00      	cmp	r3, #0
 8004298:	d102      	bne.n	80042a0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f004 fe27 	bl	8008ef8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	603b      	str	r3, [r7, #0]
 80042b0:	687e      	ldr	r6, [r7, #4]
 80042b2:	466d      	mov	r5, sp
 80042b4:	f106 0410 	add.w	r4, r6, #16
 80042b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80042c4:	e885 0003 	stmia.w	r5, {r0, r1}
 80042c8:	1d33      	adds	r3, r6, #4
 80042ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042cc:	6838      	ldr	r0, [r7, #0]
 80042ce:	f004 fd09 	bl	8008ce4 <USB_CoreInit>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d005      	beq.n	80042e4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2202      	movs	r2, #2
 80042dc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e0d0      	b.n	8004486 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	2100      	movs	r1, #0
 80042ea:	4618      	mov	r0, r3
 80042ec:	f004 fe14 	bl	8008f18 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042f0:	2300      	movs	r3, #0
 80042f2:	73fb      	strb	r3, [r7, #15]
 80042f4:	e04a      	b.n	800438c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80042f6:	7bfa      	ldrb	r2, [r7, #15]
 80042f8:	6879      	ldr	r1, [r7, #4]
 80042fa:	4613      	mov	r3, r2
 80042fc:	00db      	lsls	r3, r3, #3
 80042fe:	1a9b      	subs	r3, r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	440b      	add	r3, r1
 8004304:	333d      	adds	r3, #61	; 0x3d
 8004306:	2201      	movs	r2, #1
 8004308:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800430a:	7bfa      	ldrb	r2, [r7, #15]
 800430c:	6879      	ldr	r1, [r7, #4]
 800430e:	4613      	mov	r3, r2
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	1a9b      	subs	r3, r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	440b      	add	r3, r1
 8004318:	333c      	adds	r3, #60	; 0x3c
 800431a:	7bfa      	ldrb	r2, [r7, #15]
 800431c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800431e:	7bfa      	ldrb	r2, [r7, #15]
 8004320:	7bfb      	ldrb	r3, [r7, #15]
 8004322:	b298      	uxth	r0, r3
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	4613      	mov	r3, r2
 8004328:	00db      	lsls	r3, r3, #3
 800432a:	1a9b      	subs	r3, r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	3342      	adds	r3, #66	; 0x42
 8004332:	4602      	mov	r2, r0
 8004334:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004336:	7bfa      	ldrb	r2, [r7, #15]
 8004338:	6879      	ldr	r1, [r7, #4]
 800433a:	4613      	mov	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	1a9b      	subs	r3, r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	440b      	add	r3, r1
 8004344:	333f      	adds	r3, #63	; 0x3f
 8004346:	2200      	movs	r2, #0
 8004348:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800434a:	7bfa      	ldrb	r2, [r7, #15]
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	440b      	add	r3, r1
 8004358:	3344      	adds	r3, #68	; 0x44
 800435a:	2200      	movs	r2, #0
 800435c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800435e:	7bfa      	ldrb	r2, [r7, #15]
 8004360:	6879      	ldr	r1, [r7, #4]
 8004362:	4613      	mov	r3, r2
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	1a9b      	subs	r3, r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	440b      	add	r3, r1
 800436c:	3348      	adds	r3, #72	; 0x48
 800436e:	2200      	movs	r2, #0
 8004370:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004372:	7bfa      	ldrb	r2, [r7, #15]
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	4613      	mov	r3, r2
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	1a9b      	subs	r3, r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	440b      	add	r3, r1
 8004380:	3350      	adds	r3, #80	; 0x50
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004386:	7bfb      	ldrb	r3, [r7, #15]
 8004388:	3301      	adds	r3, #1
 800438a:	73fb      	strb	r3, [r7, #15]
 800438c:	7bfa      	ldrb	r2, [r7, #15]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	429a      	cmp	r2, r3
 8004394:	d3af      	bcc.n	80042f6 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004396:	2300      	movs	r3, #0
 8004398:	73fb      	strb	r3, [r7, #15]
 800439a:	e044      	b.n	8004426 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800439c:	7bfa      	ldrb	r2, [r7, #15]
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	4613      	mov	r3, r2
 80043a2:	00db      	lsls	r3, r3, #3
 80043a4:	1a9b      	subs	r3, r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	440b      	add	r3, r1
 80043aa:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80043ae:	2200      	movs	r2, #0
 80043b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80043b2:	7bfa      	ldrb	r2, [r7, #15]
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	4613      	mov	r3, r2
 80043b8:	00db      	lsls	r3, r3, #3
 80043ba:	1a9b      	subs	r3, r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	440b      	add	r3, r1
 80043c0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80043c4:	7bfa      	ldrb	r2, [r7, #15]
 80043c6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80043c8:	7bfa      	ldrb	r2, [r7, #15]
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	1a9b      	subs	r3, r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	440b      	add	r3, r1
 80043d6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80043da:	2200      	movs	r2, #0
 80043dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80043de:	7bfa      	ldrb	r2, [r7, #15]
 80043e0:	6879      	ldr	r1, [r7, #4]
 80043e2:	4613      	mov	r3, r2
 80043e4:	00db      	lsls	r3, r3, #3
 80043e6:	1a9b      	subs	r3, r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	440b      	add	r3, r1
 80043ec:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80043f0:	2200      	movs	r2, #0
 80043f2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80043f4:	7bfa      	ldrb	r2, [r7, #15]
 80043f6:	6879      	ldr	r1, [r7, #4]
 80043f8:	4613      	mov	r3, r2
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004406:	2200      	movs	r2, #0
 8004408:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800440a:	7bfa      	ldrb	r2, [r7, #15]
 800440c:	6879      	ldr	r1, [r7, #4]
 800440e:	4613      	mov	r3, r2
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	1a9b      	subs	r3, r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	440b      	add	r3, r1
 8004418:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800441c:	2200      	movs	r2, #0
 800441e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004420:	7bfb      	ldrb	r3, [r7, #15]
 8004422:	3301      	adds	r3, #1
 8004424:	73fb      	strb	r3, [r7, #15]
 8004426:	7bfa      	ldrb	r2, [r7, #15]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	429a      	cmp	r2, r3
 800442e:	d3b5      	bcc.n	800439c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	603b      	str	r3, [r7, #0]
 8004436:	687e      	ldr	r6, [r7, #4]
 8004438:	466d      	mov	r5, sp
 800443a:	f106 0410 	add.w	r4, r6, #16
 800443e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004440:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004442:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004444:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004446:	e894 0003 	ldmia.w	r4, {r0, r1}
 800444a:	e885 0003 	stmia.w	r5, {r0, r1}
 800444e:	1d33      	adds	r3, r6, #4
 8004450:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004452:	6838      	ldr	r0, [r7, #0]
 8004454:	f004 fd8a 	bl	8008f6c <USB_DevInit>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d005      	beq.n	800446a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2202      	movs	r2, #2
 8004462:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e00d      	b.n	8004486 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4618      	mov	r0, r3
 8004480:	f005 fd71 	bl	8009f66 <USB_DevDisconnect>

  return HAL_OK;
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800448e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b082      	sub	sp, #8
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800449c:	2b01      	cmp	r3, #1
 800449e:	d101      	bne.n	80044a4 <HAL_PCD_Start+0x16>
 80044a0:	2302      	movs	r3, #2
 80044a2:	e012      	b.n	80044ca <HAL_PCD_Start+0x3c>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f005 fd40 	bl	8009f36 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f004 fd0c 	bl	8008ed8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3708      	adds	r7, #8
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}

080044d2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80044d2:	b590      	push	{r4, r7, lr}
 80044d4:	b08d      	sub	sp, #52	; 0x34
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044e0:	6a3b      	ldr	r3, [r7, #32]
 80044e2:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f005 fde2 	bl	800a0b2 <USB_GetMode>
 80044ee:	4603      	mov	r3, r0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f040 8380 	bne.w	8004bf6 <HAL_PCD_IRQHandler+0x724>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f005 fd4b 	bl	8009f96 <USB_ReadInterrupts>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	f000 8376 	beq.w	8004bf4 <HAL_PCD_IRQHandler+0x722>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4618      	mov	r0, r3
 800450e:	f005 fd42 	bl	8009f96 <USB_ReadInterrupts>
 8004512:	4603      	mov	r3, r0
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b02      	cmp	r3, #2
 800451a:	d107      	bne.n	800452c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	695a      	ldr	r2, [r3, #20]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f002 0202 	and.w	r2, r2, #2
 800452a:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4618      	mov	r0, r3
 8004532:	f005 fd30 	bl	8009f96 <USB_ReadInterrupts>
 8004536:	4603      	mov	r3, r0
 8004538:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800453c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004540:	d17b      	bne.n	800463a <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 8004542:	2300      	movs	r3, #0
 8004544:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4618      	mov	r0, r3
 800454c:	f005 fd35 	bl	8009fba <USB_ReadDevAllOutEpInterrupt>
 8004550:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004552:	e06f      	b.n	8004634 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b00      	cmp	r3, #0
 800455c:	d064      	beq.n	8004628 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004564:	b2d2      	uxtb	r2, r2
 8004566:	4611      	mov	r1, r2
 8004568:	4618      	mov	r0, r3
 800456a:	f005 fd58 	bl	800a01e <USB_ReadDevOutEPInterrupt>
 800456e:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00c      	beq.n	8004594 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800457a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800457c:	015a      	lsls	r2, r3, #5
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	4413      	add	r3, r2
 8004582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004586:	461a      	mov	r2, r3
 8004588:	2301      	movs	r3, #1
 800458a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800458c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 fdfe 	bl	8005190 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	f003 0308 	and.w	r3, r3, #8
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00c      	beq.n	80045b8 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800459e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f000 fefd 	bl	80053a0 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80045a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a8:	015a      	lsls	r2, r3, #5
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	4413      	add	r3, r2
 80045ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045b2:	461a      	mov	r2, r3
 80045b4:	2308      	movs	r3, #8
 80045b6:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	f003 0310 	and.w	r3, r3, #16
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d008      	beq.n	80045d4 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80045c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c4:	015a      	lsls	r2, r3, #5
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	4413      	add	r3, r2
 80045ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045ce:	461a      	mov	r2, r3
 80045d0:	2310      	movs	r3, #16
 80045d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	f003 0320 	and.w	r3, r3, #32
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d015      	beq.n	800460a <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d108      	bne.n	80045f8 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6818      	ldr	r0, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80045f0:	461a      	mov	r2, r3
 80045f2:	2101      	movs	r1, #1
 80045f4:	f005 fd9e 	bl	800a134 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80045f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fa:	015a      	lsls	r2, r3, #5
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	4413      	add	r3, r2
 8004600:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004604:	461a      	mov	r2, r3
 8004606:	2320      	movs	r3, #32
 8004608:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004610:	2b00      	cmp	r3, #0
 8004612:	d009      	beq.n	8004628 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004616:	015a      	lsls	r2, r3, #5
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	4413      	add	r3, r2
 800461c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004620:	461a      	mov	r2, r3
 8004622:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004626:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800462a:	3301      	adds	r3, #1
 800462c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800462e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004630:	085b      	lsrs	r3, r3, #1
 8004632:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004636:	2b00      	cmp	r3, #0
 8004638:	d18c      	bne.n	8004554 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4618      	mov	r0, r3
 8004640:	f005 fca9 	bl	8009f96 <USB_ReadInterrupts>
 8004644:	4603      	mov	r3, r0
 8004646:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800464a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800464e:	f040 80c4 	bne.w	80047da <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4618      	mov	r0, r3
 8004658:	f005 fcc8 	bl	8009fec <USB_ReadDevAllInEpInterrupt>
 800465c:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800465e:	2300      	movs	r3, #0
 8004660:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004662:	e0b6      	b.n	80047d2 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004666:	f003 0301 	and.w	r3, r3, #1
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 80ab 	beq.w	80047c6 <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004676:	b2d2      	uxtb	r2, r2
 8004678:	4611      	mov	r1, r2
 800467a:	4618      	mov	r0, r3
 800467c:	f005 fcec 	bl	800a058 <USB_ReadDevInEPInterrupt>
 8004680:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	f003 0301 	and.w	r3, r3, #1
 8004688:	2b00      	cmp	r3, #0
 800468a:	d05b      	beq.n	8004744 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800468c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468e:	f003 030f 	and.w	r3, r3, #15
 8004692:	2201      	movs	r2, #1
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	43db      	mvns	r3, r3
 80046a6:	69f9      	ldr	r1, [r7, #28]
 80046a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80046ac:	4013      	ands	r3, r2
 80046ae:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b2:	015a      	lsls	r2, r3, #5
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	4413      	add	r3, r2
 80046b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046bc:	461a      	mov	r2, r3
 80046be:	2301      	movs	r3, #1
 80046c0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d11b      	bne.n	8004702 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80046ca:	6879      	ldr	r1, [r7, #4]
 80046cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046ce:	4613      	mov	r3, r2
 80046d0:	00db      	lsls	r3, r3, #3
 80046d2:	1a9b      	subs	r3, r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	440b      	add	r3, r1
 80046d8:	3348      	adds	r3, #72	; 0x48
 80046da:	6819      	ldr	r1, [r3, #0]
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046e0:	4613      	mov	r3, r2
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	1a9b      	subs	r3, r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	4403      	add	r3, r0
 80046ea:	3344      	adds	r3, #68	; 0x44
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4419      	add	r1, r3
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046f4:	4613      	mov	r3, r2
 80046f6:	00db      	lsls	r3, r3, #3
 80046f8:	1a9b      	subs	r3, r3, r2
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	4403      	add	r3, r0
 80046fe:	3348      	adds	r3, #72	; 0x48
 8004700:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004704:	b2db      	uxtb	r3, r3
 8004706:	4619      	mov	r1, r3
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f00c fdc8 	bl	801129e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d116      	bne.n	8004744 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004718:	2b00      	cmp	r3, #0
 800471a:	d113      	bne.n	8004744 <HAL_PCD_IRQHandler+0x272>
 800471c:	6879      	ldr	r1, [r7, #4]
 800471e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004720:	4613      	mov	r3, r2
 8004722:	00db      	lsls	r3, r3, #3
 8004724:	1a9b      	subs	r3, r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	440b      	add	r3, r1
 800472a:	3350      	adds	r3, #80	; 0x50
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d108      	bne.n	8004744 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6818      	ldr	r0, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800473c:	461a      	mov	r2, r3
 800473e:	2101      	movs	r1, #1
 8004740:	f005 fcf8 	bl	800a134 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	f003 0308 	and.w	r3, r3, #8
 800474a:	2b00      	cmp	r3, #0
 800474c:	d008      	beq.n	8004760 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800474e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004750:	015a      	lsls	r2, r3, #5
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	4413      	add	r3, r2
 8004756:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800475a:	461a      	mov	r2, r3
 800475c:	2308      	movs	r3, #8
 800475e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	f003 0310 	and.w	r3, r3, #16
 8004766:	2b00      	cmp	r3, #0
 8004768:	d008      	beq.n	800477c <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800476a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476c:	015a      	lsls	r2, r3, #5
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	4413      	add	r3, r2
 8004772:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004776:	461a      	mov	r2, r3
 8004778:	2310      	movs	r3, #16
 800477a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800477c:	69bb      	ldr	r3, [r7, #24]
 800477e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004782:	2b00      	cmp	r3, #0
 8004784:	d008      	beq.n	8004798 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004788:	015a      	lsls	r2, r3, #5
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	4413      	add	r3, r2
 800478e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004792:	461a      	mov	r2, r3
 8004794:	2340      	movs	r3, #64	; 0x40
 8004796:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d008      	beq.n	80047b4 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80047a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a4:	015a      	lsls	r2, r3, #5
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	4413      	add	r3, r2
 80047aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047ae:	461a      	mov	r2, r3
 80047b0:	2302      	movs	r3, #2
 80047b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80047be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 fc58 	bl	8005076 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80047c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c8:	3301      	adds	r3, #1
 80047ca:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80047cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ce:	085b      	lsrs	r3, r3, #1
 80047d0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80047d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f47f af45 	bne.w	8004664 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4618      	mov	r0, r3
 80047e0:	f005 fbd9 	bl	8009f96 <USB_ReadInterrupts>
 80047e4:	4603      	mov	r3, r0
 80047e6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80047ea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80047ee:	d114      	bne.n	800481a <HAL_PCD_IRQHandler+0x348>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	69fa      	ldr	r2, [r7, #28]
 80047fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047fe:	f023 0301 	bic.w	r3, r3, #1
 8004802:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f00c fdc1 	bl	801138c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	695a      	ldr	r2, [r3, #20]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004818:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4618      	mov	r0, r3
 8004820:	f005 fbb9 	bl	8009f96 <USB_ReadInterrupts>
 8004824:	4603      	mov	r3, r0
 8004826:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800482a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800482e:	d112      	bne.n	8004856 <HAL_PCD_IRQHandler+0x384>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	2b01      	cmp	r3, #1
 800483e:	d102      	bne.n	8004846 <HAL_PCD_IRQHandler+0x374>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f00c fd7d 	bl	8011340 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	695a      	ldr	r2, [r3, #20]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004854:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4618      	mov	r0, r3
 800485c:	f005 fb9b 	bl	8009f96 <USB_ReadInterrupts>
 8004860:	4603      	mov	r3, r0
 8004862:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004866:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800486a:	f040 80a7 	bne.w	80049bc <HAL_PCD_IRQHandler+0x4ea>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	69fa      	ldr	r2, [r7, #28]
 8004878:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800487c:	f023 0301 	bic.w	r3, r3, #1
 8004880:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2110      	movs	r1, #16
 8004888:	4618      	mov	r0, r3
 800488a:	f004 fce1 	bl	8009250 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800488e:	2300      	movs	r3, #0
 8004890:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004892:	e036      	b.n	8004902 <HAL_PCD_IRQHandler+0x430>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004896:	015a      	lsls	r2, r3, #5
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	4413      	add	r3, r2
 800489c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048a0:	461a      	mov	r2, r3
 80048a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80048a6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80048a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048aa:	015a      	lsls	r2, r3, #5
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	4413      	add	r3, r2
 80048b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048b8:	0151      	lsls	r1, r2, #5
 80048ba:	69fa      	ldr	r2, [r7, #28]
 80048bc:	440a      	add	r2, r1
 80048be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80048c6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80048c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ca:	015a      	lsls	r2, r3, #5
 80048cc:	69fb      	ldr	r3, [r7, #28]
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048d4:	461a      	mov	r2, r3
 80048d6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80048da:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80048dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048de:	015a      	lsls	r2, r3, #5
 80048e0:	69fb      	ldr	r3, [r7, #28]
 80048e2:	4413      	add	r3, r2
 80048e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048ec:	0151      	lsls	r1, r2, #5
 80048ee:	69fa      	ldr	r2, [r7, #28]
 80048f0:	440a      	add	r2, r1
 80048f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048f6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80048fa:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80048fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048fe:	3301      	adds	r3, #1
 8004900:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004908:	429a      	cmp	r2, r3
 800490a:	d3c3      	bcc.n	8004894 <HAL_PCD_IRQHandler+0x3c2>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004912:	69db      	ldr	r3, [r3, #28]
 8004914:	69fa      	ldr	r2, [r7, #28]
 8004916:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800491a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800491e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004924:	2b00      	cmp	r3, #0
 8004926:	d016      	beq.n	8004956 <HAL_PCD_IRQHandler+0x484>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800492e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004932:	69fa      	ldr	r2, [r7, #28]
 8004934:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004938:	f043 030b 	orr.w	r3, r3, #11
 800493c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004940:	69fb      	ldr	r3, [r7, #28]
 8004942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004948:	69fa      	ldr	r2, [r7, #28]
 800494a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800494e:	f043 030b 	orr.w	r3, r3, #11
 8004952:	6453      	str	r3, [r2, #68]	; 0x44
 8004954:	e015      	b.n	8004982 <HAL_PCD_IRQHandler+0x4b0>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004964:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004968:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800496c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	69fa      	ldr	r2, [r7, #28]
 8004978:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800497c:	f043 030b 	orr.w	r3, r3, #11
 8004980:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	69fa      	ldr	r2, [r7, #28]
 800498c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004990:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004994:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6818      	ldr	r0, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80049a6:	461a      	mov	r2, r3
 80049a8:	f005 fbc4 	bl	800a134 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	695a      	ldr	r2, [r3, #20]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80049ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f005 fae8 	bl	8009f96 <USB_ReadInterrupts>
 80049c6:	4603      	mov	r3, r0
 80049c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80049cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049d0:	d124      	bne.n	8004a1c <HAL_PCD_IRQHandler+0x54a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4618      	mov	r0, r3
 80049d8:	f005 fb78 	bl	800a0cc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4618      	mov	r0, r3
 80049e2:	f004 fc91 	bl	8009308 <USB_GetDevSpeed>
 80049e6:	4603      	mov	r3, r0
 80049e8:	461a      	mov	r2, r3
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681c      	ldr	r4, [r3, #0]
 80049f2:	f001 f9b9 	bl	8005d68 <HAL_RCC_GetHCLKFreq>
 80049f6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	461a      	mov	r2, r3
 8004a00:	4620      	mov	r0, r4
 8004a02:	f004 f9c7 	bl	8008d94 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004a06:	6878      	ldr	r0, [r7, #4]
 8004a08:	f00c fc71 	bl	80112ee <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	695a      	ldr	r2, [r3, #20]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004a1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4618      	mov	r0, r3
 8004a22:	f005 fab8 	bl	8009f96 <USB_ReadInterrupts>
 8004a26:	4603      	mov	r3, r0
 8004a28:	f003 0310 	and.w	r3, r3, #16
 8004a2c:	2b10      	cmp	r3, #16
 8004a2e:	d161      	bne.n	8004af4 <HAL_PCD_IRQHandler+0x622>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	699a      	ldr	r2, [r3, #24]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f022 0210 	bic.w	r2, r2, #16
 8004a3e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8004a40:	6a3b      	ldr	r3, [r7, #32]
 8004a42:	6a1b      	ldr	r3, [r3, #32]
 8004a44:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	f003 020f 	and.w	r2, r3, #15
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	00db      	lsls	r3, r3, #3
 8004a50:	1a9b      	subs	r3, r3, r2
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	4413      	add	r3, r2
 8004a5c:	3304      	adds	r3, #4
 8004a5e:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	0c5b      	lsrs	r3, r3, #17
 8004a64:	f003 030f 	and.w	r3, r3, #15
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d124      	bne.n	8004ab6 <HAL_PCD_IRQHandler+0x5e4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d035      	beq.n	8004ae4 <HAL_PCD_IRQHandler+0x612>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	091b      	lsrs	r3, r3, #4
 8004a80:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a86:	b29b      	uxth	r3, r3
 8004a88:	461a      	mov	r2, r3
 8004a8a:	6a38      	ldr	r0, [r7, #32]
 8004a8c:	f005 f934 	bl	8009cf8 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	68da      	ldr	r2, [r3, #12]
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	091b      	lsrs	r3, r3, #4
 8004a98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a9c:	441a      	add	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	699a      	ldr	r2, [r3, #24]
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	091b      	lsrs	r3, r3, #4
 8004aaa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004aae:	441a      	add	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	619a      	str	r2, [r3, #24]
 8004ab4:	e016      	b.n	8004ae4 <HAL_PCD_IRQHandler+0x612>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	0c5b      	lsrs	r3, r3, #17
 8004aba:	f003 030f 	and.w	r3, r3, #15
 8004abe:	2b06      	cmp	r3, #6
 8004ac0:	d110      	bne.n	8004ae4 <HAL_PCD_IRQHandler+0x612>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004ac8:	2208      	movs	r2, #8
 8004aca:	4619      	mov	r1, r3
 8004acc:	6a38      	ldr	r0, [r7, #32]
 8004ace:	f005 f913 	bl	8009cf8 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	699a      	ldr	r2, [r3, #24]
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	091b      	lsrs	r3, r3, #4
 8004ada:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ade:	441a      	add	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699a      	ldr	r2, [r3, #24]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f042 0210 	orr.w	r2, r2, #16
 8004af2:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4618      	mov	r0, r3
 8004afa:	f005 fa4c 	bl	8009f96 <USB_ReadInterrupts>
 8004afe:	4603      	mov	r3, r0
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b08      	cmp	r3, #8
 8004b06:	d10a      	bne.n	8004b1e <HAL_PCD_IRQHandler+0x64c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f00c fbe2 	bl	80112d2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	695a      	ldr	r2, [r3, #20]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f002 0208 	and.w	r2, r2, #8
 8004b1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f005 fa37 	bl	8009f96 <USB_ReadInterrupts>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b32:	d10f      	bne.n	8004b54 <HAL_PCD_IRQHandler+0x682>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004b34:	2300      	movs	r3, #0
 8004b36:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f00c fc44 	bl	80113cc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	695a      	ldr	r2, [r3, #20]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004b52:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4618      	mov	r0, r3
 8004b5a:	f005 fa1c 	bl	8009f96 <USB_ReadInterrupts>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b64:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b68:	d10f      	bne.n	8004b8a <HAL_PCD_IRQHandler+0x6b8>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	4619      	mov	r1, r3
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f00c fc17 	bl	80113a8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695a      	ldr	r2, [r3, #20]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004b88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f005 fa01 	bl	8009f96 <USB_ReadInterrupts>
 8004b94:	4603      	mov	r3, r0
 8004b96:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b9e:	d10a      	bne.n	8004bb6 <HAL_PCD_IRQHandler+0x6e4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f00c fc25 	bl	80113f0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	695a      	ldr	r2, [r3, #20]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004bb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f005 f9eb 	bl	8009f96 <USB_ReadInterrupts>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	f003 0304 	and.w	r3, r3, #4
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d115      	bne.n	8004bf6 <HAL_PCD_IRQHandler+0x724>
    {
      temp = hpcd->Instance->GOTGINT;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	f003 0304 	and.w	r3, r3, #4
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d002      	beq.n	8004be2 <HAL_PCD_IRQHandler+0x710>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f00c fc15 	bl	801140c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	6859      	ldr	r1, [r3, #4]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	430a      	orrs	r2, r1
 8004bf0:	605a      	str	r2, [r3, #4]
 8004bf2:	e000      	b.n	8004bf6 <HAL_PCD_IRQHandler+0x724>
      return;
 8004bf4:	bf00      	nop
    }
  }
}
 8004bf6:	3734      	adds	r7, #52	; 0x34
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd90      	pop	{r4, r7, pc}

08004bfc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	460b      	mov	r3, r1
 8004c06:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d101      	bne.n	8004c16 <HAL_PCD_SetAddress+0x1a>
 8004c12:	2302      	movs	r3, #2
 8004c14:	e013      	b.n	8004c3e <HAL_PCD_SetAddress+0x42>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	78fa      	ldrb	r2, [r7, #3]
 8004c22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	78fa      	ldrb	r2, [r7, #3]
 8004c2c:	4611      	mov	r1, r2
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f005 f95c 	bl	8009eec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3708      	adds	r7, #8
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b084      	sub	sp, #16
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
 8004c4e:	4608      	mov	r0, r1
 8004c50:	4611      	mov	r1, r2
 8004c52:	461a      	mov	r2, r3
 8004c54:	4603      	mov	r3, r0
 8004c56:	70fb      	strb	r3, [r7, #3]
 8004c58:	460b      	mov	r3, r1
 8004c5a:	803b      	strh	r3, [r7, #0]
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004c60:	2300      	movs	r3, #0
 8004c62:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004c64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	da0f      	bge.n	8004c8c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c6c:	78fb      	ldrb	r3, [r7, #3]
 8004c6e:	f003 020f 	and.w	r2, r3, #15
 8004c72:	4613      	mov	r3, r2
 8004c74:	00db      	lsls	r3, r3, #3
 8004c76:	1a9b      	subs	r3, r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	3338      	adds	r3, #56	; 0x38
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	4413      	add	r3, r2
 8004c80:	3304      	adds	r3, #4
 8004c82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2201      	movs	r2, #1
 8004c88:	705a      	strb	r2, [r3, #1]
 8004c8a:	e00f      	b.n	8004cac <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c8c:	78fb      	ldrb	r3, [r7, #3]
 8004c8e:	f003 020f 	and.w	r2, r3, #15
 8004c92:	4613      	mov	r3, r2
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	1a9b      	subs	r3, r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	4413      	add	r3, r2
 8004ca2:	3304      	adds	r3, #4
 8004ca4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004cac:	78fb      	ldrb	r3, [r7, #3]
 8004cae:	f003 030f 	and.w	r3, r3, #15
 8004cb2:	b2da      	uxtb	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004cb8:	883a      	ldrh	r2, [r7, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	78ba      	ldrb	r2, [r7, #2]
 8004cc2:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	785b      	ldrb	r3, [r3, #1]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d004      	beq.n	8004cd6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004cd6:	78bb      	ldrb	r3, [r7, #2]
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d102      	bne.n	8004ce2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d101      	bne.n	8004cf0 <HAL_PCD_EP_Open+0xaa>
 8004cec:	2302      	movs	r3, #2
 8004cee:	e00e      	b.n	8004d0e <HAL_PCD_EP_Open+0xc8>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68f9      	ldr	r1, [r7, #12]
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f004 fb26 	bl	8009350 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004d0c:	7afb      	ldrb	r3, [r7, #11]
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b084      	sub	sp, #16
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
 8004d1e:	460b      	mov	r3, r1
 8004d20:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004d22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	da0f      	bge.n	8004d4a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d2a:	78fb      	ldrb	r3, [r7, #3]
 8004d2c:	f003 020f 	and.w	r2, r3, #15
 8004d30:	4613      	mov	r3, r2
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	1a9b      	subs	r3, r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	3338      	adds	r3, #56	; 0x38
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	3304      	adds	r3, #4
 8004d40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2201      	movs	r2, #1
 8004d46:	705a      	strb	r2, [r3, #1]
 8004d48:	e00f      	b.n	8004d6a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d4a:	78fb      	ldrb	r3, [r7, #3]
 8004d4c:	f003 020f 	and.w	r2, r3, #15
 8004d50:	4613      	mov	r3, r2
 8004d52:	00db      	lsls	r3, r3, #3
 8004d54:	1a9b      	subs	r3, r3, r2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	4413      	add	r3, r2
 8004d60:	3304      	adds	r3, #4
 8004d62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004d6a:	78fb      	ldrb	r3, [r7, #3]
 8004d6c:	f003 030f 	and.w	r3, r3, #15
 8004d70:	b2da      	uxtb	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d101      	bne.n	8004d84 <HAL_PCD_EP_Close+0x6e>
 8004d80:	2302      	movs	r3, #2
 8004d82:	e00e      	b.n	8004da2 <HAL_PCD_EP_Close+0x8c>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68f9      	ldr	r1, [r7, #12]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f004 fb62 	bl	800945c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b086      	sub	sp, #24
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	60f8      	str	r0, [r7, #12]
 8004db2:	607a      	str	r2, [r7, #4]
 8004db4:	603b      	str	r3, [r7, #0]
 8004db6:	460b      	mov	r3, r1
 8004db8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004dba:	7afb      	ldrb	r3, [r7, #11]
 8004dbc:	f003 020f 	and.w	r2, r3, #15
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	00db      	lsls	r3, r3, #3
 8004dc4:	1a9b      	subs	r3, r3, r2
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	4413      	add	r3, r2
 8004dd0:	3304      	adds	r3, #4
 8004dd2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004de0:	697b      	ldr	r3, [r7, #20]
 8004de2:	2200      	movs	r2, #0
 8004de4:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	2200      	movs	r2, #0
 8004dea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dec:	7afb      	ldrb	r3, [r7, #11]
 8004dee:	f003 030f 	and.w	r3, r3, #15
 8004df2:	b2da      	uxtb	r2, r3
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d102      	bne.n	8004e06 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004e06:	7afb      	ldrb	r3, [r7, #11]
 8004e08:	f003 030f 	and.w	r3, r3, #15
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d109      	bne.n	8004e24 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6818      	ldr	r0, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	461a      	mov	r2, r3
 8004e1c:	6979      	ldr	r1, [r7, #20]
 8004e1e:	f004 fde5 	bl	80099ec <USB_EP0StartXfer>
 8004e22:	e008      	b.n	8004e36 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6818      	ldr	r0, [r3, #0]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	691b      	ldr	r3, [r3, #16]
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	461a      	mov	r2, r3
 8004e30:	6979      	ldr	r1, [r7, #20]
 8004e32:	f004 fb97 	bl	8009564 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	460b      	mov	r3, r1
 8004e4a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004e4c:	78fb      	ldrb	r3, [r7, #3]
 8004e4e:	f003 020f 	and.w	r2, r3, #15
 8004e52:	6879      	ldr	r1, [r7, #4]
 8004e54:	4613      	mov	r3, r2
 8004e56:	00db      	lsls	r3, r3, #3
 8004e58:	1a9b      	subs	r3, r3, r2
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	440b      	add	r3, r1
 8004e5e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004e62:	681b      	ldr	r3, [r3, #0]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bc80      	pop	{r7}
 8004e6c:	4770      	bx	lr

08004e6e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b086      	sub	sp, #24
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	60f8      	str	r0, [r7, #12]
 8004e76:	607a      	str	r2, [r7, #4]
 8004e78:	603b      	str	r3, [r7, #0]
 8004e7a:	460b      	mov	r3, r1
 8004e7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e7e:	7afb      	ldrb	r3, [r7, #11]
 8004e80:	f003 020f 	and.w	r2, r3, #15
 8004e84:	4613      	mov	r3, r2
 8004e86:	00db      	lsls	r3, r3, #3
 8004e88:	1a9b      	subs	r3, r3, r2
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	3338      	adds	r3, #56	; 0x38
 8004e8e:	68fa      	ldr	r2, [r7, #12]
 8004e90:	4413      	add	r3, r2
 8004e92:	3304      	adds	r3, #4
 8004e94:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	683a      	ldr	r2, [r7, #0]
 8004ea0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004eae:	7afb      	ldrb	r3, [r7, #11]
 8004eb0:	f003 030f 	and.w	r3, r3, #15
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d102      	bne.n	8004ec8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004ec2:	687a      	ldr	r2, [r7, #4]
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ec8:	7afb      	ldrb	r3, [r7, #11]
 8004eca:	f003 030f 	and.w	r3, r3, #15
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d109      	bne.n	8004ee6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6818      	ldr	r0, [r3, #0]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	461a      	mov	r2, r3
 8004ede:	6979      	ldr	r1, [r7, #20]
 8004ee0:	f004 fd84 	bl	80099ec <USB_EP0StartXfer>
 8004ee4:	e008      	b.n	8004ef8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6818      	ldr	r0, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	6979      	ldr	r1, [r7, #20]
 8004ef4:	f004 fb36 	bl	8009564 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3718      	adds	r7, #24
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b084      	sub	sp, #16
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004f0e:	78fb      	ldrb	r3, [r7, #3]
 8004f10:	f003 020f 	and.w	r2, r3, #15
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d901      	bls.n	8004f20 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e050      	b.n	8004fc2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004f20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	da0f      	bge.n	8004f48 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f28:	78fb      	ldrb	r3, [r7, #3]
 8004f2a:	f003 020f 	and.w	r2, r3, #15
 8004f2e:	4613      	mov	r3, r2
 8004f30:	00db      	lsls	r3, r3, #3
 8004f32:	1a9b      	subs	r3, r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	3338      	adds	r3, #56	; 0x38
 8004f38:	687a      	ldr	r2, [r7, #4]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2201      	movs	r2, #1
 8004f44:	705a      	strb	r2, [r3, #1]
 8004f46:	e00d      	b.n	8004f64 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004f48:	78fa      	ldrb	r2, [r7, #3]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	00db      	lsls	r3, r3, #3
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	4413      	add	r3, r2
 8004f5a:	3304      	adds	r3, #4
 8004f5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2201      	movs	r2, #1
 8004f68:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004f6a:	78fb      	ldrb	r3, [r7, #3]
 8004f6c:	f003 030f 	and.w	r3, r3, #15
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d101      	bne.n	8004f84 <HAL_PCD_EP_SetStall+0x82>
 8004f80:	2302      	movs	r3, #2
 8004f82:	e01e      	b.n	8004fc2 <HAL_PCD_EP_SetStall+0xc0>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68f9      	ldr	r1, [r7, #12]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f004 fed8 	bl	8009d48 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004f98:	78fb      	ldrb	r3, [r7, #3]
 8004f9a:	f003 030f 	and.w	r3, r3, #15
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10a      	bne.n	8004fb8 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6818      	ldr	r0, [r3, #0]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	691b      	ldr	r3, [r3, #16]
 8004faa:	b2d9      	uxtb	r1, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	f005 f8be 	bl	800a134 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3710      	adds	r7, #16
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b084      	sub	sp, #16
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004fd6:	78fb      	ldrb	r3, [r7, #3]
 8004fd8:	f003 020f 	and.w	r2, r3, #15
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d901      	bls.n	8004fe8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e042      	b.n	800506e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004fe8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	da0f      	bge.n	8005010 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ff0:	78fb      	ldrb	r3, [r7, #3]
 8004ff2:	f003 020f 	and.w	r2, r3, #15
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	00db      	lsls	r3, r3, #3
 8004ffa:	1a9b      	subs	r3, r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	3338      	adds	r3, #56	; 0x38
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	4413      	add	r3, r2
 8005004:	3304      	adds	r3, #4
 8005006:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2201      	movs	r2, #1
 800500c:	705a      	strb	r2, [r3, #1]
 800500e:	e00f      	b.n	8005030 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005010:	78fb      	ldrb	r3, [r7, #3]
 8005012:	f003 020f 	and.w	r2, r3, #15
 8005016:	4613      	mov	r3, r2
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	1a9b      	subs	r3, r3, r2
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	4413      	add	r3, r2
 8005026:	3304      	adds	r3, #4
 8005028:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005036:	78fb      	ldrb	r3, [r7, #3]
 8005038:	f003 030f 	and.w	r3, r3, #15
 800503c:	b2da      	uxtb	r2, r3
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005048:	2b01      	cmp	r3, #1
 800504a:	d101      	bne.n	8005050 <HAL_PCD_EP_ClrStall+0x86>
 800504c:	2302      	movs	r3, #2
 800504e:	e00e      	b.n	800506e <HAL_PCD_EP_ClrStall+0xa4>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68f9      	ldr	r1, [r7, #12]
 800505e:	4618      	mov	r0, r3
 8005060:	f004 fedf 	bl	8009e22 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b08a      	sub	sp, #40	; 0x28
 800507a:	af02      	add	r7, sp, #8
 800507c:	6078      	str	r0, [r7, #4]
 800507e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800508a:	683a      	ldr	r2, [r7, #0]
 800508c:	4613      	mov	r3, r2
 800508e:	00db      	lsls	r3, r3, #3
 8005090:	1a9b      	subs	r3, r3, r2
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	3338      	adds	r3, #56	; 0x38
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	4413      	add	r3, r2
 800509a:	3304      	adds	r3, #4
 800509c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	699a      	ldr	r2, [r3, #24]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	695b      	ldr	r3, [r3, #20]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d901      	bls.n	80050ae <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e06c      	b.n	8005188 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	695a      	ldr	r2, [r3, #20]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	69fa      	ldr	r2, [r7, #28]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d902      	bls.n	80050ca <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	689b      	ldr	r3, [r3, #8]
 80050c8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	3303      	adds	r3, #3
 80050ce:	089b      	lsrs	r3, r3, #2
 80050d0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80050d2:	e02b      	b.n	800512c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	695a      	ldr	r2, [r3, #20]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	69fa      	ldr	r2, [r7, #28]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d902      	bls.n	80050f0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	3303      	adds	r3, #3
 80050f4:	089b      	lsrs	r3, r3, #2
 80050f6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	68d9      	ldr	r1, [r3, #12]
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005108:	b2db      	uxtb	r3, r3
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	4603      	mov	r3, r0
 800510e:	6978      	ldr	r0, [r7, #20]
 8005110:	f004 fdbe 	bl	8009c90 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	68da      	ldr	r2, [r3, #12]
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	441a      	add	r2, r3
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	699a      	ldr	r2, [r3, #24]
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	441a      	add	r2, r3
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	015a      	lsls	r2, r3, #5
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	4413      	add	r3, r2
 8005134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005138:	699b      	ldr	r3, [r3, #24]
 800513a:	b29b      	uxth	r3, r3
 800513c:	69ba      	ldr	r2, [r7, #24]
 800513e:	429a      	cmp	r2, r3
 8005140:	d809      	bhi.n	8005156 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	699a      	ldr	r2, [r3, #24]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800514a:	429a      	cmp	r2, r3
 800514c:	d203      	bcs.n	8005156 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1be      	bne.n	80050d4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	695a      	ldr	r2, [r3, #20]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	699b      	ldr	r3, [r3, #24]
 800515e:	429a      	cmp	r2, r3
 8005160:	d811      	bhi.n	8005186 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	f003 030f 	and.w	r3, r3, #15
 8005168:	2201      	movs	r2, #1
 800516a:	fa02 f303 	lsl.w	r3, r2, r3
 800516e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	43db      	mvns	r3, r3
 800517c:	6939      	ldr	r1, [r7, #16]
 800517e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005182:	4013      	ands	r3, r2
 8005184:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3720      	adds	r7, #32
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	333c      	adds	r3, #60	; 0x3c
 80051a8:	3304      	adds	r3, #4
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	015a      	lsls	r2, r3, #5
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	4413      	add	r3, r2
 80051b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	f040 80b3 	bne.w	800532e <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f003 0308 	and.w	r3, r3, #8
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d028      	beq.n	8005224 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	4a70      	ldr	r2, [pc, #448]	; (8005398 <PCD_EP_OutXfrComplete_int+0x208>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d90e      	bls.n	80051f8 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d009      	beq.n	80051f8 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	015a      	lsls	r2, r3, #5
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	4413      	add	r3, r2
 80051ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051f0:	461a      	mov	r2, r3
 80051f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051f6:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f00c f823 	bl	8011244 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6818      	ldr	r0, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005208:	461a      	mov	r2, r3
 800520a:	2101      	movs	r1, #1
 800520c:	f004 ff92 	bl	800a134 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	015a      	lsls	r2, r3, #5
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	4413      	add	r3, r2
 8005218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800521c:	461a      	mov	r2, r3
 800521e:	2308      	movs	r3, #8
 8005220:	6093      	str	r3, [r2, #8]
 8005222:	e0b3      	b.n	800538c <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	f003 0320 	and.w	r3, r3, #32
 800522a:	2b00      	cmp	r3, #0
 800522c:	d009      	beq.n	8005242 <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	015a      	lsls	r2, r3, #5
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	4413      	add	r3, r2
 8005236:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800523a:	461a      	mov	r2, r3
 800523c:	2320      	movs	r3, #32
 800523e:	6093      	str	r3, [r2, #8]
 8005240:	e0a4      	b.n	800538c <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005248:	2b00      	cmp	r3, #0
 800524a:	f040 809f 	bne.w	800538c <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	4a51      	ldr	r2, [pc, #324]	; (8005398 <PCD_EP_OutXfrComplete_int+0x208>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d90f      	bls.n	8005276 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800525c:	2b00      	cmp	r3, #0
 800525e:	d00a      	beq.n	8005276 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	015a      	lsls	r2, r3, #5
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	4413      	add	r3, r2
 8005268:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800526c:	461a      	mov	r2, r3
 800526e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005272:	6093      	str	r3, [r2, #8]
 8005274:	e08a      	b.n	800538c <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005276:	6879      	ldr	r1, [r7, #4]
 8005278:	683a      	ldr	r2, [r7, #0]
 800527a:	4613      	mov	r3, r2
 800527c:	00db      	lsls	r3, r3, #3
 800527e:	1a9b      	subs	r3, r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	440b      	add	r3, r1
 8005284:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005288:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	0159      	lsls	r1, r3, #5
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	440b      	add	r3, r1
 8005292:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800529c:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	683a      	ldr	r2, [r7, #0]
 80052a2:	4613      	mov	r3, r2
 80052a4:	00db      	lsls	r3, r3, #3
 80052a6:	1a9b      	subs	r3, r3, r2
 80052a8:	009b      	lsls	r3, r3, #2
 80052aa:	4403      	add	r3, r0
 80052ac:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80052b0:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80052b2:	6879      	ldr	r1, [r7, #4]
 80052b4:	683a      	ldr	r2, [r7, #0]
 80052b6:	4613      	mov	r3, r2
 80052b8:	00db      	lsls	r3, r3, #3
 80052ba:	1a9b      	subs	r3, r3, r2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	440b      	add	r3, r1
 80052c0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80052c4:	6819      	ldr	r1, [r3, #0]
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	683a      	ldr	r2, [r7, #0]
 80052ca:	4613      	mov	r3, r2
 80052cc:	00db      	lsls	r3, r3, #3
 80052ce:	1a9b      	subs	r3, r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4403      	add	r3, r0
 80052d4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4419      	add	r1, r3
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	683a      	ldr	r2, [r7, #0]
 80052e0:	4613      	mov	r3, r2
 80052e2:	00db      	lsls	r3, r3, #3
 80052e4:	1a9b      	subs	r3, r3, r2
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	4403      	add	r3, r0
 80052ea:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80052ee:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	4619      	mov	r1, r3
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f00b ffb6 	bl	8011268 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d144      	bne.n	800538c <PCD_EP_OutXfrComplete_int+0x1fc>
 8005302:	6879      	ldr	r1, [r7, #4]
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	4613      	mov	r3, r2
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	1a9b      	subs	r3, r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	440b      	add	r3, r1
 8005310:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d138      	bne.n	800538c <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6818      	ldr	r0, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005324:	461a      	mov	r2, r3
 8005326:	2101      	movs	r1, #1
 8005328:	f004 ff04 	bl	800a134 <USB_EP0_OutStart>
 800532c:	e02e      	b.n	800538c <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	4a1a      	ldr	r2, [pc, #104]	; (800539c <PCD_EP_OutXfrComplete_int+0x20c>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d124      	bne.n	8005380 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00a      	beq.n	8005356 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	015a      	lsls	r2, r3, #5
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	4413      	add	r3, r2
 8005348:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800534c:	461a      	mov	r2, r3
 800534e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005352:	6093      	str	r3, [r2, #8]
 8005354:	e01a      	b.n	800538c <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	f003 0320 	and.w	r3, r3, #32
 800535c:	2b00      	cmp	r3, #0
 800535e:	d008      	beq.n	8005372 <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	015a      	lsls	r2, r3, #5
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	4413      	add	r3, r2
 8005368:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800536c:	461a      	mov	r2, r3
 800536e:	2320      	movs	r3, #32
 8005370:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	b2db      	uxtb	r3, r3
 8005376:	4619      	mov	r1, r3
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f00b ff75 	bl	8011268 <HAL_PCD_DataOutStageCallback>
 800537e:	e005      	b.n	800538c <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	b2db      	uxtb	r3, r3
 8005384:	4619      	mov	r1, r3
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f00b ff6e 	bl	8011268 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800538c:	2300      	movs	r3, #0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3718      	adds	r7, #24
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	4f54300a 	.word	0x4f54300a
 800539c:	4f54310a 	.word	0x4f54310a

080053a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	333c      	adds	r3, #60	; 0x3c
 80053b8:	3304      	adds	r3, #4
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	015a      	lsls	r2, r3, #5
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	4413      	add	r3, r2
 80053c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d113      	bne.n	80053fe <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	4a1f      	ldr	r2, [pc, #124]	; (8005458 <PCD_EP_OutSetupPacket_int+0xb8>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d922      	bls.n	8005424 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d01d      	beq.n	8005424 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	015a      	lsls	r2, r3, #5
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	4413      	add	r3, r2
 80053f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053f4:	461a      	mov	r2, r3
 80053f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053fa:	6093      	str	r3, [r2, #8]
 80053fc:	e012      	b.n	8005424 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	4a16      	ldr	r2, [pc, #88]	; (800545c <PCD_EP_OutSetupPacket_int+0xbc>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d10e      	bne.n	8005424 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 800540c:	2b00      	cmp	r3, #0
 800540e:	d009      	beq.n	8005424 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	015a      	lsls	r2, r3, #5
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	4413      	add	r3, r2
 8005418:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800541c:	461a      	mov	r2, r3
 800541e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005422:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f00b ff0d 	bl	8011244 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	4a0a      	ldr	r2, [pc, #40]	; (8005458 <PCD_EP_OutSetupPacket_int+0xb8>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d90c      	bls.n	800544c <PCD_EP_OutSetupPacket_int+0xac>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	2b01      	cmp	r3, #1
 8005438:	d108      	bne.n	800544c <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6818      	ldr	r0, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005444:	461a      	mov	r2, r3
 8005446:	2101      	movs	r1, #1
 8005448:	f004 fe74 	bl	800a134 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3718      	adds	r7, #24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	4f54300a 	.word	0x4f54300a
 800545c:	4f54310a 	.word	0x4f54310a

08005460 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	460b      	mov	r3, r1
 800546a:	70fb      	strb	r3, [r7, #3]
 800546c:	4613      	mov	r3, r2
 800546e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005476:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005478:	78fb      	ldrb	r3, [r7, #3]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d107      	bne.n	800548e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800547e:	883b      	ldrh	r3, [r7, #0]
 8005480:	0419      	lsls	r1, r3, #16
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	430a      	orrs	r2, r1
 800548a:	629a      	str	r2, [r3, #40]	; 0x28
 800548c:	e028      	b.n	80054e0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005494:	0c1b      	lsrs	r3, r3, #16
 8005496:	68ba      	ldr	r2, [r7, #8]
 8005498:	4413      	add	r3, r2
 800549a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800549c:	2300      	movs	r3, #0
 800549e:	73fb      	strb	r3, [r7, #15]
 80054a0:	e00d      	b.n	80054be <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	7bfb      	ldrb	r3, [r7, #15]
 80054a8:	3340      	adds	r3, #64	; 0x40
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	4413      	add	r3, r2
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	0c1b      	lsrs	r3, r3, #16
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	4413      	add	r3, r2
 80054b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80054b8:	7bfb      	ldrb	r3, [r7, #15]
 80054ba:	3301      	adds	r3, #1
 80054bc:	73fb      	strb	r3, [r7, #15]
 80054be:	7bfa      	ldrb	r2, [r7, #15]
 80054c0:	78fb      	ldrb	r3, [r7, #3]
 80054c2:	3b01      	subs	r3, #1
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d3ec      	bcc.n	80054a2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80054c8:	883b      	ldrh	r3, [r7, #0]
 80054ca:	0418      	lsls	r0, r3, #16
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6819      	ldr	r1, [r3, #0]
 80054d0:	78fb      	ldrb	r3, [r7, #3]
 80054d2:	3b01      	subs	r3, #1
 80054d4:	68ba      	ldr	r2, [r7, #8]
 80054d6:	4302      	orrs	r2, r0
 80054d8:	3340      	adds	r3, #64	; 0x40
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	440b      	add	r3, r1
 80054de:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3714      	adds	r7, #20
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bc80      	pop	{r7}
 80054ea:	4770      	bx	lr

080054ec <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	460b      	mov	r3, r1
 80054f6:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	887a      	ldrh	r2, [r7, #2]
 80054fe:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005500:	2300      	movs	r3, #0
}
 8005502:	4618      	mov	r0, r3
 8005504:	370c      	adds	r7, #12
 8005506:	46bd      	mov	sp, r7
 8005508:	bc80      	pop	{r7}
 800550a:	4770      	bx	lr

0800550c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b090      	sub	sp, #64	; 0x40
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e253      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b00      	cmp	r3, #0
 8005528:	d050      	beq.n	80055cc <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800552a:	4ba3      	ldr	r3, [pc, #652]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	f003 030c 	and.w	r3, r3, #12
 8005532:	2b04      	cmp	r3, #4
 8005534:	d00c      	beq.n	8005550 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005536:	4ba0      	ldr	r3, [pc, #640]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800553e:	2b08      	cmp	r3, #8
 8005540:	d112      	bne.n	8005568 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005542:	4b9d      	ldr	r3, [pc, #628]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800554a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800554e:	d10b      	bne.n	8005568 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005550:	4b99      	ldr	r3, [pc, #612]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d036      	beq.n	80055ca <HAL_RCC_OscConfig+0xbe>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d132      	bne.n	80055ca <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e22e      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	4b93      	ldr	r3, [pc, #588]	; (80057bc <HAL_RCC_OscConfig+0x2b0>)
 800556e:	b2d2      	uxtb	r2, r2
 8005570:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d013      	beq.n	80055a2 <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800557a:	f7fc facd 	bl	8001b18 <HAL_GetTick>
 800557e:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005580:	e008      	b.n	8005594 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005582:	f7fc fac9 	bl	8001b18 <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	2b64      	cmp	r3, #100	; 0x64
 800558e:	d901      	bls.n	8005594 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e218      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005594:	4b88      	ldr	r3, [pc, #544]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800559c:	2b00      	cmp	r3, #0
 800559e:	d0f0      	beq.n	8005582 <HAL_RCC_OscConfig+0x76>
 80055a0:	e014      	b.n	80055cc <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055a2:	f7fc fab9 	bl	8001b18 <HAL_GetTick>
 80055a6:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055a8:	e008      	b.n	80055bc <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055aa:	f7fc fab5 	bl	8001b18 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b64      	cmp	r3, #100	; 0x64
 80055b6:	d901      	bls.n	80055bc <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e204      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055bc:	4b7e      	ldr	r3, [pc, #504]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1f0      	bne.n	80055aa <HAL_RCC_OscConfig+0x9e>
 80055c8:	e000      	b.n	80055cc <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055ca:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 0302 	and.w	r3, r3, #2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d077      	beq.n	80056c8 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055d8:	4b77      	ldr	r3, [pc, #476]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f003 030c 	and.w	r3, r3, #12
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d00b      	beq.n	80055fc <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055e4:	4b74      	ldr	r3, [pc, #464]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80055ec:	2b08      	cmp	r3, #8
 80055ee:	d126      	bne.n	800563e <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055f0:	4b71      	ldr	r3, [pc, #452]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d120      	bne.n	800563e <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055fc:	4b6e      	ldr	r3, [pc, #440]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 0302 	and.w	r3, r3, #2
 8005604:	2b00      	cmp	r3, #0
 8005606:	d005      	beq.n	8005614 <HAL_RCC_OscConfig+0x108>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	2b01      	cmp	r3, #1
 800560e:	d001      	beq.n	8005614 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e1d8      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005614:	4b68      	ldr	r3, [pc, #416]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	691b      	ldr	r3, [r3, #16]
 8005620:	21f8      	movs	r1, #248	; 0xf8
 8005622:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005624:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005626:	fa91 f1a1 	rbit	r1, r1
 800562a:	62f9      	str	r1, [r7, #44]	; 0x2c
  return result;
 800562c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800562e:	fab1 f181 	clz	r1, r1
 8005632:	b2c9      	uxtb	r1, r1
 8005634:	408b      	lsls	r3, r1
 8005636:	4960      	ldr	r1, [pc, #384]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005638:	4313      	orrs	r3, r2
 800563a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800563c:	e044      	b.n	80056c8 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d02a      	beq.n	800569c <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005646:	4b5e      	ldr	r3, [pc, #376]	; (80057c0 <HAL_RCC_OscConfig+0x2b4>)
 8005648:	2201      	movs	r2, #1
 800564a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800564c:	f7fc fa64 	bl	8001b18 <HAL_GetTick>
 8005650:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005652:	e008      	b.n	8005666 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005654:	f7fc fa60 	bl	8001b18 <HAL_GetTick>
 8005658:	4602      	mov	r2, r0
 800565a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	2b02      	cmp	r3, #2
 8005660:	d901      	bls.n	8005666 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e1af      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005666:	4b54      	ldr	r3, [pc, #336]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 0302 	and.w	r3, r3, #2
 800566e:	2b00      	cmp	r3, #0
 8005670:	d0f0      	beq.n	8005654 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005672:	4b51      	ldr	r3, [pc, #324]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	691b      	ldr	r3, [r3, #16]
 800567e:	21f8      	movs	r1, #248	; 0xf8
 8005680:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005682:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005684:	fa91 f1a1 	rbit	r1, r1
 8005688:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 800568a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800568c:	fab1 f181 	clz	r1, r1
 8005690:	b2c9      	uxtb	r1, r1
 8005692:	408b      	lsls	r3, r1
 8005694:	4948      	ldr	r1, [pc, #288]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005696:	4313      	orrs	r3, r2
 8005698:	600b      	str	r3, [r1, #0]
 800569a:	e015      	b.n	80056c8 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800569c:	4b48      	ldr	r3, [pc, #288]	; (80057c0 <HAL_RCC_OscConfig+0x2b4>)
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a2:	f7fc fa39 	bl	8001b18 <HAL_GetTick>
 80056a6:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056a8:	e008      	b.n	80056bc <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056aa:	f7fc fa35 	bl	8001b18 <HAL_GetTick>
 80056ae:	4602      	mov	r2, r0
 80056b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056b2:	1ad3      	subs	r3, r2, r3
 80056b4:	2b02      	cmp	r3, #2
 80056b6:	d901      	bls.n	80056bc <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80056b8:	2303      	movs	r3, #3
 80056ba:	e184      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056bc:	4b3e      	ldr	r3, [pc, #248]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0302 	and.w	r3, r3, #2
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d1f0      	bne.n	80056aa <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0308 	and.w	r3, r3, #8
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d030      	beq.n	8005736 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	695b      	ldr	r3, [r3, #20]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d016      	beq.n	800570a <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056dc:	4b39      	ldr	r3, [pc, #228]	; (80057c4 <HAL_RCC_OscConfig+0x2b8>)
 80056de:	2201      	movs	r2, #1
 80056e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056e2:	f7fc fa19 	bl	8001b18 <HAL_GetTick>
 80056e6:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056e8:	e008      	b.n	80056fc <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056ea:	f7fc fa15 	bl	8001b18 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d901      	bls.n	80056fc <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e164      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80056fc:	4b2e      	ldr	r3, [pc, #184]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 80056fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005700:	f003 0302 	and.w	r3, r3, #2
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0f0      	beq.n	80056ea <HAL_RCC_OscConfig+0x1de>
 8005708:	e015      	b.n	8005736 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800570a:	4b2e      	ldr	r3, [pc, #184]	; (80057c4 <HAL_RCC_OscConfig+0x2b8>)
 800570c:	2200      	movs	r2, #0
 800570e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005710:	f7fc fa02 	bl	8001b18 <HAL_GetTick>
 8005714:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005716:	e008      	b.n	800572a <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005718:	f7fc f9fe 	bl	8001b18 <HAL_GetTick>
 800571c:	4602      	mov	r2, r0
 800571e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	2b02      	cmp	r3, #2
 8005724:	d901      	bls.n	800572a <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e14d      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800572a:	4b23      	ldr	r3, [pc, #140]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 800572c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800572e:	f003 0302 	and.w	r3, r3, #2
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1f0      	bne.n	8005718 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0304 	and.w	r3, r3, #4
 800573e:	2b00      	cmp	r3, #0
 8005740:	f000 8088 	beq.w	8005854 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005744:	2300      	movs	r3, #0
 8005746:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800574a:	4b1b      	ldr	r3, [pc, #108]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 800574c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d110      	bne.n	8005778 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005756:	2300      	movs	r3, #0
 8005758:	60bb      	str	r3, [r7, #8]
 800575a:	4b17      	ldr	r3, [pc, #92]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 800575c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575e:	4a16      	ldr	r2, [pc, #88]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005760:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005764:	6413      	str	r3, [r2, #64]	; 0x40
 8005766:	4b14      	ldr	r3, [pc, #80]	; (80057b8 <HAL_RCC_OscConfig+0x2ac>)
 8005768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800576e:	60bb      	str	r3, [r7, #8]
 8005770:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005772:	2301      	movs	r3, #1
 8005774:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005778:	4b13      	ldr	r3, [pc, #76]	; (80057c8 <HAL_RCC_OscConfig+0x2bc>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a12      	ldr	r2, [pc, #72]	; (80057c8 <HAL_RCC_OscConfig+0x2bc>)
 800577e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005782:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005784:	4b10      	ldr	r3, [pc, #64]	; (80057c8 <HAL_RCC_OscConfig+0x2bc>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800578c:	2b00      	cmp	r3, #0
 800578e:	d123      	bne.n	80057d8 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005790:	4b0d      	ldr	r3, [pc, #52]	; (80057c8 <HAL_RCC_OscConfig+0x2bc>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a0c      	ldr	r2, [pc, #48]	; (80057c8 <HAL_RCC_OscConfig+0x2bc>)
 8005796:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800579a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800579c:	f7fc f9bc 	bl	8001b18 <HAL_GetTick>
 80057a0:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057a2:	e013      	b.n	80057cc <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057a4:	f7fc f9b8 	bl	8001b18 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d90c      	bls.n	80057cc <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e107      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
 80057b6:	bf00      	nop
 80057b8:	40023800 	.word	0x40023800
 80057bc:	40023802 	.word	0x40023802
 80057c0:	42470000 	.word	0x42470000
 80057c4:	42470e80 	.word	0x42470e80
 80057c8:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057cc:	4b80      	ldr	r3, [pc, #512]	; (80059d0 <HAL_RCC_OscConfig+0x4c4>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d0e5      	beq.n	80057a4 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689a      	ldr	r2, [r3, #8]
 80057dc:	4b7d      	ldr	r3, [pc, #500]	; (80059d4 <HAL_RCC_OscConfig+0x4c8>)
 80057de:	b2d2      	uxtb	r2, r2
 80057e0:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d015      	beq.n	8005816 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057ea:	f7fc f995 	bl	8001b18 <HAL_GetTick>
 80057ee:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057f0:	e00a      	b.n	8005808 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057f2:	f7fc f991 	bl	8001b18 <HAL_GetTick>
 80057f6:	4602      	mov	r2, r0
 80057f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005800:	4293      	cmp	r3, r2
 8005802:	d901      	bls.n	8005808 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e0de      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005808:	4b73      	ldr	r3, [pc, #460]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 800580a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800580c:	f003 0302 	and.w	r3, r3, #2
 8005810:	2b00      	cmp	r3, #0
 8005812:	d0ee      	beq.n	80057f2 <HAL_RCC_OscConfig+0x2e6>
 8005814:	e014      	b.n	8005840 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005816:	f7fc f97f 	bl	8001b18 <HAL_GetTick>
 800581a:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800581c:	e00a      	b.n	8005834 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800581e:	f7fc f97b 	bl	8001b18 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	f241 3288 	movw	r2, #5000	; 0x1388
 800582c:	4293      	cmp	r3, r2
 800582e:	d901      	bls.n	8005834 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e0c8      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005834:	4b68      	ldr	r3, [pc, #416]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 8005836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005838:	f003 0302 	and.w	r3, r3, #2
 800583c:	2b00      	cmp	r3, #0
 800583e:	d1ee      	bne.n	800581e <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005840:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005844:	2b01      	cmp	r3, #1
 8005846:	d105      	bne.n	8005854 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005848:	4b63      	ldr	r3, [pc, #396]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 800584a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800584c:	4a62      	ldr	r2, [pc, #392]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 800584e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005852:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	2b00      	cmp	r3, #0
 800585a:	f000 80b3 	beq.w	80059c4 <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800585e:	4b5e      	ldr	r3, [pc, #376]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f003 030c 	and.w	r3, r3, #12
 8005866:	2b08      	cmp	r3, #8
 8005868:	d07d      	beq.n	8005966 <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	2b02      	cmp	r3, #2
 8005870:	d162      	bne.n	8005938 <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005872:	4b5a      	ldr	r3, [pc, #360]	; (80059dc <HAL_RCC_OscConfig+0x4d0>)
 8005874:	2200      	movs	r2, #0
 8005876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005878:	f7fc f94e 	bl	8001b18 <HAL_GetTick>
 800587c:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800587e:	e008      	b.n	8005892 <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005880:	f7fc f94a 	bl	8001b18 <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	2b64      	cmp	r3, #100	; 0x64
 800588c:	d901      	bls.n	8005892 <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e099      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005892:	4b51      	ldr	r3, [pc, #324]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1f0      	bne.n	8005880 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	69da      	ldr	r2, [r3, #28]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	431a      	orrs	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ac:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80058b0:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b2:	6939      	ldr	r1, [r7, #16]
 80058b4:	fa91 f1a1 	rbit	r1, r1
 80058b8:	60f9      	str	r1, [r7, #12]
  return result;
 80058ba:	68f9      	ldr	r1, [r7, #12]
 80058bc:	fab1 f181 	clz	r1, r1
 80058c0:	b2c9      	uxtb	r1, r1
 80058c2:	408b      	lsls	r3, r1
 80058c4:	431a      	orrs	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ca:	085b      	lsrs	r3, r3, #1
 80058cc:	3b01      	subs	r3, #1
 80058ce:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 80058d2:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058d4:	69b9      	ldr	r1, [r7, #24]
 80058d6:	fa91 f1a1 	rbit	r1, r1
 80058da:	6179      	str	r1, [r7, #20]
  return result;
 80058dc:	6979      	ldr	r1, [r7, #20]
 80058de:	fab1 f181 	clz	r1, r1
 80058e2:	b2c9      	uxtb	r1, r1
 80058e4:	408b      	lsls	r3, r1
 80058e6:	431a      	orrs	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ec:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 80058f0:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f2:	6a39      	ldr	r1, [r7, #32]
 80058f4:	fa91 f1a1 	rbit	r1, r1
 80058f8:	61f9      	str	r1, [r7, #28]
  return result;
 80058fa:	69f9      	ldr	r1, [r7, #28]
 80058fc:	fab1 f181 	clz	r1, r1
 8005900:	b2c9      	uxtb	r1, r1
 8005902:	408b      	lsls	r3, r1
 8005904:	4934      	ldr	r1, [pc, #208]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 8005906:	4313      	orrs	r3, r2
 8005908:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800590a:	4b34      	ldr	r3, [pc, #208]	; (80059dc <HAL_RCC_OscConfig+0x4d0>)
 800590c:	2201      	movs	r2, #1
 800590e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005910:	f7fc f902 	bl	8001b18 <HAL_GetTick>
 8005914:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005916:	e008      	b.n	800592a <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005918:	f7fc f8fe 	bl	8001b18 <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	2b64      	cmp	r3, #100	; 0x64
 8005924:	d901      	bls.n	800592a <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e04d      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800592a:	4b2b      	ldr	r3, [pc, #172]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005932:	2b00      	cmp	r3, #0
 8005934:	d0f0      	beq.n	8005918 <HAL_RCC_OscConfig+0x40c>
 8005936:	e045      	b.n	80059c4 <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005938:	4b28      	ldr	r3, [pc, #160]	; (80059dc <HAL_RCC_OscConfig+0x4d0>)
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800593e:	f7fc f8eb 	bl	8001b18 <HAL_GetTick>
 8005942:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005944:	e008      	b.n	8005958 <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005946:	f7fc f8e7 	bl	8001b18 <HAL_GetTick>
 800594a:	4602      	mov	r2, r0
 800594c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800594e:	1ad3      	subs	r3, r2, r3
 8005950:	2b64      	cmp	r3, #100	; 0x64
 8005952:	d901      	bls.n	8005958 <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e036      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005958:	4b1f      	ldr	r3, [pc, #124]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005960:	2b00      	cmp	r3, #0
 8005962:	d1f0      	bne.n	8005946 <HAL_RCC_OscConfig+0x43a>
 8005964:	e02e      	b.n	80059c4 <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	699b      	ldr	r3, [r3, #24]
 800596a:	2b01      	cmp	r3, #1
 800596c:	d101      	bne.n	8005972 <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e029      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8005972:	4b19      	ldr	r3, [pc, #100]	; (80059d8 <HAL_RCC_OscConfig+0x4cc>)
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	429a      	cmp	r2, r3
 8005984:	d11c      	bne.n	80059c0 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005988:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005990:	429a      	cmp	r2, r3
 8005992:	d115      	bne.n	80059c0 <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005996:	099b      	lsrs	r3, r3, #6
 8005998:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d10d      	bne.n	80059c0 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80059a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d106      	bne.n	80059c0 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80059b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80059bc:	429a      	cmp	r2, r3
 80059be:	d001      	beq.n	80059c4 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e000      	b.n	80059c6 <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 80059c4:	2300      	movs	r3, #0
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3740      	adds	r7, #64	; 0x40
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	40007000 	.word	0x40007000
 80059d4:	40023870 	.word	0x40023870
 80059d8:	40023800 	.word	0x40023800
 80059dc:	42470060 	.word	0x42470060

080059e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d101      	bne.n	80059f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e0d2      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059f4:	4b6b      	ldr	r3, [pc, #428]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 030f 	and.w	r3, r3, #15
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d90c      	bls.n	8005a1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a02:	4b68      	ldr	r3, [pc, #416]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a04:	683a      	ldr	r2, [r7, #0]
 8005a06:	b2d2      	uxtb	r2, r2
 8005a08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a0a:	4b66      	ldr	r3, [pc, #408]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 030f 	and.w	r3, r3, #15
 8005a12:	683a      	ldr	r2, [r7, #0]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d001      	beq.n	8005a1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e0be      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f003 0302 	and.w	r3, r3, #2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d020      	beq.n	8005a6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0304 	and.w	r3, r3, #4
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d005      	beq.n	8005a40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a34:	4b5c      	ldr	r3, [pc, #368]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	4a5b      	ldr	r2, [pc, #364]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005a3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0308 	and.w	r3, r3, #8
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d005      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8005a4c:	4b56      	ldr	r3, [pc, #344]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	4a55      	ldr	r2, [pc, #340]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005a56:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a58:	4b53      	ldr	r3, [pc, #332]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	4950      	ldr	r1, [pc, #320]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f003 0301 	and.w	r3, r3, #1
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d040      	beq.n	8005af8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	2b01      	cmp	r3, #1
 8005a7c:	d107      	bne.n	8005a8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a7e:	4b4a      	ldr	r3, [pc, #296]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d115      	bne.n	8005ab6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e085      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d107      	bne.n	8005aa6 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a96:	4b44      	ldr	r3, [pc, #272]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d109      	bne.n	8005ab6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e079      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005aa6:	4b40      	ldr	r3, [pc, #256]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d101      	bne.n	8005ab6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	e071      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ab6:	4b3c      	ldr	r3, [pc, #240]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	f023 0203 	bic.w	r2, r3, #3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	4939      	ldr	r1, [pc, #228]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ac8:	f7fc f826 	bl	8001b18 <HAL_GetTick>
 8005acc:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ace:	e00a      	b.n	8005ae6 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ad0:	f7fc f822 	bl	8001b18 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e059      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ae6:	4b30      	ldr	r3, [pc, #192]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f003 020c 	and.w	r2, r3, #12
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	009b      	lsls	r3, r3, #2
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d1eb      	bne.n	8005ad0 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005af8:	4b2a      	ldr	r3, [pc, #168]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 030f 	and.w	r3, r3, #15
 8005b00:	683a      	ldr	r2, [r7, #0]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d20c      	bcs.n	8005b20 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b06:	4b27      	ldr	r3, [pc, #156]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b08:	683a      	ldr	r2, [r7, #0]
 8005b0a:	b2d2      	uxtb	r2, r2
 8005b0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b0e:	4b25      	ldr	r3, [pc, #148]	; (8005ba4 <HAL_RCC_ClockConfig+0x1c4>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 030f 	and.w	r3, r3, #15
 8005b16:	683a      	ldr	r2, [r7, #0]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d001      	beq.n	8005b20 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e03c      	b.n	8005b9a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 0304 	and.w	r3, r3, #4
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d008      	beq.n	8005b3e <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b2c:	4b1e      	ldr	r3, [pc, #120]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	491b      	ldr	r1, [pc, #108]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0308 	and.w	r3, r3, #8
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d009      	beq.n	8005b5e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b4a:	4b17      	ldr	r3, [pc, #92]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	691b      	ldr	r3, [r3, #16]
 8005b56:	00db      	lsls	r3, r3, #3
 8005b58:	4913      	ldr	r1, [pc, #76]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005b5e:	f000 f82b 	bl	8005bb8 <HAL_RCC_GetSysClockFreq>
 8005b62:	4601      	mov	r1, r0
 8005b64:	4b10      	ldr	r3, [pc, #64]	; (8005ba8 <HAL_RCC_ClockConfig+0x1c8>)
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b6c:	22f0      	movs	r2, #240	; 0xf0
 8005b6e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	fa92 f2a2 	rbit	r2, r2
 8005b76:	60fa      	str	r2, [r7, #12]
  return result;
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	fab2 f282 	clz	r2, r2
 8005b7e:	b2d2      	uxtb	r2, r2
 8005b80:	40d3      	lsrs	r3, r2
 8005b82:	4a0a      	ldr	r2, [pc, #40]	; (8005bac <HAL_RCC_ClockConfig+0x1cc>)
 8005b84:	5cd3      	ldrb	r3, [r2, r3]
 8005b86:	fa21 f303 	lsr.w	r3, r1, r3
 8005b8a:	4a09      	ldr	r2, [pc, #36]	; (8005bb0 <HAL_RCC_ClockConfig+0x1d0>)
 8005b8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005b8e:	4b09      	ldr	r3, [pc, #36]	; (8005bb4 <HAL_RCC_ClockConfig+0x1d4>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7fb ff7e 	bl	8001a94 <HAL_InitTick>

  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3718      	adds	r7, #24
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	40023c00 	.word	0x40023c00
 8005ba8:	40023800 	.word	0x40023800
 8005bac:	08013cb0 	.word	0x08013cb0
 8005bb0:	20000004 	.word	0x20000004
 8005bb4:	20000008 	.word	0x20000008

08005bb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	607b      	str	r3, [r7, #4]
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	60fb      	str	r3, [r7, #12]
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005bce:	4b63      	ldr	r3, [pc, #396]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f003 030c 	and.w	r3, r3, #12
 8005bd6:	2b04      	cmp	r3, #4
 8005bd8:	d007      	beq.n	8005bea <HAL_RCC_GetSysClockFreq+0x32>
 8005bda:	2b08      	cmp	r3, #8
 8005bdc:	d008      	beq.n	8005bf0 <HAL_RCC_GetSysClockFreq+0x38>
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f040 80b4 	bne.w	8005d4c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005be4:	4b5e      	ldr	r3, [pc, #376]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005be6:	60bb      	str	r3, [r7, #8]
       break;
 8005be8:	e0b3      	b.n	8005d52 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005bea:	4b5e      	ldr	r3, [pc, #376]	; (8005d64 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8005bec:	60bb      	str	r3, [r7, #8]
      break;
 8005bee:	e0b0      	b.n	8005d52 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005bf0:	4b5a      	ldr	r3, [pc, #360]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005bf8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005bfa:	4b58      	ldr	r3, [pc, #352]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d04a      	beq.n	8005c9c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c06:	4b55      	ldr	r3, [pc, #340]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	099b      	lsrs	r3, r3, #6
 8005c0c:	f04f 0400 	mov.w	r4, #0
 8005c10:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005c14:	f04f 0200 	mov.w	r2, #0
 8005c18:	ea03 0501 	and.w	r5, r3, r1
 8005c1c:	ea04 0602 	and.w	r6, r4, r2
 8005c20:	4629      	mov	r1, r5
 8005c22:	4632      	mov	r2, r6
 8005c24:	f04f 0300 	mov.w	r3, #0
 8005c28:	f04f 0400 	mov.w	r4, #0
 8005c2c:	0154      	lsls	r4, r2, #5
 8005c2e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c32:	014b      	lsls	r3, r1, #5
 8005c34:	4619      	mov	r1, r3
 8005c36:	4622      	mov	r2, r4
 8005c38:	1b49      	subs	r1, r1, r5
 8005c3a:	eb62 0206 	sbc.w	r2, r2, r6
 8005c3e:	f04f 0300 	mov.w	r3, #0
 8005c42:	f04f 0400 	mov.w	r4, #0
 8005c46:	0194      	lsls	r4, r2, #6
 8005c48:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005c4c:	018b      	lsls	r3, r1, #6
 8005c4e:	1a5b      	subs	r3, r3, r1
 8005c50:	eb64 0402 	sbc.w	r4, r4, r2
 8005c54:	f04f 0100 	mov.w	r1, #0
 8005c58:	f04f 0200 	mov.w	r2, #0
 8005c5c:	00e2      	lsls	r2, r4, #3
 8005c5e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005c62:	00d9      	lsls	r1, r3, #3
 8005c64:	460b      	mov	r3, r1
 8005c66:	4614      	mov	r4, r2
 8005c68:	195b      	adds	r3, r3, r5
 8005c6a:	eb44 0406 	adc.w	r4, r4, r6
 8005c6e:	f04f 0100 	mov.w	r1, #0
 8005c72:	f04f 0200 	mov.w	r2, #0
 8005c76:	0262      	lsls	r2, r4, #9
 8005c78:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005c7c:	0259      	lsls	r1, r3, #9
 8005c7e:	460b      	mov	r3, r1
 8005c80:	4614      	mov	r4, r2
 8005c82:	4618      	mov	r0, r3
 8005c84:	4621      	mov	r1, r4
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f04f 0400 	mov.w	r4, #0
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	4623      	mov	r3, r4
 8005c90:	f7fa faa0 	bl	80001d4 <__aeabi_uldivmod>
 8005c94:	4603      	mov	r3, r0
 8005c96:	460c      	mov	r4, r1
 8005c98:	60fb      	str	r3, [r7, #12]
 8005c9a:	e049      	b.n	8005d30 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c9c:	4b2f      	ldr	r3, [pc, #188]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	099b      	lsrs	r3, r3, #6
 8005ca2:	f04f 0400 	mov.w	r4, #0
 8005ca6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005caa:	f04f 0200 	mov.w	r2, #0
 8005cae:	ea03 0501 	and.w	r5, r3, r1
 8005cb2:	ea04 0602 	and.w	r6, r4, r2
 8005cb6:	4629      	mov	r1, r5
 8005cb8:	4632      	mov	r2, r6
 8005cba:	f04f 0300 	mov.w	r3, #0
 8005cbe:	f04f 0400 	mov.w	r4, #0
 8005cc2:	0154      	lsls	r4, r2, #5
 8005cc4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005cc8:	014b      	lsls	r3, r1, #5
 8005cca:	4619      	mov	r1, r3
 8005ccc:	4622      	mov	r2, r4
 8005cce:	1b49      	subs	r1, r1, r5
 8005cd0:	eb62 0206 	sbc.w	r2, r2, r6
 8005cd4:	f04f 0300 	mov.w	r3, #0
 8005cd8:	f04f 0400 	mov.w	r4, #0
 8005cdc:	0194      	lsls	r4, r2, #6
 8005cde:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005ce2:	018b      	lsls	r3, r1, #6
 8005ce4:	1a5b      	subs	r3, r3, r1
 8005ce6:	eb64 0402 	sbc.w	r4, r4, r2
 8005cea:	f04f 0100 	mov.w	r1, #0
 8005cee:	f04f 0200 	mov.w	r2, #0
 8005cf2:	00e2      	lsls	r2, r4, #3
 8005cf4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005cf8:	00d9      	lsls	r1, r3, #3
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	4614      	mov	r4, r2
 8005cfe:	195b      	adds	r3, r3, r5
 8005d00:	eb44 0406 	adc.w	r4, r4, r6
 8005d04:	f04f 0100 	mov.w	r1, #0
 8005d08:	f04f 0200 	mov.w	r2, #0
 8005d0c:	02a2      	lsls	r2, r4, #10
 8005d0e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005d12:	0299      	lsls	r1, r3, #10
 8005d14:	460b      	mov	r3, r1
 8005d16:	4614      	mov	r4, r2
 8005d18:	4618      	mov	r0, r3
 8005d1a:	4621      	mov	r1, r4
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f04f 0400 	mov.w	r4, #0
 8005d22:	461a      	mov	r2, r3
 8005d24:	4623      	mov	r3, r4
 8005d26:	f7fa fa55 	bl	80001d4 <__aeabi_uldivmod>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	460c      	mov	r4, r1
 8005d2e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005d30:	4b0a      	ldr	r3, [pc, #40]	; (8005d5c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	0c1b      	lsrs	r3, r3, #16
 8005d36:	f003 0303 	and.w	r3, r3, #3
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	005b      	lsls	r3, r3, #1
 8005d3e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d48:	60bb      	str	r3, [r7, #8]
      break;
 8005d4a:	e002      	b.n	8005d52 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d4c:	4b04      	ldr	r3, [pc, #16]	; (8005d60 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8005d4e:	60bb      	str	r3, [r7, #8]
      break;
 8005d50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d52:	68bb      	ldr	r3, [r7, #8]
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3714      	adds	r7, #20
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d5c:	40023800 	.word	0x40023800
 8005d60:	00f42400 	.word	0x00f42400
 8005d64:	007a1200 	.word	0x007a1200

08005d68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d6c:	4b02      	ldr	r3, [pc, #8]	; (8005d78 <HAL_RCC_GetHCLKFreq+0x10>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bc80      	pop	{r7}
 8005d76:	4770      	bx	lr
 8005d78:	20000004 	.word	0x20000004

08005d7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8005d82:	f7ff fff1 	bl	8005d68 <HAL_RCC_GetHCLKFreq>
 8005d86:	4601      	mov	r1, r0
 8005d88:	4b0b      	ldr	r3, [pc, #44]	; (8005db8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005d90:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8005d94:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	fa92 f2a2 	rbit	r2, r2
 8005d9c:	603a      	str	r2, [r7, #0]
  return result;
 8005d9e:	683a      	ldr	r2, [r7, #0]
 8005da0:	fab2 f282 	clz	r2, r2
 8005da4:	b2d2      	uxtb	r2, r2
 8005da6:	40d3      	lsrs	r3, r2
 8005da8:	4a04      	ldr	r2, [pc, #16]	; (8005dbc <HAL_RCC_GetPCLK1Freq+0x40>)
 8005daa:	5cd3      	ldrb	r3, [r2, r3]
 8005dac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3708      	adds	r7, #8
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	40023800 	.word	0x40023800
 8005dbc:	08013cc0 	.word	0x08013cc0

08005dc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8005dc6:	f7ff ffcf 	bl	8005d68 <HAL_RCC_GetHCLKFreq>
 8005dca:	4601      	mov	r1, r0
 8005dcc:	4b0b      	ldr	r3, [pc, #44]	; (8005dfc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8005dd4:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8005dd8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	fa92 f2a2 	rbit	r2, r2
 8005de0:	603a      	str	r2, [r7, #0]
  return result;
 8005de2:	683a      	ldr	r2, [r7, #0]
 8005de4:	fab2 f282 	clz	r2, r2
 8005de8:	b2d2      	uxtb	r2, r2
 8005dea:	40d3      	lsrs	r3, r2
 8005dec:	4a04      	ldr	r2, [pc, #16]	; (8005e00 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005dee:	5cd3      	ldrb	r3, [r2, r3]
 8005df0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3708      	adds	r7, #8
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	40023800 	.word	0x40023800
 8005e00:	08013cc0 	.word	0x08013cc0

08005e04 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b082      	sub	sp, #8
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d101      	bne.n	8005e16 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e022      	b.n	8005e5c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d105      	bne.n	8005e2e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f7fb f97d 	bl	8001128 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2203      	movs	r2, #3
 8005e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 f814 	bl	8005e64 <HAL_SD_InitCard>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d001      	beq.n	8005e46 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e00a      	b.n	8005e5c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3708      	adds	r7, #8
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005e64:	b5b0      	push	{r4, r5, r7, lr}
 8005e66:	b08e      	sub	sp, #56	; 0x38
 8005e68:	af04      	add	r7, sp, #16
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005e70:	2300      	movs	r3, #0
 8005e72:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005e74:	2300      	movs	r3, #0
 8005e76:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005e80:	2376      	movs	r3, #118	; 0x76
 8005e82:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681d      	ldr	r5, [r3, #0]
 8005e88:	466c      	mov	r4, sp
 8005e8a:	f107 0314 	add.w	r3, r7, #20
 8005e8e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005e92:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005e96:	f107 0308 	add.w	r3, r7, #8
 8005e9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	f002 f8f5 	bl	800808c <SDIO_Init>
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005ea8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d001      	beq.n	8005eb4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005eb0:	2301      	movs	r3, #1
 8005eb2:	e031      	b.n	8005f18 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005eb4:	4b1a      	ldr	r3, [pc, #104]	; (8005f20 <HAL_SD_InitCard+0xbc>)
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f002 f92a 	bl	8008118 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005ec4:	4b16      	ldr	r3, [pc, #88]	; (8005f20 <HAL_SD_InitCard+0xbc>)
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f001 f8f0 	bl	80070b0 <SD_PowerON>
 8005ed0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ed2:	6a3b      	ldr	r3, [r7, #32]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d00b      	beq.n	8005ef0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ee4:	6a3b      	ldr	r3, [r7, #32]
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e013      	b.n	8005f18 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f001 f80f 	bl	8006f14 <SD_InitCard>
 8005ef6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ef8:	6a3b      	ldr	r3, [r7, #32]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00b      	beq.n	8005f16 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2201      	movs	r2, #1
 8005f02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f0a:	6a3b      	ldr	r3, [r7, #32]
 8005f0c:	431a      	orrs	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e000      	b.n	8005f18 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3728      	adds	r7, #40	; 0x28
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bdb0      	pop	{r4, r5, r7, pc}
 8005f20:	422580a0 	.word	0x422580a0

08005f24 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b092      	sub	sp, #72	; 0x48
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	60f8      	str	r0, [r7, #12]
 8005f2c:	60b9      	str	r1, [r7, #8]
 8005f2e:	607a      	str	r2, [r7, #4]
 8005f30:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005f32:	f7fb fdf1 	bl	8001b18 <HAL_GetTick>
 8005f36:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d107      	bne.n	8005f56 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f4a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e1d9      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	f040 81cc 	bne.w	80062fc <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005f6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	441a      	add	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d907      	bls.n	8005f88 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f7c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e1c0      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2203      	movs	r2, #3
 8005f8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	2200      	movs	r2, #0
 8005f96:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d002      	beq.n	8005fa6 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fa2:	025b      	lsls	r3, r3, #9
 8005fa4:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f002 f940 	bl	8008234 <SDMMC_CmdBlockLength>
 8005fb4:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8005fb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00f      	beq.n	8005fdc <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a9b      	ldr	r2, [pc, #620]	; (8006230 <HAL_SD_ReadBlocks+0x30c>)
 8005fc2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fca:	431a      	orrs	r2, r3
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2201      	movs	r2, #1
 8005fd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e196      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8005fe0:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	025b      	lsls	r3, r3, #9
 8005fe6:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005fe8:	2390      	movs	r3, #144	; 0x90
 8005fea:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005fec:	2302      	movs	r3, #2
 8005fee:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f107 0214 	add.w	r2, r7, #20
 8006000:	4611      	mov	r1, r2
 8006002:	4618      	mov	r0, r3
 8006004:	f002 f8eb 	bl	80081de <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d90a      	bls.n	8006024 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2202      	movs	r2, #2
 8006012:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800601a:	4618      	mov	r0, r3
 800601c:	f002 f94e 	bl	80082bc <SDMMC_CmdReadMultiBlock>
 8006020:	6478      	str	r0, [r7, #68]	; 0x44
 8006022:	e009      	b.n	8006038 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2201      	movs	r2, #1
 8006028:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006030:	4618      	mov	r0, r3
 8006032:	f002 f921 	bl	8008278 <SDMMC_CmdReadSingleBlock>
 8006036:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800603a:	2b00      	cmp	r3, #0
 800603c:	d012      	beq.n	8006064 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a7b      	ldr	r2, [pc, #492]	; (8006230 <HAL_SD_ReadBlocks+0x30c>)
 8006044:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800604a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800604c:	431a      	orrs	r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2201      	movs	r2, #1
 8006056:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	e152      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006068:	e061      	b.n	800612e <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006070:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d03c      	beq.n	80060f2 <HAL_SD_ReadBlocks+0x1ce>
 8006078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800607a:	2b00      	cmp	r3, #0
 800607c:	d039      	beq.n	80060f2 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800607e:	2300      	movs	r3, #0
 8006080:	643b      	str	r3, [r7, #64]	; 0x40
 8006082:	e033      	b.n	80060ec <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4618      	mov	r0, r3
 800608a:	f002 f829 	bl	80080e0 <SDIO_ReadFIFO>
 800608e:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8006090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006092:	b2da      	uxtb	r2, r3
 8006094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006096:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006098:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800609a:	3301      	adds	r3, #1
 800609c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800609e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060a0:	3b01      	subs	r3, #1
 80060a2:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80060a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060a6:	0a1b      	lsrs	r3, r3, #8
 80060a8:	b2da      	uxtb	r2, r3
 80060aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060ac:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80060ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060b0:	3301      	adds	r3, #1
 80060b2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80060b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060b6:	3b01      	subs	r3, #1
 80060b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80060ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060bc:	0c1b      	lsrs	r3, r3, #16
 80060be:	b2da      	uxtb	r2, r3
 80060c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060c2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80060c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060c6:	3301      	adds	r3, #1
 80060c8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80060ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060cc:	3b01      	subs	r3, #1
 80060ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80060d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d2:	0e1b      	lsrs	r3, r3, #24
 80060d4:	b2da      	uxtb	r2, r3
 80060d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060d8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80060da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060dc:	3301      	adds	r3, #1
 80060de:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80060e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060e2:	3b01      	subs	r3, #1
 80060e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80060e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060e8:	3301      	adds	r3, #1
 80060ea:	643b      	str	r3, [r7, #64]	; 0x40
 80060ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80060ee:	2b07      	cmp	r3, #7
 80060f0:	d9c8      	bls.n	8006084 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80060f2:	f7fb fd11 	bl	8001b18 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060fe:	429a      	cmp	r2, r3
 8006100:	d902      	bls.n	8006108 <HAL_SD_ReadBlocks+0x1e4>
 8006102:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006104:	2b00      	cmp	r3, #0
 8006106:	d112      	bne.n	800612e <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a48      	ldr	r2, [pc, #288]	; (8006230 <HAL_SD_ReadBlocks+0x30c>)
 800610e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006114:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2200      	movs	r2, #0
 8006128:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e0ed      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006134:	f240 332a 	movw	r3, #810	; 0x32a
 8006138:	4013      	ands	r3, r2
 800613a:	2b00      	cmp	r3, #0
 800613c:	d095      	beq.n	800606a <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006144:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006148:	2b00      	cmp	r3, #0
 800614a:	d022      	beq.n	8006192 <HAL_SD_ReadBlocks+0x26e>
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	2b01      	cmp	r3, #1
 8006150:	d91f      	bls.n	8006192 <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006156:	2b03      	cmp	r3, #3
 8006158:	d01b      	beq.n	8006192 <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4618      	mov	r0, r3
 8006160:	f002 f912 	bl	8008388 <SDMMC_CmdStopTransfer>
 8006164:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006166:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006168:	2b00      	cmp	r3, #0
 800616a:	d012      	beq.n	8006192 <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a2f      	ldr	r2, [pc, #188]	; (8006230 <HAL_SD_ReadBlocks+0x30c>)
 8006172:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006178:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800617a:	431a      	orrs	r2, r3
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2200      	movs	r2, #0
 800618c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e0bb      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006198:	f003 0308 	and.w	r3, r3, #8
 800619c:	2b00      	cmp	r3, #0
 800619e:	d012      	beq.n	80061c6 <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4a22      	ldr	r2, [pc, #136]	; (8006230 <HAL_SD_ReadBlocks+0x30c>)
 80061a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ac:	f043 0208 	orr.w	r2, r3, #8
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e0a1      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061cc:	f003 0302 	and.w	r3, r3, #2
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d012      	beq.n	80061fa <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a15      	ldr	r2, [pc, #84]	; (8006230 <HAL_SD_ReadBlocks+0x30c>)
 80061da:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e0:	f043 0202 	orr.w	r2, r3, #2
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	2200      	movs	r2, #0
 80061f4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e087      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006200:	f003 0320 	and.w	r3, r3, #32
 8006204:	2b00      	cmp	r3, #0
 8006206:	d064      	beq.n	80062d2 <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a08      	ldr	r2, [pc, #32]	; (8006230 <HAL_SD_ReadBlocks+0x30c>)
 800620e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006214:	f043 0220 	orr.w	r2, r3, #32
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e06d      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
 800622e:	bf00      	nop
 8006230:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4618      	mov	r0, r3
 800623a:	f001 ff51 	bl	80080e0 <SDIO_ReadFIFO>
 800623e:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8006240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006242:	b2da      	uxtb	r2, r3
 8006244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006246:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800624a:	3301      	adds	r3, #1
 800624c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800624e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006250:	3b01      	subs	r3, #1
 8006252:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006256:	0a1b      	lsrs	r3, r3, #8
 8006258:	b2da      	uxtb	r2, r3
 800625a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800625c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800625e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006260:	3301      	adds	r3, #1
 8006262:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006264:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006266:	3b01      	subs	r3, #1
 8006268:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800626a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626c:	0c1b      	lsrs	r3, r3, #16
 800626e:	b2da      	uxtb	r2, r3
 8006270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006272:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006276:	3301      	adds	r3, #1
 8006278:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800627a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800627c:	3b01      	subs	r3, #1
 800627e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006282:	0e1b      	lsrs	r3, r3, #24
 8006284:	b2da      	uxtb	r2, r3
 8006286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006288:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800628a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800628c:	3301      	adds	r3, #1
 800628e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006290:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006292:	3b01      	subs	r3, #1
 8006294:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006296:	f7fb fc3f 	bl	8001b18 <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80062a2:	429a      	cmp	r2, r3
 80062a4:	d902      	bls.n	80062ac <HAL_SD_ReadBlocks+0x388>
 80062a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d112      	bne.n	80062d2 <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a18      	ldr	r2, [pc, #96]	; (8006314 <HAL_SD_ReadBlocks+0x3f0>)
 80062b2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e01b      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d002      	beq.n	80062e6 <HAL_SD_ReadBlocks+0x3c2>
 80062e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d1a6      	bne.n	8006234 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f240 523a 	movw	r2, #1338	; 0x53a
 80062ee:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80062f8:	2300      	movs	r3, #0
 80062fa:	e006      	b.n	800630a <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006300:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
  }
}
 800630a:	4618      	mov	r0, r3
 800630c:	3748      	adds	r7, #72	; 0x48
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	004005ff 	.word	0x004005ff

08006318 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b092      	sub	sp, #72	; 0x48
 800631c:	af00      	add	r7, sp, #0
 800631e:	60f8      	str	r0, [r7, #12]
 8006320:	60b9      	str	r1, [r7, #8]
 8006322:	607a      	str	r2, [r7, #4]
 8006324:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006326:	f7fb fbf7 	bl	8001b18 <HAL_GetTick>
 800632a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d107      	bne.n	800634a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e184      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b01      	cmp	r3, #1
 8006354:	f040 8177 	bne.w	8006646 <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800635e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	441a      	add	r2, r3
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006368:	429a      	cmp	r2, r3
 800636a:	d907      	bls.n	800637c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006370:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e16b      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2203      	movs	r2, #3
 8006380:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2200      	movs	r2, #0
 800638a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006390:	2b01      	cmp	r3, #1
 8006392:	d002      	beq.n	800639a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8006394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006396:	025b      	lsls	r3, r3, #9
 8006398:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80063a2:	4618      	mov	r0, r3
 80063a4:	f001 ff46 	bl	8008234 <SDMMC_CmdBlockLength>
 80063a8:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80063aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00f      	beq.n	80063d0 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a9d      	ldr	r2, [pc, #628]	; (800662c <HAL_SD_WriteBlocks+0x314>)
 80063b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063be:	431a      	orrs	r2, r3
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e141      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80063d0:	f04f 33ff 	mov.w	r3, #4294967295
 80063d4:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	025b      	lsls	r3, r3, #9
 80063da:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80063dc:	2390      	movs	r3, #144	; 0x90
 80063de:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80063e0:	2300      	movs	r3, #0
 80063e2:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80063e8:	2301      	movs	r3, #1
 80063ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f107 0218 	add.w	r2, r7, #24
 80063f4:	4611      	mov	r1, r2
 80063f6:	4618      	mov	r0, r3
 80063f8:	f001 fef1 	bl	80081de <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d90a      	bls.n	8006418 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2220      	movs	r2, #32
 8006406:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800640e:	4618      	mov	r0, r3
 8006410:	f001 ff98 	bl	8008344 <SDMMC_CmdWriteMultiBlock>
 8006414:	6478      	str	r0, [r7, #68]	; 0x44
 8006416:	e009      	b.n	800642c <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2210      	movs	r2, #16
 800641c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006424:	4618      	mov	r0, r3
 8006426:	f001 ff6b 	bl	8008300 <SDMMC_CmdWriteSingleBlock>
 800642a:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800642c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800642e:	2b00      	cmp	r3, #0
 8006430:	d012      	beq.n	8006458 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4a7d      	ldr	r2, [pc, #500]	; (800662c <HAL_SD_WriteBlocks+0x314>)
 8006438:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800643e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006440:	431a      	orrs	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2201      	movs	r2, #1
 800644a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2200      	movs	r2, #0
 8006452:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e0fd      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800645c:	e065      	b.n	800652a <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006464:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006468:	2b00      	cmp	r3, #0
 800646a:	d040      	beq.n	80064ee <HAL_SD_WriteBlocks+0x1d6>
 800646c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800646e:	2b00      	cmp	r3, #0
 8006470:	d03d      	beq.n	80064ee <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8006472:	2300      	movs	r3, #0
 8006474:	643b      	str	r3, [r7, #64]	; 0x40
 8006476:	e037      	b.n	80064e8 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8006478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800647a:	781b      	ldrb	r3, [r3, #0]
 800647c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800647e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006480:	3301      	adds	r3, #1
 8006482:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006486:	3b01      	subs	r3, #1
 8006488:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800648a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	021a      	lsls	r2, r3, #8
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	4313      	orrs	r3, r2
 8006494:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006498:	3301      	adds	r3, #1
 800649a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800649c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800649e:	3b01      	subs	r3, #1
 80064a0:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80064a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	041a      	lsls	r2, r3, #16
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80064ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b0:	3301      	adds	r3, #1
 80064b2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80064b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064b6:	3b01      	subs	r3, #1
 80064b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80064ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	061a      	lsls	r2, r3, #24
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	4313      	orrs	r3, r2
 80064c4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80064c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064c8:	3301      	adds	r3, #1
 80064ca:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80064cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ce:	3b01      	subs	r3, #1
 80064d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f107 0214 	add.w	r2, r7, #20
 80064da:	4611      	mov	r1, r2
 80064dc:	4618      	mov	r0, r3
 80064de:	f001 fe0b 	bl	80080f8 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80064e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064e4:	3301      	adds	r3, #1
 80064e6:	643b      	str	r3, [r7, #64]	; 0x40
 80064e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064ea:	2b07      	cmp	r3, #7
 80064ec:	d9c4      	bls.n	8006478 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80064ee:	f7fb fb13 	bl	8001b18 <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d902      	bls.n	8006504 <HAL_SD_WriteBlocks+0x1ec>
 80064fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006500:	2b00      	cmp	r3, #0
 8006502:	d112      	bne.n	800652a <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4a48      	ldr	r2, [pc, #288]	; (800662c <HAL_SD_WriteBlocks+0x314>)
 800650a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006510:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006512:	431a      	orrs	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	2200      	movs	r2, #0
 8006524:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e094      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006530:	f240 331a 	movw	r3, #794	; 0x31a
 8006534:	4013      	ands	r3, r2
 8006536:	2b00      	cmp	r3, #0
 8006538:	d091      	beq.n	800645e <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006544:	2b00      	cmp	r3, #0
 8006546:	d022      	beq.n	800658e <HAL_SD_WriteBlocks+0x276>
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	2b01      	cmp	r3, #1
 800654c:	d91f      	bls.n	800658e <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006552:	2b03      	cmp	r3, #3
 8006554:	d01b      	beq.n	800658e <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4618      	mov	r0, r3
 800655c:	f001 ff14 	bl	8008388 <SDMMC_CmdStopTransfer>
 8006560:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006562:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006564:	2b00      	cmp	r3, #0
 8006566:	d012      	beq.n	800658e <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a2f      	ldr	r2, [pc, #188]	; (800662c <HAL_SD_WriteBlocks+0x314>)
 800656e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006574:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006576:	431a      	orrs	r2, r3
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2201      	movs	r2, #1
 8006580:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e062      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006594:	f003 0308 	and.w	r3, r3, #8
 8006598:	2b00      	cmp	r3, #0
 800659a:	d012      	beq.n	80065c2 <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a22      	ldr	r2, [pc, #136]	; (800662c <HAL_SD_WriteBlocks+0x314>)
 80065a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a8:	f043 0208 	orr.w	r2, r3, #8
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e048      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c8:	f003 0302 	and.w	r3, r3, #2
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d012      	beq.n	80065f6 <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a15      	ldr	r2, [pc, #84]	; (800662c <HAL_SD_WriteBlocks+0x314>)
 80065d6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065dc:	f043 0202 	orr.w	r2, r3, #2
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e02e      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065fc:	f003 0310 	and.w	r3, r3, #16
 8006600:	2b00      	cmp	r3, #0
 8006602:	d015      	beq.n	8006630 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a08      	ldr	r2, [pc, #32]	; (800662c <HAL_SD_WriteBlocks+0x314>)
 800660a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006610:	f043 0210 	orr.w	r2, r3, #16
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e014      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
 800662a:	bf00      	nop
 800662c:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f240 523a 	movw	r2, #1338	; 0x53a
 8006638:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006642:	2300      	movs	r3, #0
 8006644:	e006      	b.n	8006654 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800664a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
  }
}
 8006654:	4618      	mov	r0, r3
 8006656:	3748      	adds	r7, #72	; 0x48
 8006658:	46bd      	mov	sp, r7
 800665a:	bd80      	pop	{r7, pc}

0800665c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b084      	sub	sp, #16
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006668:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006670:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006674:	2b00      	cmp	r3, #0
 8006676:	d008      	beq.n	800668a <HAL_SD_IRQHandler+0x2e>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	f003 0308 	and.w	r3, r3, #8
 800667e:	2b00      	cmp	r3, #0
 8006680:	d003      	beq.n	800668a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 ff2a 	bl	80074dc <SD_Read_IT>
 8006688:	e157      	b.n	800693a <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006694:	2b00      	cmp	r3, #0
 8006696:	f000 808f 	beq.w	80067b8 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80066a2:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	6812      	ldr	r2, [r2, #0]
 80066ae:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80066b2:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80066b6:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f022 0201 	bic.w	r2, r2, #1
 80066c6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f003 0308 	and.w	r3, r3, #8
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d039      	beq.n	8006746 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f003 0302 	and.w	r3, r3, #2
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d104      	bne.n	80066e6 <HAL_SD_IRQHandler+0x8a>
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f003 0320 	and.w	r3, r3, #32
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d011      	beq.n	800670a <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4618      	mov	r0, r3
 80066ec:	f001 fe4c 	bl	8008388 <SDMMC_CmdStopTransfer>
 80066f0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d008      	beq.n	800670a <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	431a      	orrs	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f000 f921 	bl	800694c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f240 523a 	movw	r2, #1338	; 0x53a
 8006712:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2200      	movs	r2, #0
 8006720:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f003 0301 	and.w	r3, r3, #1
 8006728:	2b00      	cmp	r3, #0
 800672a:	d104      	bne.n	8006736 <HAL_SD_IRQHandler+0xda>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f003 0302 	and.w	r3, r3, #2
 8006732:	2b00      	cmp	r3, #0
 8006734:	d003      	beq.n	800673e <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f003 fe30 	bl	800a39c <HAL_SD_RxCpltCallback>
 800673c:	e0fd      	b.n	800693a <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f003 fe22 	bl	800a388 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006744:	e0f9      	b.n	800693a <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800674c:	2b00      	cmp	r3, #0
 800674e:	f000 80f4 	beq.w	800693a <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f003 0320 	and.w	r3, r3, #32
 8006758:	2b00      	cmp	r3, #0
 800675a:	d011      	beq.n	8006780 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4618      	mov	r0, r3
 8006762:	f001 fe11 	bl	8008388 <SDMMC_CmdStopTransfer>
 8006766:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d008      	beq.n	8006780 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	431a      	orrs	r2, r3
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 f8e6 	bl	800694c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	2b00      	cmp	r3, #0
 8006788:	f040 80d7 	bne.w	800693a <HAL_SD_IRQHandler+0x2de>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f003 0302 	and.w	r3, r3, #2
 8006792:	2b00      	cmp	r3, #0
 8006794:	f040 80d1 	bne.w	800693a <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f022 0208 	bic.w	r2, r2, #8
 80067a6:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f003 fde9 	bl	800a388 <HAL_SD_TxCpltCallback>
}
 80067b6:	e0c0      	b.n	800693a <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d008      	beq.n	80067d8 <HAL_SD_IRQHandler+0x17c>
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f003 0308 	and.w	r3, r3, #8
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d003      	beq.n	80067d8 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 fed4 	bl	800757e <SD_Write_IT>
 80067d6:	e0b0      	b.n	800693a <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067de:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	f000 80a9 	beq.w	800693a <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067ee:	f003 0302 	and.w	r3, r3, #2
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d005      	beq.n	8006802 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067fa:	f043 0202 	orr.w	r2, r3, #2
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006808:	f003 0308 	and.w	r3, r3, #8
 800680c:	2b00      	cmp	r3, #0
 800680e:	d005      	beq.n	800681c <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006814:	f043 0208 	orr.w	r2, r3, #8
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006822:	f003 0320 	and.w	r3, r3, #32
 8006826:	2b00      	cmp	r3, #0
 8006828:	d005      	beq.n	8006836 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800682e:	f043 0220 	orr.w	r2, r3, #32
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800683c:	f003 0310 	and.w	r3, r3, #16
 8006840:	2b00      	cmp	r3, #0
 8006842:	d005      	beq.n	8006850 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006848:	f043 0210 	orr.w	r2, r3, #16
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f240 723a 	movw	r2, #1850	; 0x73a
 8006858:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	6812      	ldr	r2, [r2, #0]
 8006864:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8006868:	f023 0302 	bic.w	r3, r3, #2
 800686c:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4618      	mov	r0, r3
 8006874:	f001 fd88 	bl	8008388 <SDMMC_CmdStopTransfer>
 8006878:	4602      	mov	r2, r0
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800687e:	431a      	orrs	r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f003 0308 	and.w	r3, r3, #8
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00a      	beq.n	80068a4 <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2200      	movs	r2, #0
 800689a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f855 	bl	800694c <HAL_SD_ErrorCallback>
}
 80068a2:	e04a      	b.n	800693a <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d045      	beq.n	800693a <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f003 0310 	and.w	r3, r3, #16
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d104      	bne.n	80068c2 <HAL_SD_IRQHandler+0x266>
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f003 0320 	and.w	r3, r3, #32
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d011      	beq.n	80068e6 <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068c6:	4a1f      	ldr	r2, [pc, #124]	; (8006944 <HAL_SD_IRQHandler+0x2e8>)
 80068c8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7fb fed8 	bl	8002684 <HAL_DMA_Abort_IT>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d02f      	beq.n	800693a <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068de:	4618      	mov	r0, r3
 80068e0:	f000 faaa 	bl	8006e38 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80068e4:	e029      	b.n	800693a <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f003 0301 	and.w	r3, r3, #1
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d104      	bne.n	80068fa <HAL_SD_IRQHandler+0x29e>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f003 0302 	and.w	r3, r3, #2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d011      	beq.n	800691e <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068fe:	4a12      	ldr	r2, [pc, #72]	; (8006948 <HAL_SD_IRQHandler+0x2ec>)
 8006900:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006906:	4618      	mov	r0, r3
 8006908:	f7fb febc 	bl	8002684 <HAL_DMA_Abort_IT>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d013      	beq.n	800693a <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006916:	4618      	mov	r0, r3
 8006918:	f000 fac5 	bl	8006ea6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800691c:	e00d      	b.n	800693a <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2201      	movs	r2, #1
 8006928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f003 fd1e 	bl	800a374 <HAL_SD_AbortCallback>
}
 8006938:	e7ff      	b.n	800693a <HAL_SD_IRQHandler+0x2de>
 800693a:	bf00      	nop
 800693c:	3710      	adds	r7, #16
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}
 8006942:	bf00      	nop
 8006944:	08006e39 	.word	0x08006e39
 8006948:	08006ea7 	.word	0x08006ea7

0800694c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8006954:	bf00      	nop
 8006956:	370c      	adds	r7, #12
 8006958:	46bd      	mov	sp, r7
 800695a:	bc80      	pop	{r7}
 800695c:	4770      	bx	lr
	...

08006960 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800696e:	0f9b      	lsrs	r3, r3, #30
 8006970:	b2da      	uxtb	r2, r3
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800697a:	0e9b      	lsrs	r3, r3, #26
 800697c:	b2db      	uxtb	r3, r3
 800697e:	f003 030f 	and.w	r3, r3, #15
 8006982:	b2da      	uxtb	r2, r3
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800698c:	0e1b      	lsrs	r3, r3, #24
 800698e:	b2db      	uxtb	r3, r3
 8006990:	f003 0303 	and.w	r3, r3, #3
 8006994:	b2da      	uxtb	r2, r3
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800699e:	0c1b      	lsrs	r3, r3, #16
 80069a0:	b2da      	uxtb	r2, r3
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069aa:	0a1b      	lsrs	r3, r3, #8
 80069ac:	b2da      	uxtb	r2, r3
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069b6:	b2da      	uxtb	r2, r3
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069c0:	0d1b      	lsrs	r3, r3, #20
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069cc:	0c1b      	lsrs	r3, r3, #16
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	f003 030f 	and.w	r3, r3, #15
 80069d4:	b2da      	uxtb	r2, r3
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069de:	0bdb      	lsrs	r3, r3, #15
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	b2da      	uxtb	r2, r3
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069f0:	0b9b      	lsrs	r3, r3, #14
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	f003 0301 	and.w	r3, r3, #1
 80069f8:	b2da      	uxtb	r2, r3
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a02:	0b5b      	lsrs	r3, r3, #13
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	f003 0301 	and.w	r3, r3, #1
 8006a0a:	b2da      	uxtb	r2, r3
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a14:	0b1b      	lsrs	r3, r3, #12
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	f003 0301 	and.w	r3, r3, #1
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2200      	movs	r2, #0
 8006a26:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d163      	bne.n	8006af8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a34:	009a      	lsls	r2, r3, #2
 8006a36:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006a40:	0f92      	lsrs	r2, r2, #30
 8006a42:	431a      	orrs	r2, r3
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a4c:	0edb      	lsrs	r3, r3, #27
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	f003 0307 	and.w	r3, r3, #7
 8006a54:	b2da      	uxtb	r2, r3
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a5e:	0e1b      	lsrs	r3, r3, #24
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	f003 0307 	and.w	r3, r3, #7
 8006a66:	b2da      	uxtb	r2, r3
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a70:	0d5b      	lsrs	r3, r3, #21
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	f003 0307 	and.w	r3, r3, #7
 8006a78:	b2da      	uxtb	r2, r3
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a82:	0c9b      	lsrs	r3, r3, #18
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	f003 0307 	and.w	r3, r3, #7
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006a94:	0bdb      	lsrs	r3, r3, #15
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	f003 0307 	and.w	r3, r3, #7
 8006a9c:	b2da      	uxtb	r2, r3
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	7e1b      	ldrb	r3, [r3, #24]
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	f003 0307 	and.w	r3, r3, #7
 8006ab6:	3302      	adds	r3, #2
 8006ab8:	2201      	movs	r2, #1
 8006aba:	fa02 f303 	lsl.w	r3, r2, r3
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006ac2:	fb02 f203 	mul.w	r2, r2, r3
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	7a1b      	ldrb	r3, [r3, #8]
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	f003 030f 	and.w	r3, r3, #15
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	409a      	lsls	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006ae4:	0a52      	lsrs	r2, r2, #9
 8006ae6:	fb02 f203 	mul.w	r2, r2, r3
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006af4:	661a      	str	r2, [r3, #96]	; 0x60
 8006af6:	e031      	b.n	8006b5c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d11d      	bne.n	8006b3c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006b04:	041b      	lsls	r3, r3, #16
 8006b06:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b0e:	0c1b      	lsrs	r3, r3, #16
 8006b10:	431a      	orrs	r2, r3
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	691b      	ldr	r3, [r3, #16]
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	029a      	lsls	r2, r3, #10
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b30:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	661a      	str	r2, [r3, #96]	; 0x60
 8006b3a:	e00f      	b.n	8006b5c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a58      	ldr	r2, [pc, #352]	; (8006ca4 <HAL_SD_GetCardCSD+0x344>)
 8006b42:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b48:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e09d      	b.n	8006c98 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b60:	0b9b      	lsrs	r3, r3, #14
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	b2da      	uxtb	r2, r3
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b72:	09db      	lsrs	r3, r3, #7
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b7a:	b2da      	uxtb	r2, r3
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b8a:	b2da      	uxtb	r2, r3
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b94:	0fdb      	lsrs	r3, r3, #31
 8006b96:	b2da      	uxtb	r2, r3
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ba0:	0f5b      	lsrs	r3, r3, #29
 8006ba2:	b2db      	uxtb	r3, r3
 8006ba4:	f003 0303 	and.w	r3, r3, #3
 8006ba8:	b2da      	uxtb	r2, r3
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bb2:	0e9b      	lsrs	r3, r3, #26
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	f003 0307 	and.w	r3, r3, #7
 8006bba:	b2da      	uxtb	r2, r3
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bc4:	0d9b      	lsrs	r3, r3, #22
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	f003 030f 	and.w	r3, r3, #15
 8006bcc:	b2da      	uxtb	r2, r3
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bd6:	0d5b      	lsrs	r3, r3, #21
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	f003 0301 	and.w	r3, r3, #1
 8006bde:	b2da      	uxtb	r2, r3
 8006be0:	683b      	ldr	r3, [r7, #0]
 8006be2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bf2:	0c1b      	lsrs	r3, r3, #16
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	b2da      	uxtb	r2, r3
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c06:	0bdb      	lsrs	r3, r3, #15
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	f003 0301 	and.w	r3, r3, #1
 8006c0e:	b2da      	uxtb	r2, r3
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c1a:	0b9b      	lsrs	r3, r3, #14
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	b2da      	uxtb	r2, r3
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c2e:	0b5b      	lsrs	r3, r3, #13
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	f003 0301 	and.w	r3, r3, #1
 8006c36:	b2da      	uxtb	r2, r3
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c42:	0b1b      	lsrs	r3, r3, #12
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	f003 0301 	and.w	r3, r3, #1
 8006c4a:	b2da      	uxtb	r2, r3
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c56:	0a9b      	lsrs	r3, r3, #10
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	b2da      	uxtb	r2, r3
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c6a:	0a1b      	lsrs	r3, r3, #8
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	f003 0303 	and.w	r3, r3, #3
 8006c72:	b2da      	uxtb	r2, r3
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c7e:	085b      	lsrs	r3, r3, #1
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c86:	b2da      	uxtb	r2, r3
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	2201      	movs	r2, #1
 8006c92:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006c96:	2300      	movs	r3, #0
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	370c      	adds	r7, #12
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bc80      	pop	{r7}
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	004005ff 	.word	0x004005ff

08006ca8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
 8006cb0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bc80      	pop	{r7}
 8006cfc:	4770      	bx	lr
	...

08006d00 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006d00:	b5b0      	push	{r4, r5, r7, lr}
 8006d02:	b08e      	sub	sp, #56	; 0x38
 8006d04:	af04      	add	r7, sp, #16
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2203      	movs	r2, #3
 8006d0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d16:	2b03      	cmp	r3, #3
 8006d18:	d02e      	beq.n	8006d78 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d20:	d106      	bne.n	8006d30 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d26:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	639a      	str	r2, [r3, #56]	; 0x38
 8006d2e:	e029      	b.n	8006d84 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d36:	d10a      	bne.n	8006d4e <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f000 fa6f 	bl	800721c <SD_WideBus_Enable>
 8006d3e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d46:	431a      	orrs	r2, r3
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	639a      	str	r2, [r3, #56]	; 0x38
 8006d4c:	e01a      	b.n	8006d84 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d10a      	bne.n	8006d6a <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 faac 	bl	80072b2 <SD_WideBus_Disable>
 8006d5a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d62:	431a      	orrs	r2, r3
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	639a      	str	r2, [r3, #56]	; 0x38
 8006d68:	e00c      	b.n	8006d84 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d6e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	639a      	str	r2, [r3, #56]	; 0x38
 8006d76:	e005      	b.n	8006d84 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d7c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d009      	beq.n	8006da0 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a18      	ldr	r2, [pc, #96]	; (8006df4 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8006d92:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	e024      	b.n	8006dea <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	695b      	ldr	r3, [r3, #20]
 8006dba:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	699b      	ldr	r3, [r3, #24]
 8006dc0:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681d      	ldr	r5, [r3, #0]
 8006dc6:	466c      	mov	r4, sp
 8006dc8:	f107 0318 	add.w	r3, r7, #24
 8006dcc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006dd0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006dd4:	f107 030c 	add.w	r3, r7, #12
 8006dd8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006dda:	4628      	mov	r0, r5
 8006ddc:	f001 f956 	bl	800808c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3728      	adds	r7, #40	; 0x28
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bdb0      	pop	{r4, r5, r7, pc}
 8006df2:	bf00      	nop
 8006df4:	004005ff 	.word	0x004005ff

08006df8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b086      	sub	sp, #24
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006e00:	2300      	movs	r3, #0
 8006e02:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006e04:	f107 030c 	add.w	r3, r7, #12
 8006e08:	4619      	mov	r1, r3
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f000 f9de 	bl	80071cc <SD_SendStatus>
 8006e10:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d005      	beq.n	8006e24 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	431a      	orrs	r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	0a5b      	lsrs	r3, r3, #9
 8006e28:	f003 030f 	and.w	r3, r3, #15
 8006e2c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006e2e:	693b      	ldr	r3, [r7, #16]
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3718      	adds	r7, #24
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b084      	sub	sp, #16
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e44:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f240 523a 	movw	r2, #1338	; 0x53a
 8006e4e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f7ff ffd1 	bl	8006df8 <HAL_SD_GetCardState>
 8006e56:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	2b06      	cmp	r3, #6
 8006e6a:	d002      	beq.n	8006e72 <SD_DMATxAbort+0x3a>
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	2b05      	cmp	r3, #5
 8006e70:	d10a      	bne.n	8006e88 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4618      	mov	r0, r3
 8006e78:	f001 fa86 	bl	8008388 <SDMMC_CmdStopTransfer>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e82:	431a      	orrs	r2, r3
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d103      	bne.n	8006e98 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006e90:	68f8      	ldr	r0, [r7, #12]
 8006e92:	f003 fa6f 	bl	800a374 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006e96:	e002      	b.n	8006e9e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f7ff fd57 	bl	800694c <HAL_SD_ErrorCallback>
}
 8006e9e:	bf00      	nop
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b084      	sub	sp, #16
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f240 523a 	movw	r2, #1338	; 0x53a
 8006ebc:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	f7ff ff9a 	bl	8006df8 <HAL_SD_GetCardState>
 8006ec4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	2b06      	cmp	r3, #6
 8006ed8:	d002      	beq.n	8006ee0 <SD_DMARxAbort+0x3a>
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	2b05      	cmp	r3, #5
 8006ede:	d10a      	bne.n	8006ef6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f001 fa4f 	bl	8008388 <SDMMC_CmdStopTransfer>
 8006eea:	4602      	mov	r2, r0
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ef0:	431a      	orrs	r2, r3
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d103      	bne.n	8006f06 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006efe:	68f8      	ldr	r0, [r7, #12]
 8006f00:	f003 fa38 	bl	800a374 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006f04:	e002      	b.n	8006f0c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f7ff fd20 	bl	800694c <HAL_SD_ErrorCallback>
}
 8006f0c:	bf00      	nop
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006f14:	b5b0      	push	{r4, r5, r7, lr}
 8006f16:	b094      	sub	sp, #80	; 0x50
 8006f18:	af04      	add	r7, sp, #16
 8006f1a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4618      	mov	r0, r3
 8006f26:	f001 f906 	bl	8008136 <SDIO_GetPowerState>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d102      	bne.n	8006f36 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006f30:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006f34:	e0b7      	b.n	80070a6 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f3a:	2b03      	cmp	r3, #3
 8006f3c:	d02f      	beq.n	8006f9e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f001 fb2a 	bl	800859c <SDMMC_CmdSendCID>
 8006f48:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006f4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d001      	beq.n	8006f54 <SD_InitCard+0x40>
    {
      return errorstate;
 8006f50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f52:	e0a8      	b.n	80070a6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2100      	movs	r1, #0
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f001 f92d 	bl	80081ba <SDIO_GetResponse>
 8006f60:	4602      	mov	r2, r0
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	2104      	movs	r1, #4
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f001 f924 	bl	80081ba <SDIO_GetResponse>
 8006f72:	4602      	mov	r2, r0
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	2108      	movs	r1, #8
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f001 f91b 	bl	80081ba <SDIO_GetResponse>
 8006f84:	4602      	mov	r2, r0
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	210c      	movs	r1, #12
 8006f90:	4618      	mov	r0, r3
 8006f92:	f001 f912 	bl	80081ba <SDIO_GetResponse>
 8006f96:	4602      	mov	r2, r0
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fa2:	2b03      	cmp	r3, #3
 8006fa4:	d00d      	beq.n	8006fc2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f107 020e 	add.w	r2, r7, #14
 8006fae:	4611      	mov	r1, r2
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f001 fb30 	bl	8008616 <SDMMC_CmdSetRelAdd>
 8006fb6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006fb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d001      	beq.n	8006fc2 <SD_InitCard+0xae>
    {
      return errorstate;
 8006fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fc0:	e071      	b.n	80070a6 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fc6:	2b03      	cmp	r3, #3
 8006fc8:	d036      	beq.n	8007038 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006fca:	89fb      	ldrh	r3, [r7, #14]
 8006fcc:	461a      	mov	r2, r3
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681a      	ldr	r2, [r3, #0]
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fda:	041b      	lsls	r3, r3, #16
 8006fdc:	4619      	mov	r1, r3
 8006fde:	4610      	mov	r0, r2
 8006fe0:	f001 fafa 	bl	80085d8 <SDMMC_CmdSendCSD>
 8006fe4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006fe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d001      	beq.n	8006ff0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8006fec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fee:	e05a      	b.n	80070a6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f001 f8df 	bl	80081ba <SDIO_GetResponse>
 8006ffc:	4602      	mov	r2, r0
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2104      	movs	r1, #4
 8007008:	4618      	mov	r0, r3
 800700a:	f001 f8d6 	bl	80081ba <SDIO_GetResponse>
 800700e:	4602      	mov	r2, r0
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	2108      	movs	r1, #8
 800701a:	4618      	mov	r0, r3
 800701c:	f001 f8cd 	bl	80081ba <SDIO_GetResponse>
 8007020:	4602      	mov	r2, r0
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	210c      	movs	r1, #12
 800702c:	4618      	mov	r0, r3
 800702e:	f001 f8c4 	bl	80081ba <SDIO_GetResponse>
 8007032:	4602      	mov	r2, r0
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2104      	movs	r1, #4
 800703e:	4618      	mov	r0, r3
 8007040:	f001 f8bb 	bl	80081ba <SDIO_GetResponse>
 8007044:	4603      	mov	r3, r0
 8007046:	0d1a      	lsrs	r2, r3, #20
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800704c:	f107 0310 	add.w	r3, r7, #16
 8007050:	4619      	mov	r1, r3
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7ff fc84 	bl	8006960 <HAL_SD_GetCardCSD>
 8007058:	4603      	mov	r3, r0
 800705a:	2b00      	cmp	r3, #0
 800705c:	d002      	beq.n	8007064 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800705e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007062:	e020      	b.n	80070a6 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6819      	ldr	r1, [r3, #0]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800706c:	041b      	lsls	r3, r3, #16
 800706e:	f04f 0400 	mov.w	r4, #0
 8007072:	461a      	mov	r2, r3
 8007074:	4623      	mov	r3, r4
 8007076:	4608      	mov	r0, r1
 8007078:	f001 f9a8 	bl	80083cc <SDMMC_CmdSelDesel>
 800707c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800707e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007080:	2b00      	cmp	r3, #0
 8007082:	d001      	beq.n	8007088 <SD_InitCard+0x174>
  {
    return errorstate;
 8007084:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007086:	e00e      	b.n	80070a6 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681d      	ldr	r5, [r3, #0]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	466c      	mov	r4, sp
 8007090:	f103 0210 	add.w	r2, r3, #16
 8007094:	ca07      	ldmia	r2, {r0, r1, r2}
 8007096:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800709a:	3304      	adds	r3, #4
 800709c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800709e:	4628      	mov	r0, r5
 80070a0:	f000 fff4 	bl	800808c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80070a4:	2300      	movs	r3, #0
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3740      	adds	r7, #64	; 0x40
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bdb0      	pop	{r4, r5, r7, pc}
	...

080070b0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b086      	sub	sp, #24
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80070b8:	2300      	movs	r3, #0
 80070ba:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80070bc:	2300      	movs	r3, #0
 80070be:	617b      	str	r3, [r7, #20]
 80070c0:	2300      	movs	r3, #0
 80070c2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	4618      	mov	r0, r3
 80070ca:	f001 f9a2 	bl	8008412 <SDMMC_CmdGoIdleState>
 80070ce:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d001      	beq.n	80070da <SD_PowerON+0x2a>
  {
    return errorstate;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	e072      	b.n	80071c0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4618      	mov	r0, r3
 80070e0:	f001 f9b5 	bl	800844e <SDMMC_CmdOperCond>
 80070e4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00d      	beq.n	8007108 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4618      	mov	r0, r3
 80070f8:	f001 f98b 	bl	8008412 <SDMMC_CmdGoIdleState>
 80070fc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d004      	beq.n	800710e <SD_PowerON+0x5e>
    {
      return errorstate;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	e05b      	b.n	80071c0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007112:	2b01      	cmp	r3, #1
 8007114:	d137      	bne.n	8007186 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	2100      	movs	r1, #0
 800711c:	4618      	mov	r0, r3
 800711e:	f001 f9b5 	bl	800848c <SDMMC_CmdAppCommand>
 8007122:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d02d      	beq.n	8007186 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800712a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800712e:	e047      	b.n	80071c0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	2100      	movs	r1, #0
 8007136:	4618      	mov	r0, r3
 8007138:	f001 f9a8 	bl	800848c <SDMMC_CmdAppCommand>
 800713c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d001      	beq.n	8007148 <SD_PowerON+0x98>
    {
      return errorstate;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	e03b      	b.n	80071c0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	491e      	ldr	r1, [pc, #120]	; (80071c8 <SD_PowerON+0x118>)
 800714e:	4618      	mov	r0, r3
 8007150:	f001 f9be 	bl	80084d0 <SDMMC_CmdAppOperCommand>
 8007154:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d002      	beq.n	8007162 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800715c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007160:	e02e      	b.n	80071c0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2100      	movs	r1, #0
 8007168:	4618      	mov	r0, r3
 800716a:	f001 f826 	bl	80081ba <SDIO_GetResponse>
 800716e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	0fdb      	lsrs	r3, r3, #31
 8007174:	2b01      	cmp	r3, #1
 8007176:	d101      	bne.n	800717c <SD_PowerON+0xcc>
 8007178:	2301      	movs	r3, #1
 800717a:	e000      	b.n	800717e <SD_PowerON+0xce>
 800717c:	2300      	movs	r3, #0
 800717e:	613b      	str	r3, [r7, #16]

    count++;
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	3301      	adds	r3, #1
 8007184:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800718c:	4293      	cmp	r3, r2
 800718e:	d802      	bhi.n	8007196 <SD_PowerON+0xe6>
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d0cc      	beq.n	8007130 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800719c:	4293      	cmp	r3, r2
 800719e:	d902      	bls.n	80071a6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80071a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80071a4:	e00c      	b.n	80071c0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d003      	beq.n	80071b8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	645a      	str	r2, [r3, #68]	; 0x44
 80071b6:	e002      	b.n	80071be <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3718      	adds	r7, #24
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}
 80071c8:	c1100000 	.word	0xc1100000

080071cc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
 80071d4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d102      	bne.n	80071e2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80071dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80071e0:	e018      	b.n	8007214 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071ea:	041b      	lsls	r3, r3, #16
 80071ec:	4619      	mov	r1, r3
 80071ee:	4610      	mov	r0, r2
 80071f0:	f001 fa32 	bl	8008658 <SDMMC_CmdSendStatus>
 80071f4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d001      	beq.n	8007200 <SD_SendStatus+0x34>
  {
    return errorstate;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	e009      	b.n	8007214 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2100      	movs	r1, #0
 8007206:	4618      	mov	r0, r3
 8007208:	f000 ffd7 	bl	80081ba <SDIO_GetResponse>
 800720c:	4602      	mov	r2, r0
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007212:	2300      	movs	r3, #0
}
 8007214:	4618      	mov	r0, r3
 8007216:	3710      	adds	r7, #16
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b086      	sub	sp, #24
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007224:	2300      	movs	r3, #0
 8007226:	60fb      	str	r3, [r7, #12]
 8007228:	2300      	movs	r3, #0
 800722a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2100      	movs	r1, #0
 8007232:	4618      	mov	r0, r3
 8007234:	f000 ffc1 	bl	80081ba <SDIO_GetResponse>
 8007238:	4603      	mov	r3, r0
 800723a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800723e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007242:	d102      	bne.n	800724a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007244:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007248:	e02f      	b.n	80072aa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800724a:	f107 030c 	add.w	r3, r7, #12
 800724e:	4619      	mov	r1, r3
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	f000 f879 	bl	8007348 <SD_FindSCR>
 8007256:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d001      	beq.n	8007262 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	e023      	b.n	80072aa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007268:	2b00      	cmp	r3, #0
 800726a:	d01c      	beq.n	80072a6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007274:	041b      	lsls	r3, r3, #16
 8007276:	4619      	mov	r1, r3
 8007278:	4610      	mov	r0, r2
 800727a:	f001 f907 	bl	800848c <SDMMC_CmdAppCommand>
 800727e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d001      	beq.n	800728a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	e00f      	b.n	80072aa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	2102      	movs	r1, #2
 8007290:	4618      	mov	r0, r3
 8007292:	f001 f940 	bl	8008516 <SDMMC_CmdBusWidth>
 8007296:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d001      	beq.n	80072a2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	e003      	b.n	80072aa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80072a2:	2300      	movs	r3, #0
 80072a4:	e001      	b.n	80072aa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80072a6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80072aa:	4618      	mov	r0, r3
 80072ac:	3718      	adds	r7, #24
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}

080072b2 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b086      	sub	sp, #24
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80072ba:	2300      	movs	r3, #0
 80072bc:	60fb      	str	r3, [r7, #12]
 80072be:	2300      	movs	r3, #0
 80072c0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2100      	movs	r1, #0
 80072c8:	4618      	mov	r0, r3
 80072ca:	f000 ff76 	bl	80081ba <SDIO_GetResponse>
 80072ce:	4603      	mov	r3, r0
 80072d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80072d8:	d102      	bne.n	80072e0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80072da:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80072de:	e02f      	b.n	8007340 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80072e0:	f107 030c 	add.w	r3, r7, #12
 80072e4:	4619      	mov	r1, r3
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f82e 	bl	8007348 <SD_FindSCR>
 80072ec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80072ee:	697b      	ldr	r3, [r7, #20]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d001      	beq.n	80072f8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	e023      	b.n	8007340 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d01c      	beq.n	800733c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681a      	ldr	r2, [r3, #0]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800730a:	041b      	lsls	r3, r3, #16
 800730c:	4619      	mov	r1, r3
 800730e:	4610      	mov	r0, r2
 8007310:	f001 f8bc 	bl	800848c <SDMMC_CmdAppCommand>
 8007314:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d001      	beq.n	8007320 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	e00f      	b.n	8007340 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2100      	movs	r1, #0
 8007326:	4618      	mov	r0, r3
 8007328:	f001 f8f5 	bl	8008516 <SDMMC_CmdBusWidth>
 800732c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d001      	beq.n	8007338 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	e003      	b.n	8007340 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007338:	2300      	movs	r3, #0
 800733a:	e001      	b.n	8007340 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800733c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007340:	4618      	mov	r0, r3
 8007342:	3718      	adds	r7, #24
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007348:	b590      	push	{r4, r7, lr}
 800734a:	b08f      	sub	sp, #60	; 0x3c
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007352:	f7fa fbe1 	bl	8001b18 <HAL_GetTick>
 8007356:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007358:	2300      	movs	r3, #0
 800735a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800735c:	2300      	movs	r3, #0
 800735e:	60bb      	str	r3, [r7, #8]
 8007360:	2300      	movs	r3, #0
 8007362:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2108      	movs	r1, #8
 800736e:	4618      	mov	r0, r3
 8007370:	f000 ff60 	bl	8008234 <SDMMC_CmdBlockLength>
 8007374:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007378:	2b00      	cmp	r3, #0
 800737a:	d001      	beq.n	8007380 <SD_FindSCR+0x38>
  {
    return errorstate;
 800737c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800737e:	e0a9      	b.n	80074d4 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007388:	041b      	lsls	r3, r3, #16
 800738a:	4619      	mov	r1, r3
 800738c:	4610      	mov	r0, r2
 800738e:	f001 f87d 	bl	800848c <SDMMC_CmdAppCommand>
 8007392:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <SD_FindSCR+0x56>
  {
    return errorstate;
 800739a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739c:	e09a      	b.n	80074d4 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800739e:	f04f 33ff 	mov.w	r3, #4294967295
 80073a2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80073a4:	2308      	movs	r3, #8
 80073a6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80073a8:	2330      	movs	r3, #48	; 0x30
 80073aa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80073ac:	2302      	movs	r3, #2
 80073ae:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80073b0:	2300      	movs	r3, #0
 80073b2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80073b4:	2301      	movs	r3, #1
 80073b6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f107 0210 	add.w	r2, r7, #16
 80073c0:	4611      	mov	r1, r2
 80073c2:	4618      	mov	r0, r3
 80073c4:	f000 ff0b 	bl	80081de <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4618      	mov	r0, r3
 80073ce:	f001 f8c4 	bl	800855a <SDMMC_CmdSendSCR>
 80073d2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80073d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d022      	beq.n	8007420 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80073da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073dc:	e07a      	b.n	80074d4 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d00e      	beq.n	800740a <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6819      	ldr	r1, [r3, #0]
 80073f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f2:	009b      	lsls	r3, r3, #2
 80073f4:	f107 0208 	add.w	r2, r7, #8
 80073f8:	18d4      	adds	r4, r2, r3
 80073fa:	4608      	mov	r0, r1
 80073fc:	f000 fe70 	bl	80080e0 <SDIO_ReadFIFO>
 8007400:	4603      	mov	r3, r0
 8007402:	6023      	str	r3, [r4, #0]
      index++;
 8007404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007406:	3301      	adds	r3, #1
 8007408:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800740a:	f7fa fb85 	bl	8001b18 <HAL_GetTick>
 800740e:	4602      	mov	r2, r0
 8007410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007412:	1ad3      	subs	r3, r2, r3
 8007414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007418:	d102      	bne.n	8007420 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800741a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800741e:	e059      	b.n	80074d4 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007426:	f240 432a 	movw	r3, #1066	; 0x42a
 800742a:	4013      	ands	r3, r2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d0d6      	beq.n	80073de <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007436:	f003 0308 	and.w	r3, r3, #8
 800743a:	2b00      	cmp	r3, #0
 800743c:	d005      	beq.n	800744a <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	2208      	movs	r2, #8
 8007444:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007446:	2308      	movs	r3, #8
 8007448:	e044      	b.n	80074d4 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007450:	f003 0302 	and.w	r3, r3, #2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d005      	beq.n	8007464 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2202      	movs	r2, #2
 800745e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007460:	2302      	movs	r3, #2
 8007462:	e037      	b.n	80074d4 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800746a:	f003 0320 	and.w	r3, r3, #32
 800746e:	2b00      	cmp	r3, #0
 8007470:	d005      	beq.n	800747e <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2220      	movs	r2, #32
 8007478:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800747a:	2320      	movs	r3, #32
 800747c:	e02a      	b.n	80074d4 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f240 523a 	movw	r2, #1338	; 0x53a
 8007486:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	061a      	lsls	r2, r3, #24
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	021b      	lsls	r3, r3, #8
 8007490:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007494:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	0a1b      	lsrs	r3, r3, #8
 800749a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800749e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	0e1b      	lsrs	r3, r3, #24
 80074a4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80074a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074a8:	601a      	str	r2, [r3, #0]
    scr++;
 80074aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074ac:	3304      	adds	r3, #4
 80074ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	061a      	lsls	r2, r3, #24
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	021b      	lsls	r3, r3, #8
 80074b8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80074bc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	0a1b      	lsrs	r3, r3, #8
 80074c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80074c6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	0e1b      	lsrs	r3, r3, #24
 80074cc:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80074ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	373c      	adds	r7, #60	; 0x3c
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd90      	pop	{r4, r7, pc}

080074dc <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b086      	sub	sp, #24
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074e8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074ee:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d03f      	beq.n	8007576 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80074f6:	2300      	movs	r3, #0
 80074f8:	617b      	str	r3, [r7, #20]
 80074fa:	e033      	b.n	8007564 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4618      	mov	r0, r3
 8007502:	f000 fded 	bl	80080e0 <SDIO_ReadFIFO>
 8007506:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	b2da      	uxtb	r2, r3
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	3301      	adds	r3, #1
 8007514:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	3b01      	subs	r3, #1
 800751a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	0a1b      	lsrs	r3, r3, #8
 8007520:	b2da      	uxtb	r2, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	3301      	adds	r3, #1
 800752a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	3b01      	subs	r3, #1
 8007530:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	0c1b      	lsrs	r3, r3, #16
 8007536:	b2da      	uxtb	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3301      	adds	r3, #1
 8007540:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	3b01      	subs	r3, #1
 8007546:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	0e1b      	lsrs	r3, r3, #24
 800754c:	b2da      	uxtb	r2, r3
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	3301      	adds	r3, #1
 8007556:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	3b01      	subs	r3, #1
 800755c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	3301      	adds	r3, #1
 8007562:	617b      	str	r3, [r7, #20]
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	2b07      	cmp	r3, #7
 8007568:	d9c8      	bls.n	80074fc <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	693a      	ldr	r2, [r7, #16]
 8007574:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8007576:	bf00      	nop
 8007578:	3718      	adds	r7, #24
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b086      	sub	sp, #24
 8007582:	af00      	add	r7, sp, #0
 8007584:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6a1b      	ldr	r3, [r3, #32]
 800758a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007590:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d043      	beq.n	8007620 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8007598:	2300      	movs	r3, #0
 800759a:	617b      	str	r3, [r7, #20]
 800759c:	e037      	b.n	800760e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	781b      	ldrb	r3, [r3, #0]
 80075a2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	3301      	adds	r3, #1
 80075a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	3b01      	subs	r3, #1
 80075ae:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	781b      	ldrb	r3, [r3, #0]
 80075b4:	021a      	lsls	r2, r3, #8
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	4313      	orrs	r3, r2
 80075ba:	60bb      	str	r3, [r7, #8]
      tmp++;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	3301      	adds	r3, #1
 80075c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	3b01      	subs	r3, #1
 80075c6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	041a      	lsls	r2, r3, #16
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	3301      	adds	r3, #1
 80075d8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	3b01      	subs	r3, #1
 80075de:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	061a      	lsls	r2, r3, #24
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	60bb      	str	r3, [r7, #8]
      tmp++;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	3301      	adds	r3, #1
 80075f0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	3b01      	subs	r3, #1
 80075f6:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f107 0208 	add.w	r2, r7, #8
 8007600:	4611      	mov	r1, r2
 8007602:	4618      	mov	r0, r3
 8007604:	f000 fd78 	bl	80080f8 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	3301      	adds	r3, #1
 800760c:	617b      	str	r3, [r7, #20]
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	2b07      	cmp	r3, #7
 8007612:	d9c4      	bls.n	800759e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	68fa      	ldr	r2, [r7, #12]
 8007618:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	693a      	ldr	r2, [r7, #16]
 800761e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8007620:	bf00      	nop
 8007622:	3718      	adds	r7, #24
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d101      	bne.n	800763a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	e056      	b.n	80076e8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007646:	b2db      	uxtb	r3, r3
 8007648:	2b00      	cmp	r3, #0
 800764a:	d106      	bne.n	800765a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f7f9 fe67 	bl	8001328 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2202      	movs	r2, #2
 800765e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007670:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685a      	ldr	r2, [r3, #4]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	431a      	orrs	r2, r3
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	431a      	orrs	r2, r3
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	691b      	ldr	r3, [r3, #16]
 8007686:	431a      	orrs	r2, r3
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	695b      	ldr	r3, [r3, #20]
 800768c:	431a      	orrs	r2, r3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	699b      	ldr	r3, [r3, #24]
 8007692:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007696:	431a      	orrs	r2, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	69db      	ldr	r3, [r3, #28]
 800769c:	431a      	orrs	r2, r3
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6a1b      	ldr	r3, [r3, #32]
 80076a2:	ea42 0103 	orr.w	r1, r2, r3
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	430a      	orrs	r2, r1
 80076b0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	699b      	ldr	r3, [r3, #24]
 80076b6:	0c1b      	lsrs	r3, r3, #16
 80076b8:	f003 0104 	and.w	r1, r3, #4
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	430a      	orrs	r2, r1
 80076c6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	69da      	ldr	r2, [r3, #28]
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80076d6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2200      	movs	r2, #0
 80076dc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2201      	movs	r2, #1
 80076e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3708      	adds	r7, #8
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b088      	sub	sp, #32
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	099b      	lsrs	r3, r3, #6
 800770c:	f003 0301 	and.w	r3, r3, #1
 8007710:	2b00      	cmp	r3, #0
 8007712:	d10f      	bne.n	8007734 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007714:	69bb      	ldr	r3, [r7, #24]
 8007716:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800771a:	2b00      	cmp	r3, #0
 800771c:	d00a      	beq.n	8007734 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	099b      	lsrs	r3, r3, #6
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b00      	cmp	r3, #0
 8007728:	d004      	beq.n	8007734 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	4798      	blx	r3
    return;
 8007732:	e0d8      	b.n	80078e6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007734:	69bb      	ldr	r3, [r7, #24]
 8007736:	085b      	lsrs	r3, r3, #1
 8007738:	f003 0301 	and.w	r3, r3, #1
 800773c:	2b00      	cmp	r3, #0
 800773e:	d00a      	beq.n	8007756 <HAL_SPI_IRQHandler+0x66>
 8007740:	69fb      	ldr	r3, [r7, #28]
 8007742:	09db      	lsrs	r3, r3, #7
 8007744:	f003 0301 	and.w	r3, r3, #1
 8007748:	2b00      	cmp	r3, #0
 800774a:	d004      	beq.n	8007756 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	4798      	blx	r3
    return;
 8007754:	e0c7      	b.n	80078e6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007756:	69bb      	ldr	r3, [r7, #24]
 8007758:	095b      	lsrs	r3, r3, #5
 800775a:	f003 0301 	and.w	r3, r3, #1
 800775e:	2b00      	cmp	r3, #0
 8007760:	d10c      	bne.n	800777c <HAL_SPI_IRQHandler+0x8c>
 8007762:	69bb      	ldr	r3, [r7, #24]
 8007764:	099b      	lsrs	r3, r3, #6
 8007766:	f003 0301 	and.w	r3, r3, #1
 800776a:	2b00      	cmp	r3, #0
 800776c:	d106      	bne.n	800777c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	0a1b      	lsrs	r3, r3, #8
 8007772:	f003 0301 	and.w	r3, r3, #1
 8007776:	2b00      	cmp	r3, #0
 8007778:	f000 80b5 	beq.w	80078e6 <HAL_SPI_IRQHandler+0x1f6>
 800777c:	69fb      	ldr	r3, [r7, #28]
 800777e:	095b      	lsrs	r3, r3, #5
 8007780:	f003 0301 	and.w	r3, r3, #1
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 80ae 	beq.w	80078e6 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	099b      	lsrs	r3, r3, #6
 800778e:	f003 0301 	and.w	r3, r3, #1
 8007792:	2b00      	cmp	r3, #0
 8007794:	d023      	beq.n	80077de <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800779c:	b2db      	uxtb	r3, r3
 800779e:	2b03      	cmp	r3, #3
 80077a0:	d011      	beq.n	80077c6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077a6:	f043 0204 	orr.w	r2, r3, #4
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077ae:	2300      	movs	r3, #0
 80077b0:	617b      	str	r3, [r7, #20]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	617b      	str	r3, [r7, #20]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	e00b      	b.n	80077de <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077c6:	2300      	movs	r3, #0
 80077c8:	613b      	str	r3, [r7, #16]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68db      	ldr	r3, [r3, #12]
 80077d0:	613b      	str	r3, [r7, #16]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	613b      	str	r3, [r7, #16]
 80077da:	693b      	ldr	r3, [r7, #16]
        return;
 80077dc:	e083      	b.n	80078e6 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	095b      	lsrs	r3, r3, #5
 80077e2:	f003 0301 	and.w	r3, r3, #1
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d014      	beq.n	8007814 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077ee:	f043 0201 	orr.w	r2, r3, #1
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80077f6:	2300      	movs	r3, #0
 80077f8:	60fb      	str	r3, [r7, #12]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	60fb      	str	r3, [r7, #12]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007810:	601a      	str	r2, [r3, #0]
 8007812:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007814:	69bb      	ldr	r3, [r7, #24]
 8007816:	0a1b      	lsrs	r3, r3, #8
 8007818:	f003 0301 	and.w	r3, r3, #1
 800781c:	2b00      	cmp	r3, #0
 800781e:	d00c      	beq.n	800783a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007824:	f043 0208 	orr.w	r2, r3, #8
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800782c:	2300      	movs	r3, #0
 800782e:	60bb      	str	r3, [r7, #8]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	60bb      	str	r3, [r7, #8]
 8007838:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800783e:	2b00      	cmp	r3, #0
 8007840:	d050      	beq.n	80078e4 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	685a      	ldr	r2, [r3, #4]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007850:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2201      	movs	r2, #1
 8007856:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	f003 0302 	and.w	r3, r3, #2
 8007860:	2b00      	cmp	r3, #0
 8007862:	d104      	bne.n	800786e <HAL_SPI_IRQHandler+0x17e>
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	f003 0301 	and.w	r3, r3, #1
 800786a:	2b00      	cmp	r3, #0
 800786c:	d034      	beq.n	80078d8 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	685a      	ldr	r2, [r3, #4]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f022 0203 	bic.w	r2, r2, #3
 800787c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007882:	2b00      	cmp	r3, #0
 8007884:	d011      	beq.n	80078aa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800788a:	4a18      	ldr	r2, [pc, #96]	; (80078ec <HAL_SPI_IRQHandler+0x1fc>)
 800788c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007892:	4618      	mov	r0, r3
 8007894:	f7fa fef6 	bl	8002684 <HAL_DMA_Abort_IT>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	d005      	beq.n	80078aa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d016      	beq.n	80078e0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078b6:	4a0d      	ldr	r2, [pc, #52]	; (80078ec <HAL_SPI_IRQHandler+0x1fc>)
 80078b8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078be:	4618      	mov	r0, r3
 80078c0:	f7fa fee0 	bl	8002684 <HAL_DMA_Abort_IT>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d00a      	beq.n	80078e0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80078d6:	e003      	b.n	80078e0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 f809 	bl	80078f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80078de:	e000      	b.n	80078e2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80078e0:	bf00      	nop
    return;
 80078e2:	bf00      	nop
 80078e4:	bf00      	nop
  }
}
 80078e6:	3720      	adds	r7, #32
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}
 80078ec:	08007903 	.word	0x08007903

080078f0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80078f8:	bf00      	nop
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bc80      	pop	{r7}
 8007900:	4770      	bx	lr

08007902 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b084      	sub	sp, #16
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800790e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800791c:	68f8      	ldr	r0, [r7, #12]
 800791e:	f7ff ffe7 	bl	80078f0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007922:	bf00      	nop
 8007924:	3710      	adds	r7, #16
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}

0800792a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800792a:	b580      	push	{r7, lr}
 800792c:	b086      	sub	sp, #24
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
 8007932:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d101      	bne.n	800793e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	e083      	b.n	8007a46 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007944:	b2db      	uxtb	r3, r3
 8007946:	2b00      	cmp	r3, #0
 8007948:	d106      	bne.n	8007958 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f7f9 fdbc 	bl	80014d0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2202      	movs	r2, #2
 800795c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	687a      	ldr	r2, [r7, #4]
 8007968:	6812      	ldr	r2, [r2, #0]
 800796a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800796e:	f023 0307 	bic.w	r3, r3, #7
 8007972:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681a      	ldr	r2, [r3, #0]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	3304      	adds	r3, #4
 800797c:	4619      	mov	r1, r3
 800797e:	4610      	mov	r0, r2
 8007980:	f000 f89c 	bl	8007abc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	699b      	ldr	r3, [r3, #24]
 8007992:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	6a1b      	ldr	r3, [r3, #32]
 800799a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	697a      	ldr	r2, [r7, #20]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079ac:	f023 0303 	bic.w	r3, r3, #3
 80079b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	689a      	ldr	r2, [r3, #8]
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	021b      	lsls	r3, r3, #8
 80079bc:	4313      	orrs	r3, r2
 80079be:	693a      	ldr	r2, [r7, #16]
 80079c0:	4313      	orrs	r3, r2
 80079c2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80079ca:	f023 030c 	bic.w	r3, r3, #12
 80079ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	68da      	ldr	r2, [r3, #12]
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	69db      	ldr	r3, [r3, #28]
 80079e4:	021b      	lsls	r3, r3, #8
 80079e6:	4313      	orrs	r3, r2
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	011a      	lsls	r2, r3, #4
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	6a1b      	ldr	r3, [r3, #32]
 80079f8:	031b      	lsls	r3, r3, #12
 80079fa:	4313      	orrs	r3, r2
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007a08:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007a10:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	011b      	lsls	r3, r3, #4
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	4313      	orrs	r3, r2
 8007a22:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	697a      	ldr	r2, [r7, #20]
 8007a2a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a44:	2300      	movs	r3, #0
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3718      	adds	r7, #24
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b082      	sub	sp, #8
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
 8007a56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d002      	beq.n	8007a64 <HAL_TIM_Encoder_Start+0x16>
 8007a5e:	2b04      	cmp	r3, #4
 8007a60:	d008      	beq.n	8007a74 <HAL_TIM_Encoder_Start+0x26>
 8007a62:	e00f      	b.n	8007a84 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2201      	movs	r2, #1
 8007a6a:	2100      	movs	r1, #0
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f000 f8c3 	bl	8007bf8 <TIM_CCxChannelCmd>
      break;
 8007a72:	e016      	b.n	8007aa2 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	2201      	movs	r2, #1
 8007a7a:	2104      	movs	r1, #4
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f000 f8bb 	bl	8007bf8 <TIM_CCxChannelCmd>
      break;
 8007a82:	e00e      	b.n	8007aa2 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	2100      	movs	r1, #0
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f000 f8b3 	bl	8007bf8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	2201      	movs	r2, #1
 8007a98:	2104      	movs	r1, #4
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f000 f8ac 	bl	8007bf8 <TIM_CCxChannelCmd>
      break;
 8007aa0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f042 0201 	orr.w	r2, r2, #1
 8007ab0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007ab2:	2300      	movs	r3, #0
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3708      	adds	r7, #8
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}

08007abc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b085      	sub	sp, #20
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
 8007ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a3f      	ldr	r2, [pc, #252]	; (8007bcc <TIM_Base_SetConfig+0x110>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d013      	beq.n	8007afc <TIM_Base_SetConfig+0x40>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ada:	d00f      	beq.n	8007afc <TIM_Base_SetConfig+0x40>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	4a3c      	ldr	r2, [pc, #240]	; (8007bd0 <TIM_Base_SetConfig+0x114>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d00b      	beq.n	8007afc <TIM_Base_SetConfig+0x40>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4a3b      	ldr	r2, [pc, #236]	; (8007bd4 <TIM_Base_SetConfig+0x118>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d007      	beq.n	8007afc <TIM_Base_SetConfig+0x40>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a3a      	ldr	r2, [pc, #232]	; (8007bd8 <TIM_Base_SetConfig+0x11c>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d003      	beq.n	8007afc <TIM_Base_SetConfig+0x40>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	4a39      	ldr	r2, [pc, #228]	; (8007bdc <TIM_Base_SetConfig+0x120>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d108      	bne.n	8007b0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	68fa      	ldr	r2, [r7, #12]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4a2e      	ldr	r2, [pc, #184]	; (8007bcc <TIM_Base_SetConfig+0x110>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d02b      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b1c:	d027      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4a2b      	ldr	r2, [pc, #172]	; (8007bd0 <TIM_Base_SetConfig+0x114>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d023      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a2a      	ldr	r2, [pc, #168]	; (8007bd4 <TIM_Base_SetConfig+0x118>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d01f      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a29      	ldr	r2, [pc, #164]	; (8007bd8 <TIM_Base_SetConfig+0x11c>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d01b      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a28      	ldr	r2, [pc, #160]	; (8007bdc <TIM_Base_SetConfig+0x120>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d017      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a27      	ldr	r2, [pc, #156]	; (8007be0 <TIM_Base_SetConfig+0x124>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d013      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a26      	ldr	r2, [pc, #152]	; (8007be4 <TIM_Base_SetConfig+0x128>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d00f      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a25      	ldr	r2, [pc, #148]	; (8007be8 <TIM_Base_SetConfig+0x12c>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d00b      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a24      	ldr	r2, [pc, #144]	; (8007bec <TIM_Base_SetConfig+0x130>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d007      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a23      	ldr	r2, [pc, #140]	; (8007bf0 <TIM_Base_SetConfig+0x134>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d003      	beq.n	8007b6e <TIM_Base_SetConfig+0xb2>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a22      	ldr	r2, [pc, #136]	; (8007bf4 <TIM_Base_SetConfig+0x138>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d108      	bne.n	8007b80 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	695b      	ldr	r3, [r3, #20]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	68fa      	ldr	r2, [r7, #12]
 8007b92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	689a      	ldr	r2, [r3, #8]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	681a      	ldr	r2, [r3, #0]
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a09      	ldr	r2, [pc, #36]	; (8007bcc <TIM_Base_SetConfig+0x110>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d003      	beq.n	8007bb4 <TIM_Base_SetConfig+0xf8>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	4a0b      	ldr	r2, [pc, #44]	; (8007bdc <TIM_Base_SetConfig+0x120>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d103      	bne.n	8007bbc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	691a      	ldr	r2, [r3, #16]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	615a      	str	r2, [r3, #20]
}
 8007bc2:	bf00      	nop
 8007bc4:	3714      	adds	r7, #20
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bc80      	pop	{r7}
 8007bca:	4770      	bx	lr
 8007bcc:	40010000 	.word	0x40010000
 8007bd0:	40000400 	.word	0x40000400
 8007bd4:	40000800 	.word	0x40000800
 8007bd8:	40000c00 	.word	0x40000c00
 8007bdc:	40010400 	.word	0x40010400
 8007be0:	40014000 	.word	0x40014000
 8007be4:	40014400 	.word	0x40014400
 8007be8:	40014800 	.word	0x40014800
 8007bec:	40001800 	.word	0x40001800
 8007bf0:	40001c00 	.word	0x40001c00
 8007bf4:	40002000 	.word	0x40002000

08007bf8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b087      	sub	sp, #28
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	60f8      	str	r0, [r7, #12]
 8007c00:	60b9      	str	r1, [r7, #8]
 8007c02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	f003 031f 	and.w	r3, r3, #31
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	6a1a      	ldr	r2, [r3, #32]
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	43db      	mvns	r3, r3
 8007c1a:	401a      	ands	r2, r3
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	6a1a      	ldr	r2, [r3, #32]
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	f003 031f 	and.w	r3, r3, #31
 8007c2a:	6879      	ldr	r1, [r7, #4]
 8007c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c30:	431a      	orrs	r2, r3
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	621a      	str	r2, [r3, #32]
}
 8007c36:	bf00      	nop
 8007c38:	371c      	adds	r7, #28
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bc80      	pop	{r7}
 8007c3e:	4770      	bx	lr

08007c40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b085      	sub	sp, #20
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d101      	bne.n	8007c58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c54:	2302      	movs	r3, #2
 8007c56:	e032      	b.n	8007cbe <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2202      	movs	r2, #2
 8007c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	4313      	orrs	r3, r2
 8007c88:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c90:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	68ba      	ldr	r2, [r7, #8]
 8007caa:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2201      	movs	r2, #1
 8007cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3714      	adds	r7, #20
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bc80      	pop	{r7}
 8007cc6:	4770      	bx	lr

08007cc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b082      	sub	sp, #8
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d101      	bne.n	8007cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e03f      	b.n	8007d5a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d106      	bne.n	8007cf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f7f9 fc36 	bl	8001560 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2224      	movs	r2, #36	; 0x24
 8007cf8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68da      	ldr	r2, [r3, #12]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 f829 	bl	8007d64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	691a      	ldr	r2, [r3, #16]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	695a      	ldr	r2, [r3, #20]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	68da      	ldr	r2, [r3, #12]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2220      	movs	r2, #32
 8007d54:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007d58:	2300      	movs	r3, #0
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3708      	adds	r7, #8
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}
	...

08007d64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b084      	sub	sp, #16
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	691b      	ldr	r3, [r3, #16]
 8007d72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	68da      	ldr	r2, [r3, #12]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	430a      	orrs	r2, r1
 8007d80:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	689a      	ldr	r2, [r3, #8]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	691b      	ldr	r3, [r3, #16]
 8007d8a:	431a      	orrs	r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	695b      	ldr	r3, [r3, #20]
 8007d90:	431a      	orrs	r2, r3
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	69db      	ldr	r3, [r3, #28]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007da4:	f023 030c 	bic.w	r3, r3, #12
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	6812      	ldr	r2, [r2, #0]
 8007dac:	68f9      	ldr	r1, [r7, #12]
 8007dae:	430b      	orrs	r3, r1
 8007db0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	699a      	ldr	r2, [r3, #24]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	430a      	orrs	r2, r1
 8007dc6:	615a      	str	r2, [r3, #20]

/* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	69db      	ldr	r3, [r3, #28]
 8007dcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dd0:	f040 80aa 	bne.w	8007f28 <UART_SetConfig+0x1c4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4aa9      	ldr	r2, [pc, #676]	; (8008080 <UART_SetConfig+0x31c>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d004      	beq.n	8007de8 <UART_SetConfig+0x84>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4aa8      	ldr	r2, [pc, #672]	; (8008084 <UART_SetConfig+0x320>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d14f      	bne.n	8007e88 <UART_SetConfig+0x124>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007de8:	f7fd ffea 	bl	8005dc0 <HAL_RCC_GetPCLK2Freq>
 8007dec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	4613      	mov	r3, r2
 8007df2:	009b      	lsls	r3, r3, #2
 8007df4:	4413      	add	r3, r2
 8007df6:	009a      	lsls	r2, r3, #2
 8007df8:	441a      	add	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	005b      	lsls	r3, r3, #1
 8007e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e04:	4aa0      	ldr	r2, [pc, #640]	; (8008088 <UART_SetConfig+0x324>)
 8007e06:	fba2 2303 	umull	r2, r3, r2, r3
 8007e0a:	095b      	lsrs	r3, r3, #5
 8007e0c:	0119      	lsls	r1, r3, #4
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	4613      	mov	r3, r2
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	4413      	add	r3, r2
 8007e16:	009a      	lsls	r2, r3, #2
 8007e18:	441a      	add	r2, r3
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	005b      	lsls	r3, r3, #1
 8007e20:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e24:	4b98      	ldr	r3, [pc, #608]	; (8008088 <UART_SetConfig+0x324>)
 8007e26:	fba3 0302 	umull	r0, r3, r3, r2
 8007e2a:	095b      	lsrs	r3, r3, #5
 8007e2c:	2064      	movs	r0, #100	; 0x64
 8007e2e:	fb00 f303 	mul.w	r3, r0, r3
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	00db      	lsls	r3, r3, #3
 8007e36:	3332      	adds	r3, #50	; 0x32
 8007e38:	4a93      	ldr	r2, [pc, #588]	; (8008088 <UART_SetConfig+0x324>)
 8007e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3e:	095b      	lsrs	r3, r3, #5
 8007e40:	005b      	lsls	r3, r3, #1
 8007e42:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007e46:	4419      	add	r1, r3
 8007e48:	68ba      	ldr	r2, [r7, #8]
 8007e4a:	4613      	mov	r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	4413      	add	r3, r2
 8007e50:	009a      	lsls	r2, r3, #2
 8007e52:	441a      	add	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	005b      	lsls	r3, r3, #1
 8007e5a:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e5e:	4b8a      	ldr	r3, [pc, #552]	; (8008088 <UART_SetConfig+0x324>)
 8007e60:	fba3 0302 	umull	r0, r3, r3, r2
 8007e64:	095b      	lsrs	r3, r3, #5
 8007e66:	2064      	movs	r0, #100	; 0x64
 8007e68:	fb00 f303 	mul.w	r3, r0, r3
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	00db      	lsls	r3, r3, #3
 8007e70:	3332      	adds	r3, #50	; 0x32
 8007e72:	4a85      	ldr	r2, [pc, #532]	; (8008088 <UART_SetConfig+0x324>)
 8007e74:	fba2 2303 	umull	r2, r3, r2, r3
 8007e78:	095b      	lsrs	r3, r3, #5
 8007e7a:	f003 0207 	and.w	r2, r3, #7
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	440a      	add	r2, r1
 8007e84:	609a      	str	r2, [r3, #8]
 8007e86:	e0f7      	b.n	8008078 <UART_SetConfig+0x314>
    }
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007e88:	f7fd ff78 	bl	8005d7c <HAL_RCC_GetPCLK1Freq>
 8007e8c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e8e:	68ba      	ldr	r2, [r7, #8]
 8007e90:	4613      	mov	r3, r2
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	4413      	add	r3, r2
 8007e96:	009a      	lsls	r2, r3, #2
 8007e98:	441a      	add	r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	005b      	lsls	r3, r3, #1
 8007ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ea4:	4a78      	ldr	r2, [pc, #480]	; (8008088 <UART_SetConfig+0x324>)
 8007ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8007eaa:	095b      	lsrs	r3, r3, #5
 8007eac:	0119      	lsls	r1, r3, #4
 8007eae:	68ba      	ldr	r2, [r7, #8]
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	4413      	add	r3, r2
 8007eb6:	009a      	lsls	r2, r3, #2
 8007eb8:	441a      	add	r2, r3
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	005b      	lsls	r3, r3, #1
 8007ec0:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ec4:	4b70      	ldr	r3, [pc, #448]	; (8008088 <UART_SetConfig+0x324>)
 8007ec6:	fba3 0302 	umull	r0, r3, r3, r2
 8007eca:	095b      	lsrs	r3, r3, #5
 8007ecc:	2064      	movs	r0, #100	; 0x64
 8007ece:	fb00 f303 	mul.w	r3, r0, r3
 8007ed2:	1ad3      	subs	r3, r2, r3
 8007ed4:	00db      	lsls	r3, r3, #3
 8007ed6:	3332      	adds	r3, #50	; 0x32
 8007ed8:	4a6b      	ldr	r2, [pc, #428]	; (8008088 <UART_SetConfig+0x324>)
 8007eda:	fba2 2303 	umull	r2, r3, r2, r3
 8007ede:	095b      	lsrs	r3, r3, #5
 8007ee0:	005b      	lsls	r3, r3, #1
 8007ee2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007ee6:	4419      	add	r1, r3
 8007ee8:	68ba      	ldr	r2, [r7, #8]
 8007eea:	4613      	mov	r3, r2
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	4413      	add	r3, r2
 8007ef0:	009a      	lsls	r2, r3, #2
 8007ef2:	441a      	add	r2, r3
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	005b      	lsls	r3, r3, #1
 8007efa:	fbb2 f2f3 	udiv	r2, r2, r3
 8007efe:	4b62      	ldr	r3, [pc, #392]	; (8008088 <UART_SetConfig+0x324>)
 8007f00:	fba3 0302 	umull	r0, r3, r3, r2
 8007f04:	095b      	lsrs	r3, r3, #5
 8007f06:	2064      	movs	r0, #100	; 0x64
 8007f08:	fb00 f303 	mul.w	r3, r0, r3
 8007f0c:	1ad3      	subs	r3, r2, r3
 8007f0e:	00db      	lsls	r3, r3, #3
 8007f10:	3332      	adds	r3, #50	; 0x32
 8007f12:	4a5d      	ldr	r2, [pc, #372]	; (8008088 <UART_SetConfig+0x324>)
 8007f14:	fba2 2303 	umull	r2, r3, r2, r3
 8007f18:	095b      	lsrs	r3, r3, #5
 8007f1a:	f003 0207 	and.w	r2, r3, #7
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	440a      	add	r2, r1
 8007f24:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007f26:	e0a7      	b.n	8008078 <UART_SetConfig+0x314>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a54      	ldr	r2, [pc, #336]	; (8008080 <UART_SetConfig+0x31c>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d004      	beq.n	8007f3c <UART_SetConfig+0x1d8>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a53      	ldr	r2, [pc, #332]	; (8008084 <UART_SetConfig+0x320>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d14e      	bne.n	8007fda <UART_SetConfig+0x276>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007f3c:	f7fd ff40 	bl	8005dc0 <HAL_RCC_GetPCLK2Freq>
 8007f40:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f42:	68ba      	ldr	r2, [r7, #8]
 8007f44:	4613      	mov	r3, r2
 8007f46:	009b      	lsls	r3, r3, #2
 8007f48:	4413      	add	r3, r2
 8007f4a:	009a      	lsls	r2, r3, #2
 8007f4c:	441a      	add	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f58:	4a4b      	ldr	r2, [pc, #300]	; (8008088 <UART_SetConfig+0x324>)
 8007f5a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f5e:	095b      	lsrs	r3, r3, #5
 8007f60:	0119      	lsls	r1, r3, #4
 8007f62:	68ba      	ldr	r2, [r7, #8]
 8007f64:	4613      	mov	r3, r2
 8007f66:	009b      	lsls	r3, r3, #2
 8007f68:	4413      	add	r3, r2
 8007f6a:	009a      	lsls	r2, r3, #2
 8007f6c:	441a      	add	r2, r3
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	685b      	ldr	r3, [r3, #4]
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	fbb2 f2f3 	udiv	r2, r2, r3
 8007f78:	4b43      	ldr	r3, [pc, #268]	; (8008088 <UART_SetConfig+0x324>)
 8007f7a:	fba3 0302 	umull	r0, r3, r3, r2
 8007f7e:	095b      	lsrs	r3, r3, #5
 8007f80:	2064      	movs	r0, #100	; 0x64
 8007f82:	fb00 f303 	mul.w	r3, r0, r3
 8007f86:	1ad3      	subs	r3, r2, r3
 8007f88:	011b      	lsls	r3, r3, #4
 8007f8a:	3332      	adds	r3, #50	; 0x32
 8007f8c:	4a3e      	ldr	r2, [pc, #248]	; (8008088 <UART_SetConfig+0x324>)
 8007f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007f92:	095b      	lsrs	r3, r3, #5
 8007f94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f98:	4419      	add	r1, r3
 8007f9a:	68ba      	ldr	r2, [r7, #8]
 8007f9c:	4613      	mov	r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	4413      	add	r3, r2
 8007fa2:	009a      	lsls	r2, r3, #2
 8007fa4:	441a      	add	r2, r3
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	fbb2 f2f3 	udiv	r2, r2, r3
 8007fb0:	4b35      	ldr	r3, [pc, #212]	; (8008088 <UART_SetConfig+0x324>)
 8007fb2:	fba3 0302 	umull	r0, r3, r3, r2
 8007fb6:	095b      	lsrs	r3, r3, #5
 8007fb8:	2064      	movs	r0, #100	; 0x64
 8007fba:	fb00 f303 	mul.w	r3, r0, r3
 8007fbe:	1ad3      	subs	r3, r2, r3
 8007fc0:	011b      	lsls	r3, r3, #4
 8007fc2:	3332      	adds	r3, #50	; 0x32
 8007fc4:	4a30      	ldr	r2, [pc, #192]	; (8008088 <UART_SetConfig+0x324>)
 8007fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8007fca:	095b      	lsrs	r3, r3, #5
 8007fcc:	f003 020f 	and.w	r2, r3, #15
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	440a      	add	r2, r1
 8007fd6:	609a      	str	r2, [r3, #8]
 8007fd8:	e04e      	b.n	8008078 <UART_SetConfig+0x314>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007fda:	f7fd fecf 	bl	8005d7c <HAL_RCC_GetPCLK1Freq>
 8007fde:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007fe0:	68ba      	ldr	r2, [r7, #8]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	009b      	lsls	r3, r3, #2
 8007fe6:	4413      	add	r3, r2
 8007fe8:	009a      	lsls	r2, r3, #2
 8007fea:	441a      	add	r2, r3
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	685b      	ldr	r3, [r3, #4]
 8007ff0:	009b      	lsls	r3, r3, #2
 8007ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ff6:	4a24      	ldr	r2, [pc, #144]	; (8008088 <UART_SetConfig+0x324>)
 8007ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8007ffc:	095b      	lsrs	r3, r3, #5
 8007ffe:	0119      	lsls	r1, r3, #4
 8008000:	68ba      	ldr	r2, [r7, #8]
 8008002:	4613      	mov	r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	4413      	add	r3, r2
 8008008:	009a      	lsls	r2, r3, #2
 800800a:	441a      	add	r2, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	009b      	lsls	r3, r3, #2
 8008012:	fbb2 f2f3 	udiv	r2, r2, r3
 8008016:	4b1c      	ldr	r3, [pc, #112]	; (8008088 <UART_SetConfig+0x324>)
 8008018:	fba3 0302 	umull	r0, r3, r3, r2
 800801c:	095b      	lsrs	r3, r3, #5
 800801e:	2064      	movs	r0, #100	; 0x64
 8008020:	fb00 f303 	mul.w	r3, r0, r3
 8008024:	1ad3      	subs	r3, r2, r3
 8008026:	011b      	lsls	r3, r3, #4
 8008028:	3332      	adds	r3, #50	; 0x32
 800802a:	4a17      	ldr	r2, [pc, #92]	; (8008088 <UART_SetConfig+0x324>)
 800802c:	fba2 2303 	umull	r2, r3, r2, r3
 8008030:	095b      	lsrs	r3, r3, #5
 8008032:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008036:	4419      	add	r1, r3
 8008038:	68ba      	ldr	r2, [r7, #8]
 800803a:	4613      	mov	r3, r2
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	4413      	add	r3, r2
 8008040:	009a      	lsls	r2, r3, #2
 8008042:	441a      	add	r2, r3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	685b      	ldr	r3, [r3, #4]
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	fbb2 f2f3 	udiv	r2, r2, r3
 800804e:	4b0e      	ldr	r3, [pc, #56]	; (8008088 <UART_SetConfig+0x324>)
 8008050:	fba3 0302 	umull	r0, r3, r3, r2
 8008054:	095b      	lsrs	r3, r3, #5
 8008056:	2064      	movs	r0, #100	; 0x64
 8008058:	fb00 f303 	mul.w	r3, r0, r3
 800805c:	1ad3      	subs	r3, r2, r3
 800805e:	011b      	lsls	r3, r3, #4
 8008060:	3332      	adds	r3, #50	; 0x32
 8008062:	4a09      	ldr	r2, [pc, #36]	; (8008088 <UART_SetConfig+0x324>)
 8008064:	fba2 2303 	umull	r2, r3, r2, r3
 8008068:	095b      	lsrs	r3, r3, #5
 800806a:	f003 020f 	and.w	r2, r3, #15
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	440a      	add	r2, r1
 8008074:	609a      	str	r2, [r3, #8]
}
 8008076:	e7ff      	b.n	8008078 <UART_SetConfig+0x314>
 8008078:	bf00      	nop
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}
 8008080:	40011000 	.word	0x40011000
 8008084:	40011400 	.word	0x40011400
 8008088:	51eb851f 	.word	0x51eb851f

0800808c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800808c:	b084      	sub	sp, #16
 800808e:	b480      	push	{r7}
 8008090:	b085      	sub	sp, #20
 8008092:	af00      	add	r7, sp, #0
 8008094:	6078      	str	r0, [r7, #4]
 8008096:	f107 001c 	add.w	r0, r7, #28
 800809a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800809e:	2300      	movs	r3, #0
 80080a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80080a2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80080a4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80080a6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80080a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80080aa:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80080ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80080ae:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80080b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80080b2:	431a      	orrs	r2, r3
             Init.ClockDiv
 80080b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80080b6:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80080c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	431a      	orrs	r2, r3
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80080d2:	2300      	movs	r3, #0
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3714      	adds	r7, #20
 80080d8:	46bd      	mov	sp, r7
 80080da:	bc80      	pop	{r7}
 80080dc:	b004      	add	sp, #16
 80080de:	4770      	bx	lr

080080e0 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b083      	sub	sp, #12
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	370c      	adds	r7, #12
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bc80      	pop	{r7}
 80080f6:	4770      	bx	lr

080080f8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80080f8:	b480      	push	{r7}
 80080fa:	b083      	sub	sp, #12
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
 8008100:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	370c      	adds	r7, #12
 8008112:	46bd      	mov	sp, r7
 8008114:	bc80      	pop	{r7}
 8008116:	4770      	bx	lr

08008118 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2203      	movs	r2, #3
 8008124:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008126:	2002      	movs	r0, #2
 8008128:	f7f9 fd00 	bl	8001b2c <HAL_Delay>
  
  return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008136:	b480      	push	{r7}
 8008138:	b083      	sub	sp, #12
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0303 	and.w	r3, r3, #3
}
 8008146:	4618      	mov	r0, r3
 8008148:	370c      	adds	r7, #12
 800814a:	46bd      	mov	sp, r7
 800814c:	bc80      	pop	{r7}
 800814e:	4770      	bx	lr

08008150 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008150:	b480      	push	{r7}
 8008152:	b085      	sub	sp, #20
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800815a:	2300      	movs	r3, #0
 800815c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800816e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008174:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800817a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800817c:	68fa      	ldr	r2, [r7, #12]
 800817e:	4313      	orrs	r3, r2
 8008180:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800818a:	f023 030f 	bic.w	r3, r3, #15
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	431a      	orrs	r2, r3
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3714      	adds	r7, #20
 800819c:	46bd      	mov	sp, r7
 800819e:	bc80      	pop	{r7}
 80081a0:	4770      	bx	lr

080081a2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80081a2:	b480      	push	{r7}
 80081a4:	b083      	sub	sp, #12
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	b2db      	uxtb	r3, r3
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	370c      	adds	r7, #12
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bc80      	pop	{r7}
 80081b8:	4770      	bx	lr

080081ba <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80081ba:	b480      	push	{r7}
 80081bc:	b085      	sub	sp, #20
 80081be:	af00      	add	r7, sp, #0
 80081c0:	6078      	str	r0, [r7, #4]
 80081c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	3314      	adds	r3, #20
 80081c8:	461a      	mov	r2, r3
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	4413      	add	r3, r2
 80081ce:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
}  
 80081d4:	4618      	mov	r0, r3
 80081d6:	3714      	adds	r7, #20
 80081d8:	46bd      	mov	sp, r7
 80081da:	bc80      	pop	{r7}
 80081dc:	4770      	bx	lr

080081de <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80081de:	b480      	push	{r7}
 80081e0:	b085      	sub	sp, #20
 80081e2:	af00      	add	r7, sp, #0
 80081e4:	6078      	str	r0, [r7, #4]
 80081e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80081e8:	2300      	movs	r3, #0
 80081ea:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	681a      	ldr	r2, [r3, #0]
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	685a      	ldr	r2, [r3, #4]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008204:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800820a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008210:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	4313      	orrs	r3, r2
 8008216:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800821c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	431a      	orrs	r2, r3
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008228:	2300      	movs	r3, #0

}
 800822a:	4618      	mov	r0, r3
 800822c:	3714      	adds	r7, #20
 800822e:	46bd      	mov	sp, r7
 8008230:	bc80      	pop	{r7}
 8008232:	4770      	bx	lr

08008234 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b088      	sub	sp, #32
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008242:	2310      	movs	r3, #16
 8008244:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008246:	2340      	movs	r3, #64	; 0x40
 8008248:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800824a:	2300      	movs	r3, #0
 800824c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800824e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008252:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008254:	f107 0308 	add.w	r3, r7, #8
 8008258:	4619      	mov	r1, r3
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f7ff ff78 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8008260:	f241 3288 	movw	r2, #5000	; 0x1388
 8008264:	2110      	movs	r1, #16
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f000 fa40 	bl	80086ec <SDMMC_GetCmdResp1>
 800826c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800826e:	69fb      	ldr	r3, [r7, #28]
}
 8008270:	4618      	mov	r0, r3
 8008272:	3720      	adds	r7, #32
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b088      	sub	sp, #32
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008286:	2311      	movs	r3, #17
 8008288:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800828a:	2340      	movs	r3, #64	; 0x40
 800828c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800828e:	2300      	movs	r3, #0
 8008290:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008292:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008296:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008298:	f107 0308 	add.w	r3, r7, #8
 800829c:	4619      	mov	r1, r3
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f7ff ff56 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80082a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80082a8:	2111      	movs	r1, #17
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 fa1e 	bl	80086ec <SDMMC_GetCmdResp1>
 80082b0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80082b2:	69fb      	ldr	r3, [r7, #28]
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	3720      	adds	r7, #32
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b088      	sub	sp, #32
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80082ca:	2312      	movs	r3, #18
 80082cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082ce:	2340      	movs	r3, #64	; 0x40
 80082d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082d2:	2300      	movs	r3, #0
 80082d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80082da:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082dc:	f107 0308 	add.w	r3, r7, #8
 80082e0:	4619      	mov	r1, r3
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f7ff ff34 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80082e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80082ec:	2112      	movs	r1, #18
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 f9fc 	bl	80086ec <SDMMC_GetCmdResp1>
 80082f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80082f6:	69fb      	ldr	r3, [r7, #28]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3720      	adds	r7, #32
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b088      	sub	sp, #32
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800830e:	2318      	movs	r3, #24
 8008310:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008312:	2340      	movs	r3, #64	; 0x40
 8008314:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008316:	2300      	movs	r3, #0
 8008318:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800831a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800831e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008320:	f107 0308 	add.w	r3, r7, #8
 8008324:	4619      	mov	r1, r3
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f7ff ff12 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800832c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008330:	2118      	movs	r1, #24
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 f9da 	bl	80086ec <SDMMC_GetCmdResp1>
 8008338:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800833a:	69fb      	ldr	r3, [r7, #28]
}
 800833c:	4618      	mov	r0, r3
 800833e:	3720      	adds	r7, #32
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b088      	sub	sp, #32
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
 800834c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008352:	2319      	movs	r3, #25
 8008354:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008356:	2340      	movs	r3, #64	; 0x40
 8008358:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800835a:	2300      	movs	r3, #0
 800835c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800835e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008362:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008364:	f107 0308 	add.w	r3, r7, #8
 8008368:	4619      	mov	r1, r3
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f7ff fef0 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008370:	f241 3288 	movw	r2, #5000	; 0x1388
 8008374:	2119      	movs	r1, #25
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 f9b8 	bl	80086ec <SDMMC_GetCmdResp1>
 800837c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800837e:	69fb      	ldr	r3, [r7, #28]
}
 8008380:	4618      	mov	r0, r3
 8008382:	3720      	adds	r7, #32
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b088      	sub	sp, #32
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008390:	2300      	movs	r3, #0
 8008392:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008394:	230c      	movs	r3, #12
 8008396:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008398:	2340      	movs	r3, #64	; 0x40
 800839a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800839c:	2300      	movs	r3, #0
 800839e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083a6:	f107 0308 	add.w	r3, r7, #8
 80083aa:	4619      	mov	r1, r3
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f7ff fecf 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80083b2:	4a05      	ldr	r2, [pc, #20]	; (80083c8 <SDMMC_CmdStopTransfer+0x40>)
 80083b4:	210c      	movs	r1, #12
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 f998 	bl	80086ec <SDMMC_GetCmdResp1>
 80083bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083be:	69fb      	ldr	r3, [r7, #28]
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3720      	adds	r7, #32
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}
 80083c8:	05f5e100 	.word	0x05f5e100

080083cc <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b08a      	sub	sp, #40	; 0x28
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80083dc:	2307      	movs	r3, #7
 80083de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083e0:	2340      	movs	r3, #64	; 0x40
 80083e2:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083e4:	2300      	movs	r3, #0
 80083e6:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083ec:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083ee:	f107 0310 	add.w	r3, r7, #16
 80083f2:	4619      	mov	r1, r3
 80083f4:	68f8      	ldr	r0, [r7, #12]
 80083f6:	f7ff feab 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80083fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80083fe:	2107      	movs	r1, #7
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	f000 f973 	bl	80086ec <SDMMC_GetCmdResp1>
 8008406:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800840a:	4618      	mov	r0, r3
 800840c:	3728      	adds	r7, #40	; 0x28
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}

08008412 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008412:	b580      	push	{r7, lr}
 8008414:	b088      	sub	sp, #32
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800841a:	2300      	movs	r3, #0
 800841c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800841e:	2300      	movs	r3, #0
 8008420:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008422:	2300      	movs	r3, #0
 8008424:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008426:	2300      	movs	r3, #0
 8008428:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800842a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800842e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008430:	f107 0308 	add.w	r3, r7, #8
 8008434:	4619      	mov	r1, r3
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f7ff fe8a 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f000 f92d 	bl	800869c <SDMMC_GetCmdError>
 8008442:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008444:	69fb      	ldr	r3, [r7, #28]
}
 8008446:	4618      	mov	r0, r3
 8008448:	3720      	adds	r7, #32
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}

0800844e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800844e:	b580      	push	{r7, lr}
 8008450:	b088      	sub	sp, #32
 8008452:	af00      	add	r7, sp, #0
 8008454:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008456:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800845a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800845c:	2308      	movs	r3, #8
 800845e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008460:	2340      	movs	r3, #64	; 0x40
 8008462:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008464:	2300      	movs	r3, #0
 8008466:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008468:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800846c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800846e:	f107 0308 	add.w	r3, r7, #8
 8008472:	4619      	mov	r1, r3
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f7ff fe6b 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 fb16 	bl	8008aac <SDMMC_GetCmdResp7>
 8008480:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008482:	69fb      	ldr	r3, [r7, #28]
}
 8008484:	4618      	mov	r0, r3
 8008486:	3720      	adds	r7, #32
 8008488:	46bd      	mov	sp, r7
 800848a:	bd80      	pop	{r7, pc}

0800848c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b088      	sub	sp, #32
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800849a:	2337      	movs	r3, #55	; 0x37
 800849c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800849e:	2340      	movs	r3, #64	; 0x40
 80084a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084a2:	2300      	movs	r3, #0
 80084a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084ac:	f107 0308 	add.w	r3, r7, #8
 80084b0:	4619      	mov	r1, r3
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7ff fe4c 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80084b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80084bc:	2137      	movs	r1, #55	; 0x37
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 f914 	bl	80086ec <SDMMC_GetCmdResp1>
 80084c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80084c6:	69fb      	ldr	r3, [r7, #28]
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3720      	adds	r7, #32
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}

080084d0 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80084d0:	b580      	push	{r7, lr}
 80084d2:	b088      	sub	sp, #32
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	6078      	str	r0, [r7, #4]
 80084d8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80084e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80084e6:	2329      	movs	r3, #41	; 0x29
 80084e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80084ea:	2340      	movs	r3, #64	; 0x40
 80084ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80084ee:	2300      	movs	r3, #0
 80084f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80084f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80084f8:	f107 0308 	add.w	r3, r7, #8
 80084fc:	4619      	mov	r1, r3
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7ff fe26 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f000 fa23 	bl	8008950 <SDMMC_GetCmdResp3>
 800850a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800850c:	69fb      	ldr	r3, [r7, #28]
}
 800850e:	4618      	mov	r0, r3
 8008510:	3720      	adds	r7, #32
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}

08008516 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008516:	b580      	push	{r7, lr}
 8008518:	b088      	sub	sp, #32
 800851a:	af00      	add	r7, sp, #0
 800851c:	6078      	str	r0, [r7, #4]
 800851e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008524:	2306      	movs	r3, #6
 8008526:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008528:	2340      	movs	r3, #64	; 0x40
 800852a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800852c:	2300      	movs	r3, #0
 800852e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008534:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008536:	f107 0308 	add.w	r3, r7, #8
 800853a:	4619      	mov	r1, r3
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f7ff fe07 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008542:	f241 3288 	movw	r2, #5000	; 0x1388
 8008546:	2106      	movs	r1, #6
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 f8cf 	bl	80086ec <SDMMC_GetCmdResp1>
 800854e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008550:	69fb      	ldr	r3, [r7, #28]
}
 8008552:	4618      	mov	r0, r3
 8008554:	3720      	adds	r7, #32
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}

0800855a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800855a:	b580      	push	{r7, lr}
 800855c:	b088      	sub	sp, #32
 800855e:	af00      	add	r7, sp, #0
 8008560:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008562:	2300      	movs	r3, #0
 8008564:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008566:	2333      	movs	r3, #51	; 0x33
 8008568:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800856a:	2340      	movs	r3, #64	; 0x40
 800856c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800856e:	2300      	movs	r3, #0
 8008570:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008572:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008576:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008578:	f107 0308 	add.w	r3, r7, #8
 800857c:	4619      	mov	r1, r3
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f7ff fde6 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008584:	f241 3288 	movw	r2, #5000	; 0x1388
 8008588:	2133      	movs	r1, #51	; 0x33
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f000 f8ae 	bl	80086ec <SDMMC_GetCmdResp1>
 8008590:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008592:	69fb      	ldr	r3, [r7, #28]
}
 8008594:	4618      	mov	r0, r3
 8008596:	3720      	adds	r7, #32
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b088      	sub	sp, #32
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80085a4:	2300      	movs	r3, #0
 80085a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80085a8:	2302      	movs	r3, #2
 80085aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80085ac:	23c0      	movs	r3, #192	; 0xc0
 80085ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80085b0:	2300      	movs	r3, #0
 80085b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80085b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085b8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085ba:	f107 0308 	add.w	r3, r7, #8
 80085be:	4619      	mov	r1, r3
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f7ff fdc5 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f000 f97c 	bl	80088c4 <SDMMC_GetCmdResp2>
 80085cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80085ce:	69fb      	ldr	r3, [r7, #28]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3720      	adds	r7, #32
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b088      	sub	sp, #32
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80085e6:	2309      	movs	r3, #9
 80085e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80085ea:	23c0      	movs	r3, #192	; 0xc0
 80085ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80085ee:	2300      	movs	r3, #0
 80085f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80085f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80085f8:	f107 0308 	add.w	r3, r7, #8
 80085fc:	4619      	mov	r1, r3
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f7ff fda6 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f000 f95d 	bl	80088c4 <SDMMC_GetCmdResp2>
 800860a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800860c:	69fb      	ldr	r3, [r7, #28]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3720      	adds	r7, #32
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b088      	sub	sp, #32
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
 800861e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008620:	2300      	movs	r3, #0
 8008622:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008624:	2303      	movs	r3, #3
 8008626:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008628:	2340      	movs	r3, #64	; 0x40
 800862a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800862c:	2300      	movs	r3, #0
 800862e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008630:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008634:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008636:	f107 0308 	add.w	r3, r7, #8
 800863a:	4619      	mov	r1, r3
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f7ff fd87 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008642:	683a      	ldr	r2, [r7, #0]
 8008644:	2103      	movs	r1, #3
 8008646:	6878      	ldr	r0, [r7, #4]
 8008648:	f000 f9bc 	bl	80089c4 <SDMMC_GetCmdResp6>
 800864c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800864e:	69fb      	ldr	r3, [r7, #28]
}
 8008650:	4618      	mov	r0, r3
 8008652:	3720      	adds	r7, #32
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b088      	sub	sp, #32
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008666:	230d      	movs	r3, #13
 8008668:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800866a:	2340      	movs	r3, #64	; 0x40
 800866c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800866e:	2300      	movs	r3, #0
 8008670:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008672:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008676:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008678:	f107 0308 	add.w	r3, r7, #8
 800867c:	4619      	mov	r1, r3
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f7ff fd66 	bl	8008150 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008684:	f241 3288 	movw	r2, #5000	; 0x1388
 8008688:	210d      	movs	r1, #13
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 f82e 	bl	80086ec <SDMMC_GetCmdResp1>
 8008690:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008692:	69fb      	ldr	r3, [r7, #28]
}
 8008694:	4618      	mov	r0, r3
 8008696:	3720      	adds	r7, #32
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800869c:	b490      	push	{r4, r7}
 800869e:	b082      	sub	sp, #8
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80086a4:	4b0f      	ldr	r3, [pc, #60]	; (80086e4 <SDMMC_GetCmdError+0x48>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a0f      	ldr	r2, [pc, #60]	; (80086e8 <SDMMC_GetCmdError+0x4c>)
 80086aa:	fba2 2303 	umull	r2, r3, r2, r3
 80086ae:	0a5b      	lsrs	r3, r3, #9
 80086b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80086b4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80086b8:	4623      	mov	r3, r4
 80086ba:	1e5c      	subs	r4, r3, #1
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d102      	bne.n	80086c6 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80086c0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80086c4:	e009      	b.n	80086da <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d0f2      	beq.n	80086b8 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	22c5      	movs	r2, #197	; 0xc5
 80086d6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3708      	adds	r7, #8
 80086de:	46bd      	mov	sp, r7
 80086e0:	bc90      	pop	{r4, r7}
 80086e2:	4770      	bx	lr
 80086e4:	20000004 	.word	0x20000004
 80086e8:	10624dd3 	.word	0x10624dd3

080086ec <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80086ec:	b590      	push	{r4, r7, lr}
 80086ee:	b087      	sub	sp, #28
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	460b      	mov	r3, r1
 80086f6:	607a      	str	r2, [r7, #4]
 80086f8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80086fa:	4b6f      	ldr	r3, [pc, #444]	; (80088b8 <SDMMC_GetCmdResp1+0x1cc>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a6f      	ldr	r2, [pc, #444]	; (80088bc <SDMMC_GetCmdResp1+0x1d0>)
 8008700:	fba2 2303 	umull	r2, r3, r2, r3
 8008704:	0a5b      	lsrs	r3, r3, #9
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800870c:	4623      	mov	r3, r4
 800870e:	1e5c      	subs	r4, r3, #1
 8008710:	2b00      	cmp	r3, #0
 8008712:	d102      	bne.n	800871a <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008714:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008718:	e0c9      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800871e:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008726:	2b00      	cmp	r3, #0
 8008728:	d0f0      	beq.n	800870c <SDMMC_GetCmdResp1+0x20>
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008730:	2b00      	cmp	r3, #0
 8008732:	d1eb      	bne.n	800870c <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008738:	f003 0304 	and.w	r3, r3, #4
 800873c:	2b00      	cmp	r3, #0
 800873e:	d004      	beq.n	800874a <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2204      	movs	r2, #4
 8008744:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008746:	2304      	movs	r3, #4
 8008748:	e0b1      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800874e:	f003 0301 	and.w	r3, r3, #1
 8008752:	2b00      	cmp	r3, #0
 8008754:	d004      	beq.n	8008760 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2201      	movs	r2, #1
 800875a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800875c:	2301      	movs	r3, #1
 800875e:	e0a6      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	22c5      	movs	r2, #197	; 0xc5
 8008764:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008766:	68f8      	ldr	r0, [r7, #12]
 8008768:	f7ff fd1b 	bl	80081a2 <SDIO_GetCommandResponse>
 800876c:	4603      	mov	r3, r0
 800876e:	461a      	mov	r2, r3
 8008770:	7afb      	ldrb	r3, [r7, #11]
 8008772:	4293      	cmp	r3, r2
 8008774:	d001      	beq.n	800877a <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008776:	2301      	movs	r3, #1
 8008778:	e099      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800877a:	2100      	movs	r1, #0
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f7ff fd1c 	bl	80081ba <SDIO_GetResponse>
 8008782:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008784:	693a      	ldr	r2, [r7, #16]
 8008786:	4b4e      	ldr	r3, [pc, #312]	; (80088c0 <SDMMC_GetCmdResp1+0x1d4>)
 8008788:	4013      	ands	r3, r2
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800878e:	2300      	movs	r3, #0
 8008790:	e08d      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	2b00      	cmp	r3, #0
 8008796:	da02      	bge.n	800879e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008798:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800879c:	e087      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800879e:	693b      	ldr	r3, [r7, #16]
 80087a0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d001      	beq.n	80087ac <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80087a8:	2340      	movs	r3, #64	; 0x40
 80087aa:	e080      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d001      	beq.n	80087ba <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80087b6:	2380      	movs	r3, #128	; 0x80
 80087b8:	e079      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d002      	beq.n	80087ca <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80087c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087c8:	e071      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d002      	beq.n	80087da <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80087d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80087d8:	e069      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d002      	beq.n	80087ea <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80087e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087e8:	e061      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d002      	beq.n	80087fa <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80087f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087f8:	e059      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008800:	2b00      	cmp	r3, #0
 8008802:	d002      	beq.n	800880a <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008804:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008808:	e051      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800880a:	693b      	ldr	r3, [r7, #16]
 800880c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008810:	2b00      	cmp	r3, #0
 8008812:	d002      	beq.n	800881a <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008814:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008818:	e049      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800881a:	693b      	ldr	r3, [r7, #16]
 800881c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008820:	2b00      	cmp	r3, #0
 8008822:	d002      	beq.n	800882a <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008824:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008828:	e041      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008830:	2b00      	cmp	r3, #0
 8008832:	d002      	beq.n	800883a <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8008834:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008838:	e039      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008840:	2b00      	cmp	r3, #0
 8008842:	d002      	beq.n	800884a <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008844:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008848:	e031      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008850:	2b00      	cmp	r3, #0
 8008852:	d002      	beq.n	800885a <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008854:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008858:	e029      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008860:	2b00      	cmp	r3, #0
 8008862:	d002      	beq.n	800886a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008864:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008868:	e021      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008870:	2b00      	cmp	r3, #0
 8008872:	d002      	beq.n	800887a <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008874:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008878:	e019      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008880:	2b00      	cmp	r3, #0
 8008882:	d002      	beq.n	800888a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008884:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008888:	e011      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008890:	2b00      	cmp	r3, #0
 8008892:	d002      	beq.n	800889a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008894:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008898:	e009      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	f003 0308 	and.w	r3, r3, #8
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d002      	beq.n	80088aa <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80088a4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80088a8:	e001      	b.n	80088ae <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80088aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	371c      	adds	r7, #28
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd90      	pop	{r4, r7, pc}
 80088b6:	bf00      	nop
 80088b8:	20000004 	.word	0x20000004
 80088bc:	10624dd3 	.word	0x10624dd3
 80088c0:	fdffe008 	.word	0xfdffe008

080088c4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80088c4:	b490      	push	{r4, r7}
 80088c6:	b084      	sub	sp, #16
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80088cc:	4b1e      	ldr	r3, [pc, #120]	; (8008948 <SDMMC_GetCmdResp2+0x84>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a1e      	ldr	r2, [pc, #120]	; (800894c <SDMMC_GetCmdResp2+0x88>)
 80088d2:	fba2 2303 	umull	r2, r3, r2, r3
 80088d6:	0a5b      	lsrs	r3, r3, #9
 80088d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80088dc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80088e0:	4623      	mov	r3, r4
 80088e2:	1e5c      	subs	r4, r3, #1
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d102      	bne.n	80088ee <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80088e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80088ec:	e026      	b.n	800893c <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088f2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d0f0      	beq.n	80088e0 <SDMMC_GetCmdResp2+0x1c>
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1eb      	bne.n	80088e0 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800890c:	f003 0304 	and.w	r3, r3, #4
 8008910:	2b00      	cmp	r3, #0
 8008912:	d004      	beq.n	800891e <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2204      	movs	r2, #4
 8008918:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800891a:	2304      	movs	r3, #4
 800891c:	e00e      	b.n	800893c <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008922:	f003 0301 	and.w	r3, r3, #1
 8008926:	2b00      	cmp	r3, #0
 8008928:	d004      	beq.n	8008934 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2201      	movs	r2, #1
 800892e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008930:	2301      	movs	r3, #1
 8008932:	e003      	b.n	800893c <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	22c5      	movs	r2, #197	; 0xc5
 8008938:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800893a:	2300      	movs	r3, #0
}
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bc90      	pop	{r4, r7}
 8008944:	4770      	bx	lr
 8008946:	bf00      	nop
 8008948:	20000004 	.word	0x20000004
 800894c:	10624dd3 	.word	0x10624dd3

08008950 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008950:	b490      	push	{r4, r7}
 8008952:	b084      	sub	sp, #16
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008958:	4b18      	ldr	r3, [pc, #96]	; (80089bc <SDMMC_GetCmdResp3+0x6c>)
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a18      	ldr	r2, [pc, #96]	; (80089c0 <SDMMC_GetCmdResp3+0x70>)
 800895e:	fba2 2303 	umull	r2, r3, r2, r3
 8008962:	0a5b      	lsrs	r3, r3, #9
 8008964:	f241 3288 	movw	r2, #5000	; 0x1388
 8008968:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800896c:	4623      	mov	r3, r4
 800896e:	1e5c      	subs	r4, r3, #1
 8008970:	2b00      	cmp	r3, #0
 8008972:	d102      	bne.n	800897a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008974:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008978:	e01b      	b.n	80089b2 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800897e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008986:	2b00      	cmp	r3, #0
 8008988:	d0f0      	beq.n	800896c <SDMMC_GetCmdResp3+0x1c>
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008990:	2b00      	cmp	r3, #0
 8008992:	d1eb      	bne.n	800896c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008998:	f003 0304 	and.w	r3, r3, #4
 800899c:	2b00      	cmp	r3, #0
 800899e:	d004      	beq.n	80089aa <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2204      	movs	r2, #4
 80089a4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80089a6:	2304      	movs	r3, #4
 80089a8:	e003      	b.n	80089b2 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	22c5      	movs	r2, #197	; 0xc5
 80089ae:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80089b0:	2300      	movs	r3, #0
}
 80089b2:	4618      	mov	r0, r3
 80089b4:	3710      	adds	r7, #16
 80089b6:	46bd      	mov	sp, r7
 80089b8:	bc90      	pop	{r4, r7}
 80089ba:	4770      	bx	lr
 80089bc:	20000004 	.word	0x20000004
 80089c0:	10624dd3 	.word	0x10624dd3

080089c4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80089c4:	b590      	push	{r4, r7, lr}
 80089c6:	b087      	sub	sp, #28
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	460b      	mov	r3, r1
 80089ce:	607a      	str	r2, [r7, #4]
 80089d0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80089d2:	4b34      	ldr	r3, [pc, #208]	; (8008aa4 <SDMMC_GetCmdResp6+0xe0>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a34      	ldr	r2, [pc, #208]	; (8008aa8 <SDMMC_GetCmdResp6+0xe4>)
 80089d8:	fba2 2303 	umull	r2, r3, r2, r3
 80089dc:	0a5b      	lsrs	r3, r3, #9
 80089de:	f241 3288 	movw	r2, #5000	; 0x1388
 80089e2:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80089e6:	4623      	mov	r3, r4
 80089e8:	1e5c      	subs	r4, r3, #1
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d102      	bne.n	80089f4 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80089ee:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80089f2:	e052      	b.n	8008a9a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089f8:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d0f0      	beq.n	80089e6 <SDMMC_GetCmdResp6+0x22>
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d1eb      	bne.n	80089e6 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a12:	f003 0304 	and.w	r3, r3, #4
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d004      	beq.n	8008a24 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2204      	movs	r2, #4
 8008a1e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008a20:	2304      	movs	r3, #4
 8008a22:	e03a      	b.n	8008a9a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a28:	f003 0301 	and.w	r3, r3, #1
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d004      	beq.n	8008a3a <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2201      	movs	r2, #1
 8008a34:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008a36:	2301      	movs	r3, #1
 8008a38:	e02f      	b.n	8008a9a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008a3a:	68f8      	ldr	r0, [r7, #12]
 8008a3c:	f7ff fbb1 	bl	80081a2 <SDIO_GetCommandResponse>
 8008a40:	4603      	mov	r3, r0
 8008a42:	461a      	mov	r2, r3
 8008a44:	7afb      	ldrb	r3, [r7, #11]
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d001      	beq.n	8008a4e <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	e025      	b.n	8008a9a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	22c5      	movs	r2, #197	; 0xc5
 8008a52:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008a54:	2100      	movs	r1, #0
 8008a56:	68f8      	ldr	r0, [r7, #12]
 8008a58:	f7ff fbaf 	bl	80081ba <SDIO_GetResponse>
 8008a5c:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d106      	bne.n	8008a76 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	0c1b      	lsrs	r3, r3, #16
 8008a6c:	b29a      	uxth	r2, r3
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008a72:	2300      	movs	r3, #0
 8008a74:	e011      	b.n	8008a9a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d002      	beq.n	8008a86 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008a80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008a84:	e009      	b.n	8008a9a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d002      	beq.n	8008a96 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008a90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008a94:	e001      	b.n	8008a9a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008a96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	371c      	adds	r7, #28
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd90      	pop	{r4, r7, pc}
 8008aa2:	bf00      	nop
 8008aa4:	20000004 	.word	0x20000004
 8008aa8:	10624dd3 	.word	0x10624dd3

08008aac <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8008aac:	b490      	push	{r4, r7}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008ab4:	4b21      	ldr	r3, [pc, #132]	; (8008b3c <SDMMC_GetCmdResp7+0x90>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a21      	ldr	r2, [pc, #132]	; (8008b40 <SDMMC_GetCmdResp7+0x94>)
 8008aba:	fba2 2303 	umull	r2, r3, r2, r3
 8008abe:	0a5b      	lsrs	r3, r3, #9
 8008ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ac4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008ac8:	4623      	mov	r3, r4
 8008aca:	1e5c      	subs	r4, r3, #1
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d102      	bne.n	8008ad6 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008ad0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008ad4:	e02c      	b.n	8008b30 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ada:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d0f0      	beq.n	8008ac8 <SDMMC_GetCmdResp7+0x1c>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d1eb      	bne.n	8008ac8 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008af4:	f003 0304 	and.w	r3, r3, #4
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d004      	beq.n	8008b06 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2204      	movs	r2, #4
 8008b00:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008b02:	2304      	movs	r3, #4
 8008b04:	e014      	b.n	8008b30 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b0a:	f003 0301 	and.w	r3, r3, #1
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d004      	beq.n	8008b1c <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2201      	movs	r2, #1
 8008b16:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	e009      	b.n	8008b30 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d002      	beq.n	8008b2e <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2240      	movs	r2, #64	; 0x40
 8008b2c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008b2e:	2300      	movs	r3, #0
  
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3710      	adds	r7, #16
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bc90      	pop	{r4, r7}
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop
 8008b3c:	20000004 	.word	0x20000004
 8008b40:	10624dd3 	.word	0x10624dd3

08008b44 <LL_TIM_SetPrescaler>:
{
 8008b44:	b480      	push	{r7}
 8008b46:	b083      	sub	sp, #12
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	683a      	ldr	r2, [r7, #0]
 8008b52:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008b54:	bf00      	nop
 8008b56:	370c      	adds	r7, #12
 8008b58:	46bd      	mov	sp, r7
 8008b5a:	bc80      	pop	{r7}
 8008b5c:	4770      	bx	lr

08008b5e <LL_TIM_SetAutoReload>:
{
 8008b5e:	b480      	push	{r7}
 8008b60:	b083      	sub	sp, #12
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
 8008b66:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	683a      	ldr	r2, [r7, #0]
 8008b6c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008b6e:	bf00      	nop
 8008b70:	370c      	adds	r7, #12
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bc80      	pop	{r7}
 8008b76:	4770      	bx	lr

08008b78 <LL_TIM_SetRepetitionCounter>:
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
 8008b80:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	683a      	ldr	r2, [r7, #0]
 8008b86:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008b88:	bf00      	nop
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bc80      	pop	{r7}
 8008b90:	4770      	bx	lr

08008b92 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8008b92:	b480      	push	{r7}
 8008b94:	b083      	sub	sp, #12
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	695b      	ldr	r3, [r3, #20]
 8008b9e:	f043 0201 	orr.w	r2, r3, #1
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	615a      	str	r2, [r3, #20]
}
 8008ba6:	bf00      	nop
 8008ba8:	370c      	adds	r7, #12
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bc80      	pop	{r7}
 8008bae:	4770      	bx	lr

08008bb0 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b084      	sub	sp, #16
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a3d      	ldr	r2, [pc, #244]	; (8008cb8 <LL_TIM_Init+0x108>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d013      	beq.n	8008bf0 <LL_TIM_Init+0x40>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bce:	d00f      	beq.n	8008bf0 <LL_TIM_Init+0x40>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a3a      	ldr	r2, [pc, #232]	; (8008cbc <LL_TIM_Init+0x10c>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d00b      	beq.n	8008bf0 <LL_TIM_Init+0x40>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a39      	ldr	r2, [pc, #228]	; (8008cc0 <LL_TIM_Init+0x110>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d007      	beq.n	8008bf0 <LL_TIM_Init+0x40>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	4a38      	ldr	r2, [pc, #224]	; (8008cc4 <LL_TIM_Init+0x114>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d003      	beq.n	8008bf0 <LL_TIM_Init+0x40>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	4a37      	ldr	r2, [pc, #220]	; (8008cc8 <LL_TIM_Init+0x118>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d106      	bne.n	8008bfe <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	4a2d      	ldr	r2, [pc, #180]	; (8008cb8 <LL_TIM_Init+0x108>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	d02b      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c0c:	d027      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	4a2a      	ldr	r2, [pc, #168]	; (8008cbc <LL_TIM_Init+0x10c>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d023      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	4a29      	ldr	r2, [pc, #164]	; (8008cc0 <LL_TIM_Init+0x110>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d01f      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4a28      	ldr	r2, [pc, #160]	; (8008cc4 <LL_TIM_Init+0x114>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d01b      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a27      	ldr	r2, [pc, #156]	; (8008cc8 <LL_TIM_Init+0x118>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d017      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	4a26      	ldr	r2, [pc, #152]	; (8008ccc <LL_TIM_Init+0x11c>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d013      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	4a25      	ldr	r2, [pc, #148]	; (8008cd0 <LL_TIM_Init+0x120>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d00f      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a24      	ldr	r2, [pc, #144]	; (8008cd4 <LL_TIM_Init+0x124>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d00b      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	4a23      	ldr	r2, [pc, #140]	; (8008cd8 <LL_TIM_Init+0x128>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d007      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	4a22      	ldr	r2, [pc, #136]	; (8008cdc <LL_TIM_Init+0x12c>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d003      	beq.n	8008c5e <LL_TIM_Init+0xae>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	4a21      	ldr	r2, [pc, #132]	; (8008ce0 <LL_TIM_Init+0x130>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d106      	bne.n	8008c6c <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	4313      	orrs	r3, r2
 8008c6a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	68fa      	ldr	r2, [r7, #12]
 8008c70:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	4619      	mov	r1, r3
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f7ff ff70 	bl	8008b5e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	881b      	ldrh	r3, [r3, #0]
 8008c82:	4619      	mov	r1, r3
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f7ff ff5d 	bl	8008b44 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	4a0a      	ldr	r2, [pc, #40]	; (8008cb8 <LL_TIM_Init+0x108>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d003      	beq.n	8008c9a <LL_TIM_Init+0xea>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	4a0c      	ldr	r2, [pc, #48]	; (8008cc8 <LL_TIM_Init+0x118>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d105      	bne.n	8008ca6 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	7c1b      	ldrb	r3, [r3, #16]
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	6878      	ldr	r0, [r7, #4]
 8008ca2:	f7ff ff69 	bl	8008b78 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f7ff ff73 	bl	8008b92 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8008cac:	2300      	movs	r3, #0
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3710      	adds	r7, #16
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}
 8008cb6:	bf00      	nop
 8008cb8:	40010000 	.word	0x40010000
 8008cbc:	40000400 	.word	0x40000400
 8008cc0:	40000800 	.word	0x40000800
 8008cc4:	40000c00 	.word	0x40000c00
 8008cc8:	40010400 	.word	0x40010400
 8008ccc:	40014000 	.word	0x40014000
 8008cd0:	40014400 	.word	0x40014400
 8008cd4:	40014800 	.word	0x40014800
 8008cd8:	40001800 	.word	0x40001800
 8008cdc:	40001c00 	.word	0x40001c00
 8008ce0:	40002000 	.word	0x40002000

08008ce4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ce4:	b084      	sub	sp, #16
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b084      	sub	sp, #16
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	6078      	str	r0, [r7, #4]
 8008cee:	f107 001c 	add.w	r0, r7, #28
 8008cf2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d122      	bne.n	8008d42 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d00:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008d10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008d14:	687a      	ldr	r2, [r7, #4]
 8008d16:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	68db      	ldr	r3, [r3, #12]
 8008d1c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008d24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d105      	bne.n	8008d36 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	68db      	ldr	r3, [r3, #12]
 8008d2e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f001 fa58 	bl	800a1ec <USB_CoreReset>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	73fb      	strb	r3, [r7, #15]
 8008d40:	e010      	b.n	8008d64 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f001 fa4c 	bl	800a1ec <USB_CoreReset>
 8008d54:	4603      	mov	r3, r0
 8008d56:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d5c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8008d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d66:	2b01      	cmp	r3, #1
 8008d68:	d10b      	bne.n	8008d82 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	f043 0206 	orr.w	r2, r3, #6
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	f043 0220 	orr.w	r2, r3, #32
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3710      	adds	r7, #16
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d8e:	b004      	add	sp, #16
 8008d90:	4770      	bx	lr
	...

08008d94 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b087      	sub	sp, #28
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008da2:	79fb      	ldrb	r3, [r7, #7]
 8008da4:	2b02      	cmp	r3, #2
 8008da6:	d165      	bne.n	8008e74 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	4a41      	ldr	r2, [pc, #260]	; (8008eb0 <USB_SetTurnaroundTime+0x11c>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d906      	bls.n	8008dbe <USB_SetTurnaroundTime+0x2a>
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	4a40      	ldr	r2, [pc, #256]	; (8008eb4 <USB_SetTurnaroundTime+0x120>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d802      	bhi.n	8008dbe <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008db8:	230f      	movs	r3, #15
 8008dba:	617b      	str	r3, [r7, #20]
 8008dbc:	e062      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	4a3c      	ldr	r2, [pc, #240]	; (8008eb4 <USB_SetTurnaroundTime+0x120>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d906      	bls.n	8008dd4 <USB_SetTurnaroundTime+0x40>
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	4a3b      	ldr	r2, [pc, #236]	; (8008eb8 <USB_SetTurnaroundTime+0x124>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d802      	bhi.n	8008dd4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008dce:	230e      	movs	r3, #14
 8008dd0:	617b      	str	r3, [r7, #20]
 8008dd2:	e057      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	4a38      	ldr	r2, [pc, #224]	; (8008eb8 <USB_SetTurnaroundTime+0x124>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d906      	bls.n	8008dea <USB_SetTurnaroundTime+0x56>
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	4a37      	ldr	r2, [pc, #220]	; (8008ebc <USB_SetTurnaroundTime+0x128>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d802      	bhi.n	8008dea <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008de4:	230d      	movs	r3, #13
 8008de6:	617b      	str	r3, [r7, #20]
 8008de8:	e04c      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	4a33      	ldr	r2, [pc, #204]	; (8008ebc <USB_SetTurnaroundTime+0x128>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d906      	bls.n	8008e00 <USB_SetTurnaroundTime+0x6c>
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	4a32      	ldr	r2, [pc, #200]	; (8008ec0 <USB_SetTurnaroundTime+0x12c>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d802      	bhi.n	8008e00 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008dfa:	230c      	movs	r3, #12
 8008dfc:	617b      	str	r3, [r7, #20]
 8008dfe:	e041      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	4a2f      	ldr	r2, [pc, #188]	; (8008ec0 <USB_SetTurnaroundTime+0x12c>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d906      	bls.n	8008e16 <USB_SetTurnaroundTime+0x82>
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	4a2e      	ldr	r2, [pc, #184]	; (8008ec4 <USB_SetTurnaroundTime+0x130>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d802      	bhi.n	8008e16 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008e10:	230b      	movs	r3, #11
 8008e12:	617b      	str	r3, [r7, #20]
 8008e14:	e036      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	4a2a      	ldr	r2, [pc, #168]	; (8008ec4 <USB_SetTurnaroundTime+0x130>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d906      	bls.n	8008e2c <USB_SetTurnaroundTime+0x98>
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	4a29      	ldr	r2, [pc, #164]	; (8008ec8 <USB_SetTurnaroundTime+0x134>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d802      	bhi.n	8008e2c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008e26:	230a      	movs	r3, #10
 8008e28:	617b      	str	r3, [r7, #20]
 8008e2a:	e02b      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	4a26      	ldr	r2, [pc, #152]	; (8008ec8 <USB_SetTurnaroundTime+0x134>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d906      	bls.n	8008e42 <USB_SetTurnaroundTime+0xae>
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	4a25      	ldr	r2, [pc, #148]	; (8008ecc <USB_SetTurnaroundTime+0x138>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d802      	bhi.n	8008e42 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008e3c:	2309      	movs	r3, #9
 8008e3e:	617b      	str	r3, [r7, #20]
 8008e40:	e020      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	4a21      	ldr	r2, [pc, #132]	; (8008ecc <USB_SetTurnaroundTime+0x138>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d906      	bls.n	8008e58 <USB_SetTurnaroundTime+0xc4>
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	4a20      	ldr	r2, [pc, #128]	; (8008ed0 <USB_SetTurnaroundTime+0x13c>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d802      	bhi.n	8008e58 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008e52:	2308      	movs	r3, #8
 8008e54:	617b      	str	r3, [r7, #20]
 8008e56:	e015      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	4a1d      	ldr	r2, [pc, #116]	; (8008ed0 <USB_SetTurnaroundTime+0x13c>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d906      	bls.n	8008e6e <USB_SetTurnaroundTime+0xda>
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	4a1c      	ldr	r2, [pc, #112]	; (8008ed4 <USB_SetTurnaroundTime+0x140>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d802      	bhi.n	8008e6e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008e68:	2307      	movs	r3, #7
 8008e6a:	617b      	str	r3, [r7, #20]
 8008e6c:	e00a      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008e6e:	2306      	movs	r3, #6
 8008e70:	617b      	str	r3, [r7, #20]
 8008e72:	e007      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008e74:	79fb      	ldrb	r3, [r7, #7]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d102      	bne.n	8008e80 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008e7a:	2309      	movs	r3, #9
 8008e7c:	617b      	str	r3, [r7, #20]
 8008e7e:	e001      	b.n	8008e84 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008e80:	2309      	movs	r3, #9
 8008e82:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	68db      	ldr	r3, [r3, #12]
 8008e88:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	68da      	ldr	r2, [r3, #12]
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	029b      	lsls	r3, r3, #10
 8008e98:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008e9c:	431a      	orrs	r2, r3
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008ea2:	2300      	movs	r3, #0
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	371c      	adds	r7, #28
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bc80      	pop	{r7}
 8008eac:	4770      	bx	lr
 8008eae:	bf00      	nop
 8008eb0:	00d8acbf 	.word	0x00d8acbf
 8008eb4:	00e4e1bf 	.word	0x00e4e1bf
 8008eb8:	00f423ff 	.word	0x00f423ff
 8008ebc:	0106737f 	.word	0x0106737f
 8008ec0:	011a499f 	.word	0x011a499f
 8008ec4:	01312cff 	.word	0x01312cff
 8008ec8:	014ca43f 	.word	0x014ca43f
 8008ecc:	016e35ff 	.word	0x016e35ff
 8008ed0:	01a6ab1f 	.word	0x01a6ab1f
 8008ed4:	01e847ff 	.word	0x01e847ff

08008ed8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b083      	sub	sp, #12
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	689b      	ldr	r3, [r3, #8]
 8008ee4:	f043 0201 	orr.w	r2, r3, #1
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	370c      	adds	r7, #12
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bc80      	pop	{r7}
 8008ef6:	4770      	bx	lr

08008ef8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b083      	sub	sp, #12
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	f023 0201 	bic.w	r2, r3, #1
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008f0c:	2300      	movs	r3, #0
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	370c      	adds	r7, #12
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bc80      	pop	{r7}
 8008f16:	4770      	bx	lr

08008f18 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	460b      	mov	r3, r1
 8008f22:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008f30:	78fb      	ldrb	r3, [r7, #3]
 8008f32:	2b01      	cmp	r3, #1
 8008f34:	d106      	bne.n	8008f44 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	68db      	ldr	r3, [r3, #12]
 8008f3a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	60da      	str	r2, [r3, #12]
 8008f42:	e00b      	b.n	8008f5c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008f44:	78fb      	ldrb	r3, [r7, #3]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d106      	bne.n	8008f58 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	60da      	str	r2, [r3, #12]
 8008f56:	e001      	b.n	8008f5c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008f58:	2301      	movs	r3, #1
 8008f5a:	e003      	b.n	8008f64 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008f5c:	2032      	movs	r0, #50	; 0x32
 8008f5e:	f7f8 fde5 	bl	8001b2c <HAL_Delay>

  return HAL_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3708      	adds	r7, #8
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f6c:	b084      	sub	sp, #16
 8008f6e:	b580      	push	{r7, lr}
 8008f70:	b086      	sub	sp, #24
 8008f72:	af00      	add	r7, sp, #0
 8008f74:	6078      	str	r0, [r7, #4]
 8008f76:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008f7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008f86:	2300      	movs	r3, #0
 8008f88:	613b      	str	r3, [r7, #16]
 8008f8a:	e009      	b.n	8008fa0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008f8c:	687a      	ldr	r2, [r7, #4]
 8008f8e:	693b      	ldr	r3, [r7, #16]
 8008f90:	3340      	adds	r3, #64	; 0x40
 8008f92:	009b      	lsls	r3, r3, #2
 8008f94:	4413      	add	r3, r2
 8008f96:	2200      	movs	r2, #0
 8008f98:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	3301      	adds	r3, #1
 8008f9e:	613b      	str	r3, [r7, #16]
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	2b0e      	cmp	r3, #14
 8008fa4:	d9f2      	bls.n	8008f8c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008fa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d112      	bne.n	8008fd2 <USB_DevInit+0x66>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fb0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fbc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	639a      	str	r2, [r3, #56]	; 0x38
 8008fd0:	e00b      	b.n	8008fea <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fd6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fe2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ffc:	4619      	mov	r1, r3
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009004:	461a      	mov	r2, r3
 8009006:	680b      	ldr	r3, [r1, #0]
 8009008:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800900a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800900c:	2b01      	cmp	r3, #1
 800900e:	d10c      	bne.n	800902a <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009012:	2b00      	cmp	r3, #0
 8009014:	d104      	bne.n	8009020 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009016:	2100      	movs	r1, #0
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 f95d 	bl	80092d8 <USB_SetDevSpeed>
 800901e:	e008      	b.n	8009032 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009020:	2101      	movs	r1, #1
 8009022:	6878      	ldr	r0, [r7, #4]
 8009024:	f000 f958 	bl	80092d8 <USB_SetDevSpeed>
 8009028:	e003      	b.n	8009032 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800902a:	2103      	movs	r1, #3
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f000 f953 	bl	80092d8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009032:	2110      	movs	r1, #16
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f000 f90b 	bl	8009250 <USB_FlushTxFifo>
 800903a:	4603      	mov	r3, r0
 800903c:	2b00      	cmp	r3, #0
 800903e:	d001      	beq.n	8009044 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 8009040:	2301      	movs	r3, #1
 8009042:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009044:	6878      	ldr	r0, [r7, #4]
 8009046:	f000 f927 	bl	8009298 <USB_FlushRxFifo>
 800904a:	4603      	mov	r3, r0
 800904c:	2b00      	cmp	r3, #0
 800904e:	d001      	beq.n	8009054 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 8009050:	2301      	movs	r3, #1
 8009052:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800905a:	461a      	mov	r2, r3
 800905c:	2300      	movs	r3, #0
 800905e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009066:	461a      	mov	r2, r3
 8009068:	2300      	movs	r3, #0
 800906a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009072:	461a      	mov	r2, r3
 8009074:	2300      	movs	r3, #0
 8009076:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009078:	2300      	movs	r3, #0
 800907a:	613b      	str	r3, [r7, #16]
 800907c:	e043      	b.n	8009106 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800907e:	693b      	ldr	r3, [r7, #16]
 8009080:	015a      	lsls	r2, r3, #5
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	4413      	add	r3, r2
 8009086:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009090:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009094:	d118      	bne.n	80090c8 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10a      	bne.n	80090b2 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	015a      	lsls	r2, r3, #5
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	4413      	add	r3, r2
 80090a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090a8:	461a      	mov	r2, r3
 80090aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80090ae:	6013      	str	r3, [r2, #0]
 80090b0:	e013      	b.n	80090da <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	015a      	lsls	r2, r3, #5
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	4413      	add	r3, r2
 80090ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090be:	461a      	mov	r2, r3
 80090c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80090c4:	6013      	str	r3, [r2, #0]
 80090c6:	e008      	b.n	80090da <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	015a      	lsls	r2, r3, #5
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	4413      	add	r3, r2
 80090d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090d4:	461a      	mov	r2, r3
 80090d6:	2300      	movs	r3, #0
 80090d8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	015a      	lsls	r2, r3, #5
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	4413      	add	r3, r2
 80090e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090e6:	461a      	mov	r2, r3
 80090e8:	2300      	movs	r3, #0
 80090ea:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	015a      	lsls	r2, r3, #5
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	4413      	add	r3, r2
 80090f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090f8:	461a      	mov	r2, r3
 80090fa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80090fe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	3301      	adds	r3, #1
 8009104:	613b      	str	r3, [r7, #16]
 8009106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009108:	693a      	ldr	r2, [r7, #16]
 800910a:	429a      	cmp	r2, r3
 800910c:	d3b7      	bcc.n	800907e <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800910e:	2300      	movs	r3, #0
 8009110:	613b      	str	r3, [r7, #16]
 8009112:	e043      	b.n	800919c <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	015a      	lsls	r2, r3, #5
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	4413      	add	r3, r2
 800911c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009126:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800912a:	d118      	bne.n	800915e <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d10a      	bne.n	8009148 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	015a      	lsls	r2, r3, #5
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	4413      	add	r3, r2
 800913a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800913e:	461a      	mov	r2, r3
 8009140:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009144:	6013      	str	r3, [r2, #0]
 8009146:	e013      	b.n	8009170 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	015a      	lsls	r2, r3, #5
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	4413      	add	r3, r2
 8009150:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009154:	461a      	mov	r2, r3
 8009156:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800915a:	6013      	str	r3, [r2, #0]
 800915c:	e008      	b.n	8009170 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	015a      	lsls	r2, r3, #5
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	4413      	add	r3, r2
 8009166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800916a:	461a      	mov	r2, r3
 800916c:	2300      	movs	r3, #0
 800916e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	015a      	lsls	r2, r3, #5
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	4413      	add	r3, r2
 8009178:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800917c:	461a      	mov	r2, r3
 800917e:	2300      	movs	r3, #0
 8009180:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	015a      	lsls	r2, r3, #5
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	4413      	add	r3, r2
 800918a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800918e:	461a      	mov	r2, r3
 8009190:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009194:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	3301      	adds	r3, #1
 800919a:	613b      	str	r3, [r7, #16]
 800919c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800919e:	693a      	ldr	r2, [r7, #16]
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d3b7      	bcc.n	8009114 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091aa:	691b      	ldr	r3, [r3, #16]
 80091ac:	68fa      	ldr	r2, [r7, #12]
 80091ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091b6:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 80091b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d111      	bne.n	80091e2 <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091c4:	461a      	mov	r2, r3
 80091c6:	4b20      	ldr	r3, [pc, #128]	; (8009248 <USB_DevInit+0x2dc>)
 80091c8:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091d2:	68fa      	ldr	r2, [r7, #12]
 80091d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80091d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091dc:	f043 0303 	orr.w	r3, r3, #3
 80091e0:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80091ee:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80091f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d105      	bne.n	8009202 <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	699b      	ldr	r3, [r3, #24]
 80091fa:	f043 0210 	orr.w	r2, r3, #16
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	699a      	ldr	r2, [r3, #24]
 8009206:	4b11      	ldr	r3, [pc, #68]	; (800924c <USB_DevInit+0x2e0>)
 8009208:	4313      	orrs	r3, r2
 800920a:	687a      	ldr	r2, [r7, #4]
 800920c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800920e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009210:	2b00      	cmp	r3, #0
 8009212:	d005      	beq.n	8009220 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	699b      	ldr	r3, [r3, #24]
 8009218:	f043 0208 	orr.w	r2, r3, #8
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009222:	2b01      	cmp	r3, #1
 8009224:	d107      	bne.n	8009236 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	699b      	ldr	r3, [r3, #24]
 800922a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800922e:	f043 0304 	orr.w	r3, r3, #4
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009236:	7dfb      	ldrb	r3, [r7, #23]
}
 8009238:	4618      	mov	r0, r3
 800923a:	3718      	adds	r7, #24
 800923c:	46bd      	mov	sp, r7
 800923e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009242:	b004      	add	sp, #16
 8009244:	4770      	bx	lr
 8009246:	bf00      	nop
 8009248:	00800100 	.word	0x00800100
 800924c:	803c3800 	.word	0x803c3800

08009250 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009250:	b480      	push	{r7}
 8009252:	b085      	sub	sp, #20
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800925a:	2300      	movs	r3, #0
 800925c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	019b      	lsls	r3, r3, #6
 8009262:	f043 0220 	orr.w	r2, r3, #32
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	3301      	adds	r3, #1
 800926e:	60fb      	str	r3, [r7, #12]
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	4a08      	ldr	r2, [pc, #32]	; (8009294 <USB_FlushTxFifo+0x44>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d901      	bls.n	800927c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009278:	2303      	movs	r3, #3
 800927a:	e006      	b.n	800928a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	691b      	ldr	r3, [r3, #16]
 8009280:	f003 0320 	and.w	r3, r3, #32
 8009284:	2b20      	cmp	r3, #32
 8009286:	d0f0      	beq.n	800926a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009288:	2300      	movs	r3, #0
}
 800928a:	4618      	mov	r0, r3
 800928c:	3714      	adds	r7, #20
 800928e:	46bd      	mov	sp, r7
 8009290:	bc80      	pop	{r7}
 8009292:	4770      	bx	lr
 8009294:	00030d40 	.word	0x00030d40

08009298 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009298:	b480      	push	{r7}
 800929a:	b085      	sub	sp, #20
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80092a0:	2300      	movs	r3, #0
 80092a2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2210      	movs	r2, #16
 80092a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	3301      	adds	r3, #1
 80092ae:	60fb      	str	r3, [r7, #12]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	4a08      	ldr	r2, [pc, #32]	; (80092d4 <USB_FlushRxFifo+0x3c>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d901      	bls.n	80092bc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80092b8:	2303      	movs	r3, #3
 80092ba:	e006      	b.n	80092ca <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	f003 0310 	and.w	r3, r3, #16
 80092c4:	2b10      	cmp	r3, #16
 80092c6:	d0f0      	beq.n	80092aa <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80092c8:	2300      	movs	r3, #0
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3714      	adds	r7, #20
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bc80      	pop	{r7}
 80092d2:	4770      	bx	lr
 80092d4:	00030d40 	.word	0x00030d40

080092d8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80092d8:	b480      	push	{r7}
 80092da:	b085      	sub	sp, #20
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
 80092e0:	460b      	mov	r3, r1
 80092e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092ee:	681a      	ldr	r2, [r3, #0]
 80092f0:	78fb      	ldrb	r3, [r7, #3]
 80092f2:	68f9      	ldr	r1, [r7, #12]
 80092f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80092f8:	4313      	orrs	r3, r2
 80092fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3714      	adds	r7, #20
 8009302:	46bd      	mov	sp, r7
 8009304:	bc80      	pop	{r7}
 8009306:	4770      	bx	lr

08009308 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009308:	b480      	push	{r7}
 800930a:	b087      	sub	sp, #28
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	f003 0306 	and.w	r3, r3, #6
 8009320:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d102      	bne.n	800932e <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009328:	2300      	movs	r3, #0
 800932a:	75fb      	strb	r3, [r7, #23]
 800932c:	e00a      	b.n	8009344 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2b02      	cmp	r3, #2
 8009332:	d002      	beq.n	800933a <USB_GetDevSpeed+0x32>
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	2b06      	cmp	r3, #6
 8009338:	d102      	bne.n	8009340 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800933a:	2302      	movs	r3, #2
 800933c:	75fb      	strb	r3, [r7, #23]
 800933e:	e001      	b.n	8009344 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009340:	230f      	movs	r3, #15
 8009342:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009344:	7dfb      	ldrb	r3, [r7, #23]
}
 8009346:	4618      	mov	r0, r3
 8009348:	371c      	adds	r7, #28
 800934a:	46bd      	mov	sp, r7
 800934c:	bc80      	pop	{r7}
 800934e:	4770      	bx	lr

08009350 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009350:	b480      	push	{r7}
 8009352:	b085      	sub	sp, #20
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
 8009358:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	781b      	ldrb	r3, [r3, #0]
 8009362:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	785b      	ldrb	r3, [r3, #1]
 8009368:	2b01      	cmp	r3, #1
 800936a:	d13a      	bne.n	80093e2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009372:	69da      	ldr	r2, [r3, #28]
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	f003 030f 	and.w	r3, r3, #15
 800937c:	2101      	movs	r1, #1
 800937e:	fa01 f303 	lsl.w	r3, r1, r3
 8009382:	b29b      	uxth	r3, r3
 8009384:	68f9      	ldr	r1, [r7, #12]
 8009386:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800938a:	4313      	orrs	r3, r2
 800938c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	015a      	lsls	r2, r3, #5
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	4413      	add	r3, r2
 8009396:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d155      	bne.n	8009450 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	015a      	lsls	r2, r3, #5
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	4413      	add	r3, r2
 80093ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093b0:	681a      	ldr	r2, [r3, #0]
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	689b      	ldr	r3, [r3, #8]
 80093b6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	78db      	ldrb	r3, [r3, #3]
 80093be:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80093c0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	059b      	lsls	r3, r3, #22
 80093c6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80093c8:	4313      	orrs	r3, r2
 80093ca:	68ba      	ldr	r2, [r7, #8]
 80093cc:	0151      	lsls	r1, r2, #5
 80093ce:	68fa      	ldr	r2, [r7, #12]
 80093d0:	440a      	add	r2, r1
 80093d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80093de:	6013      	str	r3, [r2, #0]
 80093e0:	e036      	b.n	8009450 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093e8:	69da      	ldr	r2, [r3, #28]
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	f003 030f 	and.w	r3, r3, #15
 80093f2:	2101      	movs	r1, #1
 80093f4:	fa01 f303 	lsl.w	r3, r1, r3
 80093f8:	041b      	lsls	r3, r3, #16
 80093fa:	68f9      	ldr	r1, [r7, #12]
 80093fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009400:	4313      	orrs	r3, r2
 8009402:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	015a      	lsls	r2, r3, #5
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	4413      	add	r3, r2
 800940c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009416:	2b00      	cmp	r3, #0
 8009418:	d11a      	bne.n	8009450 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	015a      	lsls	r2, r3, #5
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	4413      	add	r3, r2
 8009422:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009426:	681a      	ldr	r2, [r3, #0]
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	78db      	ldrb	r3, [r3, #3]
 8009434:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009436:	430b      	orrs	r3, r1
 8009438:	4313      	orrs	r3, r2
 800943a:	68ba      	ldr	r2, [r7, #8]
 800943c:	0151      	lsls	r1, r2, #5
 800943e:	68fa      	ldr	r2, [r7, #12]
 8009440:	440a      	add	r2, r1
 8009442:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009446:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800944a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800944e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009450:	2300      	movs	r3, #0
}
 8009452:	4618      	mov	r0, r3
 8009454:	3714      	adds	r7, #20
 8009456:	46bd      	mov	sp, r7
 8009458:	bc80      	pop	{r7}
 800945a:	4770      	bx	lr

0800945c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800945c:	b480      	push	{r7}
 800945e:	b085      	sub	sp, #20
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	781b      	ldrb	r3, [r3, #0]
 800946e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	785b      	ldrb	r3, [r3, #1]
 8009474:	2b01      	cmp	r3, #1
 8009476:	d135      	bne.n	80094e4 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800947e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	781b      	ldrb	r3, [r3, #0]
 8009484:	f003 030f 	and.w	r3, r3, #15
 8009488:	2101      	movs	r1, #1
 800948a:	fa01 f303 	lsl.w	r3, r1, r3
 800948e:	b29b      	uxth	r3, r3
 8009490:	43db      	mvns	r3, r3
 8009492:	68f9      	ldr	r1, [r7, #12]
 8009494:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009498:	4013      	ands	r3, r2
 800949a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094a2:	69da      	ldr	r2, [r3, #28]
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	f003 030f 	and.w	r3, r3, #15
 80094ac:	2101      	movs	r1, #1
 80094ae:	fa01 f303 	lsl.w	r3, r1, r3
 80094b2:	b29b      	uxth	r3, r3
 80094b4:	43db      	mvns	r3, r3
 80094b6:	68f9      	ldr	r1, [r7, #12]
 80094b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094bc:	4013      	ands	r3, r2
 80094be:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	015a      	lsls	r2, r3, #5
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	4413      	add	r3, r2
 80094c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	0159      	lsls	r1, r3, #5
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	440b      	add	r3, r1
 80094d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094da:	4619      	mov	r1, r3
 80094dc:	4b1f      	ldr	r3, [pc, #124]	; (800955c <USB_DeactivateEndpoint+0x100>)
 80094de:	4013      	ands	r3, r2
 80094e0:	600b      	str	r3, [r1, #0]
 80094e2:	e034      	b.n	800954e <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	f003 030f 	and.w	r3, r3, #15
 80094f4:	2101      	movs	r1, #1
 80094f6:	fa01 f303 	lsl.w	r3, r1, r3
 80094fa:	041b      	lsls	r3, r3, #16
 80094fc:	43db      	mvns	r3, r3
 80094fe:	68f9      	ldr	r1, [r7, #12]
 8009500:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009504:	4013      	ands	r3, r2
 8009506:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800950e:	69da      	ldr	r2, [r3, #28]
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	781b      	ldrb	r3, [r3, #0]
 8009514:	f003 030f 	and.w	r3, r3, #15
 8009518:	2101      	movs	r1, #1
 800951a:	fa01 f303 	lsl.w	r3, r1, r3
 800951e:	041b      	lsls	r3, r3, #16
 8009520:	43db      	mvns	r3, r3
 8009522:	68f9      	ldr	r1, [r7, #12]
 8009524:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009528:	4013      	ands	r3, r2
 800952a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	015a      	lsls	r2, r3, #5
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	4413      	add	r3, r2
 8009534:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009538:	681a      	ldr	r2, [r3, #0]
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	0159      	lsls	r1, r3, #5
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	440b      	add	r3, r1
 8009542:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009546:	4619      	mov	r1, r3
 8009548:	4b05      	ldr	r3, [pc, #20]	; (8009560 <USB_DeactivateEndpoint+0x104>)
 800954a:	4013      	ands	r3, r2
 800954c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	3714      	adds	r7, #20
 8009554:	46bd      	mov	sp, r7
 8009556:	bc80      	pop	{r7}
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop
 800955c:	ec337800 	.word	0xec337800
 8009560:	eff37800 	.word	0xeff37800

08009564 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b08a      	sub	sp, #40	; 0x28
 8009568:	af02      	add	r7, sp, #8
 800956a:	60f8      	str	r0, [r7, #12]
 800956c:	60b9      	str	r1, [r7, #8]
 800956e:	4613      	mov	r3, r2
 8009570:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	785b      	ldrb	r3, [r3, #1]
 8009580:	2b01      	cmp	r3, #1
 8009582:	f040 815c 	bne.w	800983e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	695b      	ldr	r3, [r3, #20]
 800958a:	2b00      	cmp	r3, #0
 800958c:	d132      	bne.n	80095f4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800958e:	69bb      	ldr	r3, [r7, #24]
 8009590:	015a      	lsls	r2, r3, #5
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	4413      	add	r3, r2
 8009596:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800959a:	691b      	ldr	r3, [r3, #16]
 800959c:	69ba      	ldr	r2, [r7, #24]
 800959e:	0151      	lsls	r1, r2, #5
 80095a0:	69fa      	ldr	r2, [r7, #28]
 80095a2:	440a      	add	r2, r1
 80095a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095a8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80095ac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80095b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80095b2:	69bb      	ldr	r3, [r7, #24]
 80095b4:	015a      	lsls	r2, r3, #5
 80095b6:	69fb      	ldr	r3, [r7, #28]
 80095b8:	4413      	add	r3, r2
 80095ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095be:	691b      	ldr	r3, [r3, #16]
 80095c0:	69ba      	ldr	r2, [r7, #24]
 80095c2:	0151      	lsls	r1, r2, #5
 80095c4:	69fa      	ldr	r2, [r7, #28]
 80095c6:	440a      	add	r2, r1
 80095c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80095d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80095d2:	69bb      	ldr	r3, [r7, #24]
 80095d4:	015a      	lsls	r2, r3, #5
 80095d6:	69fb      	ldr	r3, [r7, #28]
 80095d8:	4413      	add	r3, r2
 80095da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095de:	691b      	ldr	r3, [r3, #16]
 80095e0:	69ba      	ldr	r2, [r7, #24]
 80095e2:	0151      	lsls	r1, r2, #5
 80095e4:	69fa      	ldr	r2, [r7, #28]
 80095e6:	440a      	add	r2, r1
 80095e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095ec:	0cdb      	lsrs	r3, r3, #19
 80095ee:	04db      	lsls	r3, r3, #19
 80095f0:	6113      	str	r3, [r2, #16]
 80095f2:	e074      	b.n	80096de <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80095f4:	69bb      	ldr	r3, [r7, #24]
 80095f6:	015a      	lsls	r2, r3, #5
 80095f8:	69fb      	ldr	r3, [r7, #28]
 80095fa:	4413      	add	r3, r2
 80095fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009600:	691b      	ldr	r3, [r3, #16]
 8009602:	69ba      	ldr	r2, [r7, #24]
 8009604:	0151      	lsls	r1, r2, #5
 8009606:	69fa      	ldr	r2, [r7, #28]
 8009608:	440a      	add	r2, r1
 800960a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800960e:	0cdb      	lsrs	r3, r3, #19
 8009610:	04db      	lsls	r3, r3, #19
 8009612:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009614:	69bb      	ldr	r3, [r7, #24]
 8009616:	015a      	lsls	r2, r3, #5
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	4413      	add	r3, r2
 800961c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009620:	691b      	ldr	r3, [r3, #16]
 8009622:	69ba      	ldr	r2, [r7, #24]
 8009624:	0151      	lsls	r1, r2, #5
 8009626:	69fa      	ldr	r2, [r7, #28]
 8009628:	440a      	add	r2, r1
 800962a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800962e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009632:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009636:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	015a      	lsls	r2, r3, #5
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	4413      	add	r3, r2
 8009640:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009644:	691a      	ldr	r2, [r3, #16]
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	6959      	ldr	r1, [r3, #20]
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	689b      	ldr	r3, [r3, #8]
 800964e:	440b      	add	r3, r1
 8009650:	1e59      	subs	r1, r3, #1
 8009652:	68bb      	ldr	r3, [r7, #8]
 8009654:	689b      	ldr	r3, [r3, #8]
 8009656:	fbb1 f3f3 	udiv	r3, r1, r3
 800965a:	04d9      	lsls	r1, r3, #19
 800965c:	4b9d      	ldr	r3, [pc, #628]	; (80098d4 <USB_EPStartXfer+0x370>)
 800965e:	400b      	ands	r3, r1
 8009660:	69b9      	ldr	r1, [r7, #24]
 8009662:	0148      	lsls	r0, r1, #5
 8009664:	69f9      	ldr	r1, [r7, #28]
 8009666:	4401      	add	r1, r0
 8009668:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800966c:	4313      	orrs	r3, r2
 800966e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009670:	69bb      	ldr	r3, [r7, #24]
 8009672:	015a      	lsls	r2, r3, #5
 8009674:	69fb      	ldr	r3, [r7, #28]
 8009676:	4413      	add	r3, r2
 8009678:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800967c:	691a      	ldr	r2, [r3, #16]
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	695b      	ldr	r3, [r3, #20]
 8009682:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009686:	69b9      	ldr	r1, [r7, #24]
 8009688:	0148      	lsls	r0, r1, #5
 800968a:	69f9      	ldr	r1, [r7, #28]
 800968c:	4401      	add	r1, r0
 800968e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009692:	4313      	orrs	r3, r2
 8009694:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	78db      	ldrb	r3, [r3, #3]
 800969a:	2b01      	cmp	r3, #1
 800969c:	d11f      	bne.n	80096de <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	015a      	lsls	r2, r3, #5
 80096a2:	69fb      	ldr	r3, [r7, #28]
 80096a4:	4413      	add	r3, r2
 80096a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096aa:	691b      	ldr	r3, [r3, #16]
 80096ac:	69ba      	ldr	r2, [r7, #24]
 80096ae:	0151      	lsls	r1, r2, #5
 80096b0:	69fa      	ldr	r2, [r7, #28]
 80096b2:	440a      	add	r2, r1
 80096b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096b8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80096bc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80096be:	69bb      	ldr	r3, [r7, #24]
 80096c0:	015a      	lsls	r2, r3, #5
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	4413      	add	r3, r2
 80096c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096ca:	691b      	ldr	r3, [r3, #16]
 80096cc:	69ba      	ldr	r2, [r7, #24]
 80096ce:	0151      	lsls	r1, r2, #5
 80096d0:	69fa      	ldr	r2, [r7, #28]
 80096d2:	440a      	add	r2, r1
 80096d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80096dc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80096de:	79fb      	ldrb	r3, [r7, #7]
 80096e0:	2b01      	cmp	r3, #1
 80096e2:	d14b      	bne.n	800977c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80096e4:	68bb      	ldr	r3, [r7, #8]
 80096e6:	691b      	ldr	r3, [r3, #16]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d009      	beq.n	8009700 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80096ec:	69bb      	ldr	r3, [r7, #24]
 80096ee:	015a      	lsls	r2, r3, #5
 80096f0:	69fb      	ldr	r3, [r7, #28]
 80096f2:	4413      	add	r3, r2
 80096f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096f8:	461a      	mov	r2, r3
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	691b      	ldr	r3, [r3, #16]
 80096fe:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009700:	68bb      	ldr	r3, [r7, #8]
 8009702:	78db      	ldrb	r3, [r3, #3]
 8009704:	2b01      	cmp	r3, #1
 8009706:	d128      	bne.n	800975a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009708:	69fb      	ldr	r3, [r7, #28]
 800970a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009714:	2b00      	cmp	r3, #0
 8009716:	d110      	bne.n	800973a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009718:	69bb      	ldr	r3, [r7, #24]
 800971a:	015a      	lsls	r2, r3, #5
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	4413      	add	r3, r2
 8009720:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	69ba      	ldr	r2, [r7, #24]
 8009728:	0151      	lsls	r1, r2, #5
 800972a:	69fa      	ldr	r2, [r7, #28]
 800972c:	440a      	add	r2, r1
 800972e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009732:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009736:	6013      	str	r3, [r2, #0]
 8009738:	e00f      	b.n	800975a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800973a:	69bb      	ldr	r3, [r7, #24]
 800973c:	015a      	lsls	r2, r3, #5
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	4413      	add	r3, r2
 8009742:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	69ba      	ldr	r2, [r7, #24]
 800974a:	0151      	lsls	r1, r2, #5
 800974c:	69fa      	ldr	r2, [r7, #28]
 800974e:	440a      	add	r2, r1
 8009750:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009758:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	015a      	lsls	r2, r3, #5
 800975e:	69fb      	ldr	r3, [r7, #28]
 8009760:	4413      	add	r3, r2
 8009762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	69ba      	ldr	r2, [r7, #24]
 800976a:	0151      	lsls	r1, r2, #5
 800976c:	69fa      	ldr	r2, [r7, #28]
 800976e:	440a      	add	r2, r1
 8009770:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009774:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009778:	6013      	str	r3, [r2, #0]
 800977a:	e12f      	b.n	80099dc <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	015a      	lsls	r2, r3, #5
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	4413      	add	r3, r2
 8009784:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	69ba      	ldr	r2, [r7, #24]
 800978c:	0151      	lsls	r1, r2, #5
 800978e:	69fa      	ldr	r2, [r7, #28]
 8009790:	440a      	add	r2, r1
 8009792:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009796:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800979a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	78db      	ldrb	r3, [r3, #3]
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d015      	beq.n	80097d0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80097a4:	68bb      	ldr	r3, [r7, #8]
 80097a6:	695b      	ldr	r3, [r3, #20]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	f000 8117 	beq.w	80099dc <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80097ae:	69fb      	ldr	r3, [r7, #28]
 80097b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	f003 030f 	and.w	r3, r3, #15
 80097be:	2101      	movs	r1, #1
 80097c0:	fa01 f303 	lsl.w	r3, r1, r3
 80097c4:	69f9      	ldr	r1, [r7, #28]
 80097c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80097ca:	4313      	orrs	r3, r2
 80097cc:	634b      	str	r3, [r1, #52]	; 0x34
 80097ce:	e105      	b.n	80099dc <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097d0:	69fb      	ldr	r3, [r7, #28]
 80097d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d110      	bne.n	8009802 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80097e0:	69bb      	ldr	r3, [r7, #24]
 80097e2:	015a      	lsls	r2, r3, #5
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	4413      	add	r3, r2
 80097e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	69ba      	ldr	r2, [r7, #24]
 80097f0:	0151      	lsls	r1, r2, #5
 80097f2:	69fa      	ldr	r2, [r7, #28]
 80097f4:	440a      	add	r2, r1
 80097f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80097fe:	6013      	str	r3, [r2, #0]
 8009800:	e00f      	b.n	8009822 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	015a      	lsls	r2, r3, #5
 8009806:	69fb      	ldr	r3, [r7, #28]
 8009808:	4413      	add	r3, r2
 800980a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	69ba      	ldr	r2, [r7, #24]
 8009812:	0151      	lsls	r1, r2, #5
 8009814:	69fa      	ldr	r2, [r7, #28]
 8009816:	440a      	add	r2, r1
 8009818:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800981c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009820:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	68d9      	ldr	r1, [r3, #12]
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	781a      	ldrb	r2, [r3, #0]
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	695b      	ldr	r3, [r3, #20]
 800982e:	b298      	uxth	r0, r3
 8009830:	79fb      	ldrb	r3, [r7, #7]
 8009832:	9300      	str	r3, [sp, #0]
 8009834:	4603      	mov	r3, r0
 8009836:	68f8      	ldr	r0, [r7, #12]
 8009838:	f000 fa2a 	bl	8009c90 <USB_WritePacket>
 800983c:	e0ce      	b.n	80099dc <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800983e:	69bb      	ldr	r3, [r7, #24]
 8009840:	015a      	lsls	r2, r3, #5
 8009842:	69fb      	ldr	r3, [r7, #28]
 8009844:	4413      	add	r3, r2
 8009846:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800984a:	691b      	ldr	r3, [r3, #16]
 800984c:	69ba      	ldr	r2, [r7, #24]
 800984e:	0151      	lsls	r1, r2, #5
 8009850:	69fa      	ldr	r2, [r7, #28]
 8009852:	440a      	add	r2, r1
 8009854:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009858:	0cdb      	lsrs	r3, r3, #19
 800985a:	04db      	lsls	r3, r3, #19
 800985c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800985e:	69bb      	ldr	r3, [r7, #24]
 8009860:	015a      	lsls	r2, r3, #5
 8009862:	69fb      	ldr	r3, [r7, #28]
 8009864:	4413      	add	r3, r2
 8009866:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800986a:	691b      	ldr	r3, [r3, #16]
 800986c:	69ba      	ldr	r2, [r7, #24]
 800986e:	0151      	lsls	r1, r2, #5
 8009870:	69fa      	ldr	r2, [r7, #28]
 8009872:	440a      	add	r2, r1
 8009874:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009878:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800987c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009880:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	695b      	ldr	r3, [r3, #20]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d126      	bne.n	80098d8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	015a      	lsls	r2, r3, #5
 800988e:	69fb      	ldr	r3, [r7, #28]
 8009890:	4413      	add	r3, r2
 8009892:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009896:	691a      	ldr	r2, [r3, #16]
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	689b      	ldr	r3, [r3, #8]
 800989c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098a0:	69b9      	ldr	r1, [r7, #24]
 80098a2:	0148      	lsls	r0, r1, #5
 80098a4:	69f9      	ldr	r1, [r7, #28]
 80098a6:	4401      	add	r1, r0
 80098a8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80098ac:	4313      	orrs	r3, r2
 80098ae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80098b0:	69bb      	ldr	r3, [r7, #24]
 80098b2:	015a      	lsls	r2, r3, #5
 80098b4:	69fb      	ldr	r3, [r7, #28]
 80098b6:	4413      	add	r3, r2
 80098b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098bc:	691b      	ldr	r3, [r3, #16]
 80098be:	69ba      	ldr	r2, [r7, #24]
 80098c0:	0151      	lsls	r1, r2, #5
 80098c2:	69fa      	ldr	r2, [r7, #28]
 80098c4:	440a      	add	r2, r1
 80098c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80098ce:	6113      	str	r3, [r2, #16]
 80098d0:	e036      	b.n	8009940 <USB_EPStartXfer+0x3dc>
 80098d2:	bf00      	nop
 80098d4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	695a      	ldr	r2, [r3, #20]
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	689b      	ldr	r3, [r3, #8]
 80098e0:	4413      	add	r3, r2
 80098e2:	1e5a      	subs	r2, r3, #1
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	689b      	ldr	r3, [r3, #8]
 80098e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80098ec:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80098ee:	69bb      	ldr	r3, [r7, #24]
 80098f0:	015a      	lsls	r2, r3, #5
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	4413      	add	r3, r2
 80098f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098fa:	691a      	ldr	r2, [r3, #16]
 80098fc:	8afb      	ldrh	r3, [r7, #22]
 80098fe:	04d9      	lsls	r1, r3, #19
 8009900:	4b39      	ldr	r3, [pc, #228]	; (80099e8 <USB_EPStartXfer+0x484>)
 8009902:	400b      	ands	r3, r1
 8009904:	69b9      	ldr	r1, [r7, #24]
 8009906:	0148      	lsls	r0, r1, #5
 8009908:	69f9      	ldr	r1, [r7, #28]
 800990a:	4401      	add	r1, r0
 800990c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009910:	4313      	orrs	r3, r2
 8009912:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009914:	69bb      	ldr	r3, [r7, #24]
 8009916:	015a      	lsls	r2, r3, #5
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	4413      	add	r3, r2
 800991c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009920:	691a      	ldr	r2, [r3, #16]
 8009922:	68bb      	ldr	r3, [r7, #8]
 8009924:	689b      	ldr	r3, [r3, #8]
 8009926:	8af9      	ldrh	r1, [r7, #22]
 8009928:	fb01 f303 	mul.w	r3, r1, r3
 800992c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009930:	69b9      	ldr	r1, [r7, #24]
 8009932:	0148      	lsls	r0, r1, #5
 8009934:	69f9      	ldr	r1, [r7, #28]
 8009936:	4401      	add	r1, r0
 8009938:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800993c:	4313      	orrs	r3, r2
 800993e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009940:	79fb      	ldrb	r3, [r7, #7]
 8009942:	2b01      	cmp	r3, #1
 8009944:	d10d      	bne.n	8009962 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009946:	68bb      	ldr	r3, [r7, #8]
 8009948:	68db      	ldr	r3, [r3, #12]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d009      	beq.n	8009962 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	68d9      	ldr	r1, [r3, #12]
 8009952:	69bb      	ldr	r3, [r7, #24]
 8009954:	015a      	lsls	r2, r3, #5
 8009956:	69fb      	ldr	r3, [r7, #28]
 8009958:	4413      	add	r3, r2
 800995a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800995e:	460a      	mov	r2, r1
 8009960:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009962:	68bb      	ldr	r3, [r7, #8]
 8009964:	78db      	ldrb	r3, [r3, #3]
 8009966:	2b01      	cmp	r3, #1
 8009968:	d128      	bne.n	80099bc <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800996a:	69fb      	ldr	r3, [r7, #28]
 800996c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009970:	689b      	ldr	r3, [r3, #8]
 8009972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009976:	2b00      	cmp	r3, #0
 8009978:	d110      	bne.n	800999c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800997a:	69bb      	ldr	r3, [r7, #24]
 800997c:	015a      	lsls	r2, r3, #5
 800997e:	69fb      	ldr	r3, [r7, #28]
 8009980:	4413      	add	r3, r2
 8009982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	69ba      	ldr	r2, [r7, #24]
 800998a:	0151      	lsls	r1, r2, #5
 800998c:	69fa      	ldr	r2, [r7, #28]
 800998e:	440a      	add	r2, r1
 8009990:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009994:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009998:	6013      	str	r3, [r2, #0]
 800999a:	e00f      	b.n	80099bc <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800999c:	69bb      	ldr	r3, [r7, #24]
 800999e:	015a      	lsls	r2, r3, #5
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	4413      	add	r3, r2
 80099a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	69ba      	ldr	r2, [r7, #24]
 80099ac:	0151      	lsls	r1, r2, #5
 80099ae:	69fa      	ldr	r2, [r7, #28]
 80099b0:	440a      	add	r2, r1
 80099b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099ba:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80099bc:	69bb      	ldr	r3, [r7, #24]
 80099be:	015a      	lsls	r2, r3, #5
 80099c0:	69fb      	ldr	r3, [r7, #28]
 80099c2:	4413      	add	r3, r2
 80099c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	69ba      	ldr	r2, [r7, #24]
 80099cc:	0151      	lsls	r1, r2, #5
 80099ce:	69fa      	ldr	r2, [r7, #28]
 80099d0:	440a      	add	r2, r1
 80099d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099d6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80099da:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80099dc:	2300      	movs	r3, #0
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3720      	adds	r7, #32
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop
 80099e8:	1ff80000 	.word	0x1ff80000

080099ec <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b087      	sub	sp, #28
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	60f8      	str	r0, [r7, #12]
 80099f4:	60b9      	str	r1, [r7, #8]
 80099f6:	4613      	mov	r3, r2
 80099f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80099fe:	68bb      	ldr	r3, [r7, #8]
 8009a00:	781b      	ldrb	r3, [r3, #0]
 8009a02:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	785b      	ldrb	r3, [r3, #1]
 8009a08:	2b01      	cmp	r3, #1
 8009a0a:	f040 80cd 	bne.w	8009ba8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	695b      	ldr	r3, [r3, #20]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d132      	bne.n	8009a7c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	015a      	lsls	r2, r3, #5
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	4413      	add	r3, r2
 8009a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a22:	691b      	ldr	r3, [r3, #16]
 8009a24:	693a      	ldr	r2, [r7, #16]
 8009a26:	0151      	lsls	r1, r2, #5
 8009a28:	697a      	ldr	r2, [r7, #20]
 8009a2a:	440a      	add	r2, r1
 8009a2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a30:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009a34:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009a38:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a3a:	693b      	ldr	r3, [r7, #16]
 8009a3c:	015a      	lsls	r2, r3, #5
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	4413      	add	r3, r2
 8009a42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a46:	691b      	ldr	r3, [r3, #16]
 8009a48:	693a      	ldr	r2, [r7, #16]
 8009a4a:	0151      	lsls	r1, r2, #5
 8009a4c:	697a      	ldr	r2, [r7, #20]
 8009a4e:	440a      	add	r2, r1
 8009a50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a54:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a58:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a5a:	693b      	ldr	r3, [r7, #16]
 8009a5c:	015a      	lsls	r2, r3, #5
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	4413      	add	r3, r2
 8009a62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	693a      	ldr	r2, [r7, #16]
 8009a6a:	0151      	lsls	r1, r2, #5
 8009a6c:	697a      	ldr	r2, [r7, #20]
 8009a6e:	440a      	add	r2, r1
 8009a70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a74:	0cdb      	lsrs	r3, r3, #19
 8009a76:	04db      	lsls	r3, r3, #19
 8009a78:	6113      	str	r3, [r2, #16]
 8009a7a:	e04e      	b.n	8009b1a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	015a      	lsls	r2, r3, #5
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	4413      	add	r3, r2
 8009a84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a88:	691b      	ldr	r3, [r3, #16]
 8009a8a:	693a      	ldr	r2, [r7, #16]
 8009a8c:	0151      	lsls	r1, r2, #5
 8009a8e:	697a      	ldr	r2, [r7, #20]
 8009a90:	440a      	add	r2, r1
 8009a92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a96:	0cdb      	lsrs	r3, r3, #19
 8009a98:	04db      	lsls	r3, r3, #19
 8009a9a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	015a      	lsls	r2, r3, #5
 8009aa0:	697b      	ldr	r3, [r7, #20]
 8009aa2:	4413      	add	r3, r2
 8009aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009aa8:	691b      	ldr	r3, [r3, #16]
 8009aaa:	693a      	ldr	r2, [r7, #16]
 8009aac:	0151      	lsls	r1, r2, #5
 8009aae:	697a      	ldr	r2, [r7, #20]
 8009ab0:	440a      	add	r2, r1
 8009ab2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ab6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009aba:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009abe:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	695a      	ldr	r2, [r3, #20]
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	429a      	cmp	r2, r3
 8009aca:	d903      	bls.n	8009ad4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	689a      	ldr	r2, [r3, #8]
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	015a      	lsls	r2, r3, #5
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	4413      	add	r3, r2
 8009adc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ae0:	691b      	ldr	r3, [r3, #16]
 8009ae2:	693a      	ldr	r2, [r7, #16]
 8009ae4:	0151      	lsls	r1, r2, #5
 8009ae6:	697a      	ldr	r2, [r7, #20]
 8009ae8:	440a      	add	r2, r1
 8009aea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009aee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009af2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	015a      	lsls	r2, r3, #5
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	4413      	add	r3, r2
 8009afc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b00:	691a      	ldr	r2, [r3, #16]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	695b      	ldr	r3, [r3, #20]
 8009b06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b0a:	6939      	ldr	r1, [r7, #16]
 8009b0c:	0148      	lsls	r0, r1, #5
 8009b0e:	6979      	ldr	r1, [r7, #20]
 8009b10:	4401      	add	r1, r0
 8009b12:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009b16:	4313      	orrs	r3, r2
 8009b18:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009b1a:	79fb      	ldrb	r3, [r7, #7]
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d11e      	bne.n	8009b5e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	691b      	ldr	r3, [r3, #16]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d009      	beq.n	8009b3c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	015a      	lsls	r2, r3, #5
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	4413      	add	r3, r2
 8009b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b34:	461a      	mov	r2, r3
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	691b      	ldr	r3, [r3, #16]
 8009b3a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	015a      	lsls	r2, r3, #5
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	4413      	add	r3, r2
 8009b44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	693a      	ldr	r2, [r7, #16]
 8009b4c:	0151      	lsls	r1, r2, #5
 8009b4e:	697a      	ldr	r2, [r7, #20]
 8009b50:	440a      	add	r2, r1
 8009b52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b56:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009b5a:	6013      	str	r3, [r2, #0]
 8009b5c:	e092      	b.n	8009c84 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	015a      	lsls	r2, r3, #5
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	4413      	add	r3, r2
 8009b66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	693a      	ldr	r2, [r7, #16]
 8009b6e:	0151      	lsls	r1, r2, #5
 8009b70:	697a      	ldr	r2, [r7, #20]
 8009b72:	440a      	add	r2, r1
 8009b74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b78:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009b7c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009b7e:	68bb      	ldr	r3, [r7, #8]
 8009b80:	695b      	ldr	r3, [r3, #20]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d07e      	beq.n	8009c84 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	781b      	ldrb	r3, [r3, #0]
 8009b92:	f003 030f 	and.w	r3, r3, #15
 8009b96:	2101      	movs	r1, #1
 8009b98:	fa01 f303 	lsl.w	r3, r1, r3
 8009b9c:	6979      	ldr	r1, [r7, #20]
 8009b9e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	634b      	str	r3, [r1, #52]	; 0x34
 8009ba6:	e06d      	b.n	8009c84 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	015a      	lsls	r2, r3, #5
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	4413      	add	r3, r2
 8009bb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bb4:	691b      	ldr	r3, [r3, #16]
 8009bb6:	693a      	ldr	r2, [r7, #16]
 8009bb8:	0151      	lsls	r1, r2, #5
 8009bba:	697a      	ldr	r2, [r7, #20]
 8009bbc:	440a      	add	r2, r1
 8009bbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009bc2:	0cdb      	lsrs	r3, r3, #19
 8009bc4:	04db      	lsls	r3, r3, #19
 8009bc6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	015a      	lsls	r2, r3, #5
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	4413      	add	r3, r2
 8009bd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bd4:	691b      	ldr	r3, [r3, #16]
 8009bd6:	693a      	ldr	r2, [r7, #16]
 8009bd8:	0151      	lsls	r1, r2, #5
 8009bda:	697a      	ldr	r2, [r7, #20]
 8009bdc:	440a      	add	r2, r1
 8009bde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009be2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009be6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009bea:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	695b      	ldr	r3, [r3, #20]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d003      	beq.n	8009bfc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	689a      	ldr	r2, [r3, #8]
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009bfc:	693b      	ldr	r3, [r7, #16]
 8009bfe:	015a      	lsls	r2, r3, #5
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	4413      	add	r3, r2
 8009c04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c08:	691b      	ldr	r3, [r3, #16]
 8009c0a:	693a      	ldr	r2, [r7, #16]
 8009c0c:	0151      	lsls	r1, r2, #5
 8009c0e:	697a      	ldr	r2, [r7, #20]
 8009c10:	440a      	add	r2, r1
 8009c12:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c16:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009c1a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009c1c:	693b      	ldr	r3, [r7, #16]
 8009c1e:	015a      	lsls	r2, r3, #5
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	4413      	add	r3, r2
 8009c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c28:	691a      	ldr	r2, [r3, #16]
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009c32:	6939      	ldr	r1, [r7, #16]
 8009c34:	0148      	lsls	r0, r1, #5
 8009c36:	6979      	ldr	r1, [r7, #20]
 8009c38:	4401      	add	r1, r0
 8009c3a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009c42:	79fb      	ldrb	r3, [r7, #7]
 8009c44:	2b01      	cmp	r3, #1
 8009c46:	d10d      	bne.n	8009c64 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	68db      	ldr	r3, [r3, #12]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d009      	beq.n	8009c64 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	68d9      	ldr	r1, [r3, #12]
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	015a      	lsls	r2, r3, #5
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c60:	460a      	mov	r2, r1
 8009c62:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	015a      	lsls	r2, r3, #5
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	4413      	add	r3, r2
 8009c6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	693a      	ldr	r2, [r7, #16]
 8009c74:	0151      	lsls	r1, r2, #5
 8009c76:	697a      	ldr	r2, [r7, #20]
 8009c78:	440a      	add	r2, r1
 8009c7a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c7e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009c82:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009c84:	2300      	movs	r3, #0
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	371c      	adds	r7, #28
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bc80      	pop	{r7}
 8009c8e:	4770      	bx	lr

08009c90 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b089      	sub	sp, #36	; 0x24
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	60f8      	str	r0, [r7, #12]
 8009c98:	60b9      	str	r1, [r7, #8]
 8009c9a:	4611      	mov	r1, r2
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	460b      	mov	r3, r1
 8009ca0:	71fb      	strb	r3, [r7, #7]
 8009ca2:	4613      	mov	r3, r2
 8009ca4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8009cae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d11a      	bne.n	8009cec <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009cb6:	88bb      	ldrh	r3, [r7, #4]
 8009cb8:	3303      	adds	r3, #3
 8009cba:	089b      	lsrs	r3, r3, #2
 8009cbc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	61bb      	str	r3, [r7, #24]
 8009cc2:	e00f      	b.n	8009ce4 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009cc4:	79fb      	ldrb	r3, [r7, #7]
 8009cc6:	031a      	lsls	r2, r3, #12
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	4413      	add	r3, r2
 8009ccc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009cd0:	461a      	mov	r2, r3
 8009cd2:	69fb      	ldr	r3, [r7, #28]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009cd8:	69fb      	ldr	r3, [r7, #28]
 8009cda:	3304      	adds	r3, #4
 8009cdc:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009cde:	69bb      	ldr	r3, [r7, #24]
 8009ce0:	3301      	adds	r3, #1
 8009ce2:	61bb      	str	r3, [r7, #24]
 8009ce4:	69ba      	ldr	r2, [r7, #24]
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d3eb      	bcc.n	8009cc4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009cec:	2300      	movs	r3, #0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	3724      	adds	r7, #36	; 0x24
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bc80      	pop	{r7}
 8009cf6:	4770      	bx	lr

08009cf8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b089      	sub	sp, #36	; 0x24
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	4613      	mov	r3, r2
 8009d04:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009d0e:	88fb      	ldrh	r3, [r7, #6]
 8009d10:	3303      	adds	r3, #3
 8009d12:	089b      	lsrs	r3, r3, #2
 8009d14:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009d16:	2300      	movs	r3, #0
 8009d18:	61bb      	str	r3, [r7, #24]
 8009d1a:	e00b      	b.n	8009d34 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	69fb      	ldr	r3, [r7, #28]
 8009d26:	601a      	str	r2, [r3, #0]
    pDest++;
 8009d28:	69fb      	ldr	r3, [r7, #28]
 8009d2a:	3304      	adds	r3, #4
 8009d2c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009d2e:	69bb      	ldr	r3, [r7, #24]
 8009d30:	3301      	adds	r3, #1
 8009d32:	61bb      	str	r3, [r7, #24]
 8009d34:	69ba      	ldr	r2, [r7, #24]
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d3ef      	bcc.n	8009d1c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8009d3c:	69fb      	ldr	r3, [r7, #28]
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3724      	adds	r7, #36	; 0x24
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bc80      	pop	{r7}
 8009d46:	4770      	bx	lr

08009d48 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b085      	sub	sp, #20
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
 8009d50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	785b      	ldrb	r3, [r3, #1]
 8009d60:	2b01      	cmp	r3, #1
 8009d62:	d12c      	bne.n	8009dbe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	015a      	lsls	r2, r3, #5
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	4413      	add	r3, r2
 8009d6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	db12      	blt.n	8009d9c <USB_EPSetStall+0x54>
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d00f      	beq.n	8009d9c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	015a      	lsls	r2, r3, #5
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	4413      	add	r3, r2
 8009d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	68ba      	ldr	r2, [r7, #8]
 8009d8c:	0151      	lsls	r1, r2, #5
 8009d8e:	68fa      	ldr	r2, [r7, #12]
 8009d90:	440a      	add	r2, r1
 8009d92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d96:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009d9a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	015a      	lsls	r2, r3, #5
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	4413      	add	r3, r2
 8009da4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	68ba      	ldr	r2, [r7, #8]
 8009dac:	0151      	lsls	r1, r2, #5
 8009dae:	68fa      	ldr	r2, [r7, #12]
 8009db0:	440a      	add	r2, r1
 8009db2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009db6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009dba:	6013      	str	r3, [r2, #0]
 8009dbc:	e02b      	b.n	8009e16 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	015a      	lsls	r2, r3, #5
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	db12      	blt.n	8009df6 <USB_EPSetStall+0xae>
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d00f      	beq.n	8009df6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	015a      	lsls	r2, r3, #5
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	4413      	add	r3, r2
 8009dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	68ba      	ldr	r2, [r7, #8]
 8009de6:	0151      	lsls	r1, r2, #5
 8009de8:	68fa      	ldr	r2, [r7, #12]
 8009dea:	440a      	add	r2, r1
 8009dec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009df0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009df4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	015a      	lsls	r2, r3, #5
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	4413      	add	r3, r2
 8009dfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	68ba      	ldr	r2, [r7, #8]
 8009e06:	0151      	lsls	r1, r2, #5
 8009e08:	68fa      	ldr	r2, [r7, #12]
 8009e0a:	440a      	add	r2, r1
 8009e0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e10:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e14:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009e16:	2300      	movs	r3, #0
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3714      	adds	r7, #20
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bc80      	pop	{r7}
 8009e20:	4770      	bx	lr

08009e22 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b085      	sub	sp, #20
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
 8009e2a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	781b      	ldrb	r3, [r3, #0]
 8009e34:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	785b      	ldrb	r3, [r3, #1]
 8009e3a:	2b01      	cmp	r3, #1
 8009e3c:	d128      	bne.n	8009e90 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009e3e:	68bb      	ldr	r3, [r7, #8]
 8009e40:	015a      	lsls	r2, r3, #5
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	4413      	add	r3, r2
 8009e46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	68ba      	ldr	r2, [r7, #8]
 8009e4e:	0151      	lsls	r1, r2, #5
 8009e50:	68fa      	ldr	r2, [r7, #12]
 8009e52:	440a      	add	r2, r1
 8009e54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e58:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009e5c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	78db      	ldrb	r3, [r3, #3]
 8009e62:	2b03      	cmp	r3, #3
 8009e64:	d003      	beq.n	8009e6e <USB_EPClearStall+0x4c>
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	78db      	ldrb	r3, [r3, #3]
 8009e6a:	2b02      	cmp	r3, #2
 8009e6c:	d138      	bne.n	8009ee0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	015a      	lsls	r2, r3, #5
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	4413      	add	r3, r2
 8009e76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68ba      	ldr	r2, [r7, #8]
 8009e7e:	0151      	lsls	r1, r2, #5
 8009e80:	68fa      	ldr	r2, [r7, #12]
 8009e82:	440a      	add	r2, r1
 8009e84:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009e8c:	6013      	str	r3, [r2, #0]
 8009e8e:	e027      	b.n	8009ee0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	015a      	lsls	r2, r3, #5
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	4413      	add	r3, r2
 8009e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	68ba      	ldr	r2, [r7, #8]
 8009ea0:	0151      	lsls	r1, r2, #5
 8009ea2:	68fa      	ldr	r2, [r7, #12]
 8009ea4:	440a      	add	r2, r1
 8009ea6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009eaa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009eae:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	78db      	ldrb	r3, [r3, #3]
 8009eb4:	2b03      	cmp	r3, #3
 8009eb6:	d003      	beq.n	8009ec0 <USB_EPClearStall+0x9e>
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	78db      	ldrb	r3, [r3, #3]
 8009ebc:	2b02      	cmp	r3, #2
 8009ebe:	d10f      	bne.n	8009ee0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	015a      	lsls	r2, r3, #5
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	4413      	add	r3, r2
 8009ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	68ba      	ldr	r2, [r7, #8]
 8009ed0:	0151      	lsls	r1, r2, #5
 8009ed2:	68fa      	ldr	r2, [r7, #12]
 8009ed4:	440a      	add	r2, r1
 8009ed6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009eda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009ede:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009ee0:	2300      	movs	r3, #0
}
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	3714      	adds	r7, #20
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bc80      	pop	{r7}
 8009eea:	4770      	bx	lr

08009eec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009eec:	b480      	push	{r7}
 8009eee:	b085      	sub	sp, #20
 8009ef0:	af00      	add	r7, sp, #0
 8009ef2:	6078      	str	r0, [r7, #4]
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f0a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009f0e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f16:	681a      	ldr	r2, [r3, #0]
 8009f18:	78fb      	ldrb	r3, [r7, #3]
 8009f1a:	011b      	lsls	r3, r3, #4
 8009f1c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009f20:	68f9      	ldr	r1, [r7, #12]
 8009f22:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009f26:	4313      	orrs	r3, r2
 8009f28:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009f2a:	2300      	movs	r3, #0
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3714      	adds	r7, #20
 8009f30:	46bd      	mov	sp, r7
 8009f32:	bc80      	pop	{r7}
 8009f34:	4770      	bx	lr

08009f36 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009f36:	b580      	push	{r7, lr}
 8009f38:	b084      	sub	sp, #16
 8009f3a:	af00      	add	r7, sp, #0
 8009f3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f48:	685b      	ldr	r3, [r3, #4]
 8009f4a:	68fa      	ldr	r2, [r7, #12]
 8009f4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f50:	f023 0302 	bic.w	r3, r3, #2
 8009f54:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009f56:	2003      	movs	r0, #3
 8009f58:	f7f7 fde8 	bl	8001b2c <HAL_Delay>

  return HAL_OK;
 8009f5c:	2300      	movs	r3, #0
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}

08009f66 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009f66:	b580      	push	{r7, lr}
 8009f68:	b084      	sub	sp, #16
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	68fa      	ldr	r2, [r7, #12]
 8009f7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009f80:	f043 0302 	orr.w	r3, r3, #2
 8009f84:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009f86:	2003      	movs	r0, #3
 8009f88:	f7f7 fdd0 	bl	8001b2c <HAL_Delay>

  return HAL_OK;
 8009f8c:	2300      	movs	r3, #0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3710      	adds	r7, #16
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009f96:	b480      	push	{r7}
 8009f98:	b085      	sub	sp, #20
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	695b      	ldr	r3, [r3, #20]
 8009fa2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	699b      	ldr	r3, [r3, #24]
 8009fa8:	68fa      	ldr	r2, [r7, #12]
 8009faa:	4013      	ands	r3, r2
 8009fac:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009fae:	68fb      	ldr	r3, [r7, #12]
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	3714      	adds	r7, #20
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	bc80      	pop	{r7}
 8009fb8:	4770      	bx	lr

08009fba <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009fba:	b480      	push	{r7}
 8009fbc:	b085      	sub	sp, #20
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fcc:	699b      	ldr	r3, [r3, #24]
 8009fce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fd6:	69db      	ldr	r3, [r3, #28]
 8009fd8:	68ba      	ldr	r2, [r7, #8]
 8009fda:	4013      	ands	r3, r2
 8009fdc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009fde:	68bb      	ldr	r3, [r7, #8]
 8009fe0:	0c1b      	lsrs	r3, r3, #16
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3714      	adds	r7, #20
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bc80      	pop	{r7}
 8009fea:	4770      	bx	lr

08009fec <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009fec:	b480      	push	{r7}
 8009fee:	b085      	sub	sp, #20
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ffe:	699b      	ldr	r3, [r3, #24]
 800a000:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a008:	69db      	ldr	r3, [r3, #28]
 800a00a:	68ba      	ldr	r2, [r7, #8]
 800a00c:	4013      	ands	r3, r2
 800a00e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	b29b      	uxth	r3, r3
}
 800a014:	4618      	mov	r0, r3
 800a016:	3714      	adds	r7, #20
 800a018:	46bd      	mov	sp, r7
 800a01a:	bc80      	pop	{r7}
 800a01c:	4770      	bx	lr

0800a01e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a01e:	b480      	push	{r7}
 800a020:	b085      	sub	sp, #20
 800a022:	af00      	add	r7, sp, #0
 800a024:	6078      	str	r0, [r7, #4]
 800a026:	460b      	mov	r3, r1
 800a028:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a02e:	78fb      	ldrb	r3, [r7, #3]
 800a030:	015a      	lsls	r2, r3, #5
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	4413      	add	r3, r2
 800a036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a044:	695b      	ldr	r3, [r3, #20]
 800a046:	68ba      	ldr	r2, [r7, #8]
 800a048:	4013      	ands	r3, r2
 800a04a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a04c:	68bb      	ldr	r3, [r7, #8]
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	bc80      	pop	{r7}
 800a056:	4770      	bx	lr

0800a058 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a058:	b480      	push	{r7}
 800a05a:	b087      	sub	sp, #28
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	460b      	mov	r3, r1
 800a062:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a06e:	691b      	ldr	r3, [r3, #16]
 800a070:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a072:	697b      	ldr	r3, [r7, #20]
 800a074:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a07a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a07c:	78fb      	ldrb	r3, [r7, #3]
 800a07e:	f003 030f 	and.w	r3, r3, #15
 800a082:	68fa      	ldr	r2, [r7, #12]
 800a084:	fa22 f303 	lsr.w	r3, r2, r3
 800a088:	01db      	lsls	r3, r3, #7
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	693a      	ldr	r2, [r7, #16]
 800a08e:	4313      	orrs	r3, r2
 800a090:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a092:	78fb      	ldrb	r3, [r7, #3]
 800a094:	015a      	lsls	r2, r3, #5
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	4413      	add	r3, r2
 800a09a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a09e:	689b      	ldr	r3, [r3, #8]
 800a0a0:	693a      	ldr	r2, [r7, #16]
 800a0a2:	4013      	ands	r3, r2
 800a0a4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a0a6:	68bb      	ldr	r3, [r7, #8]
}
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	371c      	adds	r7, #28
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bc80      	pop	{r7}
 800a0b0:	4770      	bx	lr

0800a0b2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a0b2:	b480      	push	{r7}
 800a0b4:	b083      	sub	sp, #12
 800a0b6:	af00      	add	r7, sp, #0
 800a0b8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	695b      	ldr	r3, [r3, #20]
 800a0be:	f003 0301 	and.w	r3, r3, #1
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	370c      	adds	r7, #12
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	bc80      	pop	{r7}
 800a0ca:	4770      	bx	lr

0800a0cc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b085      	sub	sp, #20
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68fa      	ldr	r2, [r7, #12]
 800a0e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0e6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a0ea:	f023 0307 	bic.w	r3, r3, #7
 800a0ee:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f003 0306 	and.w	r3, r3, #6
 800a0fc:	2b04      	cmp	r3, #4
 800a0fe:	d109      	bne.n	800a114 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	68fa      	ldr	r2, [r7, #12]
 800a10a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a10e:	f043 0303 	orr.w	r3, r3, #3
 800a112:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a11a:	685b      	ldr	r3, [r3, #4]
 800a11c:	68fa      	ldr	r2, [r7, #12]
 800a11e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a122:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a126:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a128:	2300      	movs	r3, #0
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3714      	adds	r7, #20
 800a12e:	46bd      	mov	sp, r7
 800a130:	bc80      	pop	{r7}
 800a132:	4770      	bx	lr

0800a134 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a134:	b480      	push	{r7}
 800a136:	b087      	sub	sp, #28
 800a138:	af00      	add	r7, sp, #0
 800a13a:	60f8      	str	r0, [r7, #12]
 800a13c:	460b      	mov	r3, r1
 800a13e:	607a      	str	r2, [r7, #4]
 800a140:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	333c      	adds	r3, #60	; 0x3c
 800a14a:	3304      	adds	r3, #4
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a150:	693b      	ldr	r3, [r7, #16]
 800a152:	4a25      	ldr	r2, [pc, #148]	; (800a1e8 <USB_EP0_OutStart+0xb4>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d90a      	bls.n	800a16e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a158:	697b      	ldr	r3, [r7, #20]
 800a15a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a164:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a168:	d101      	bne.n	800a16e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a16a:	2300      	movs	r3, #0
 800a16c:	e037      	b.n	800a1de <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a174:	461a      	mov	r2, r3
 800a176:	2300      	movs	r3, #0
 800a178:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a180:	691b      	ldr	r3, [r3, #16]
 800a182:	697a      	ldr	r2, [r7, #20]
 800a184:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a188:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a18c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a18e:	697b      	ldr	r3, [r7, #20]
 800a190:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a194:	691b      	ldr	r3, [r3, #16]
 800a196:	697a      	ldr	r2, [r7, #20]
 800a198:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a19c:	f043 0318 	orr.w	r3, r3, #24
 800a1a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1a8:	691b      	ldr	r3, [r3, #16]
 800a1aa:	697a      	ldr	r2, [r7, #20]
 800a1ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1b0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a1b4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a1b6:	7afb      	ldrb	r3, [r7, #11]
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d10f      	bne.n	800a1dc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1c2:	461a      	mov	r2, r3
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	697a      	ldr	r2, [r7, #20]
 800a1d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a1d6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a1da:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a1dc:	2300      	movs	r3, #0
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	371c      	adds	r7, #28
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bc80      	pop	{r7}
 800a1e6:	4770      	bx	lr
 800a1e8:	4f54300a 	.word	0x4f54300a

0800a1ec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b085      	sub	sp, #20
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	60fb      	str	r3, [r7, #12]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	4a12      	ldr	r2, [pc, #72]	; (800a24c <USB_CoreReset+0x60>)
 800a202:	4293      	cmp	r3, r2
 800a204:	d901      	bls.n	800a20a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a206:	2303      	movs	r3, #3
 800a208:	e01b      	b.n	800a242 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	691b      	ldr	r3, [r3, #16]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	daf2      	bge.n	800a1f8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a212:	2300      	movs	r3, #0
 800a214:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	691b      	ldr	r3, [r3, #16]
 800a21a:	f043 0201 	orr.w	r2, r3, #1
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	3301      	adds	r3, #1
 800a226:	60fb      	str	r3, [r7, #12]
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	4a08      	ldr	r2, [pc, #32]	; (800a24c <USB_CoreReset+0x60>)
 800a22c:	4293      	cmp	r3, r2
 800a22e:	d901      	bls.n	800a234 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a230:	2303      	movs	r3, #3
 800a232:	e006      	b.n	800a242 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	691b      	ldr	r3, [r3, #16]
 800a238:	f003 0301 	and.w	r3, r3, #1
 800a23c:	2b01      	cmp	r3, #1
 800a23e:	d0f0      	beq.n	800a222 <USB_CoreReset+0x36>

  return HAL_OK;
 800a240:	2300      	movs	r3, #0
}
 800a242:	4618      	mov	r0, r3
 800a244:	3714      	adds	r7, #20
 800a246:	46bd      	mov	sp, r7
 800a248:	bc80      	pop	{r7}
 800a24a:	4770      	bx	lr
 800a24c:	00030d40 	.word	0x00030d40

0800a250 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a254:	4904      	ldr	r1, [pc, #16]	; (800a268 <MX_FATFS_Init+0x18>)
 800a256:	4805      	ldr	r0, [pc, #20]	; (800a26c <MX_FATFS_Init+0x1c>)
 800a258:	f002 f9b4 	bl	800c5c4 <FATFS_LinkDriver>
 800a25c:	4603      	mov	r3, r0
 800a25e:	461a      	mov	r2, r3
 800a260:	4b03      	ldr	r3, [pc, #12]	; (800a270 <MX_FATFS_Init+0x20>)
 800a262:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a264:	bf00      	nop
 800a266:	bd80      	pop	{r7, pc}
 800a268:	20000a34 	.word	0x20000a34
 800a26c:	08013cd0 	.word	0x08013cd0
 800a270:	20000a30 	.word	0x20000a30

0800a274 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b082      	sub	sp, #8
 800a278:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a27a:	2300      	movs	r3, #0
 800a27c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a27e:	f000 f8a9 	bl	800a3d4 <BSP_SD_IsDetected>
 800a282:	4603      	mov	r3, r0
 800a284:	2b01      	cmp	r3, #1
 800a286:	d001      	beq.n	800a28c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a288:	2301      	movs	r3, #1
 800a28a:	e012      	b.n	800a2b2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a28c:	480b      	ldr	r0, [pc, #44]	; (800a2bc <BSP_SD_Init+0x48>)
 800a28e:	f7fb fdb9 	bl	8005e04 <HAL_SD_Init>
 800a292:	4603      	mov	r3, r0
 800a294:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800a296:	79fb      	ldrb	r3, [r7, #7]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d109      	bne.n	800a2b0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800a29c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a2a0:	4806      	ldr	r0, [pc, #24]	; (800a2bc <BSP_SD_Init+0x48>)
 800a2a2:	f7fc fd2d 	bl	8006d00 <HAL_SD_ConfigWideBusOperation>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d001      	beq.n	800a2b0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800a2b0:	79fb      	ldrb	r3, [r7, #7]
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3708      	adds	r7, #8
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bd80      	pop	{r7, pc}
 800a2ba:	bf00      	nop
 800a2bc:	200008b0 	.word	0x200008b0

0800a2c0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a2c0:	b580      	push	{r7, lr}
 800a2c2:	b088      	sub	sp, #32
 800a2c4:	af02      	add	r7, sp, #8
 800a2c6:	60f8      	str	r0, [r7, #12]
 800a2c8:	60b9      	str	r1, [r7, #8]
 800a2ca:	607a      	str	r2, [r7, #4]
 800a2cc:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	9300      	str	r3, [sp, #0]
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	68ba      	ldr	r2, [r7, #8]
 800a2da:	68f9      	ldr	r1, [r7, #12]
 800a2dc:	4806      	ldr	r0, [pc, #24]	; (800a2f8 <BSP_SD_ReadBlocks+0x38>)
 800a2de:	f7fb fe21 	bl	8005f24 <HAL_SD_ReadBlocks>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d001      	beq.n	800a2ec <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a2ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3718      	adds	r7, #24
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}
 800a2f6:	bf00      	nop
 800a2f8:	200008b0 	.word	0x200008b0

0800a2fc <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b088      	sub	sp, #32
 800a300:	af02      	add	r7, sp, #8
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	60b9      	str	r1, [r7, #8]
 800a306:	607a      	str	r2, [r7, #4]
 800a308:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800a30a:	2300      	movs	r3, #0
 800a30c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	9300      	str	r3, [sp, #0]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	68ba      	ldr	r2, [r7, #8]
 800a316:	68f9      	ldr	r1, [r7, #12]
 800a318:	4806      	ldr	r0, [pc, #24]	; (800a334 <BSP_SD_WriteBlocks+0x38>)
 800a31a:	f7fb fffd 	bl	8006318 <HAL_SD_WriteBlocks>
 800a31e:	4603      	mov	r3, r0
 800a320:	2b00      	cmp	r3, #0
 800a322:	d001      	beq.n	800a328 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800a324:	2301      	movs	r3, #1
 800a326:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a328:	7dfb      	ldrb	r3, [r7, #23]
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3718      	adds	r7, #24
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop
 800a334:	200008b0 	.word	0x200008b0

0800a338 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a33c:	4805      	ldr	r0, [pc, #20]	; (800a354 <BSP_SD_GetCardState+0x1c>)
 800a33e:	f7fc fd5b 	bl	8006df8 <HAL_SD_GetCardState>
 800a342:	4603      	mov	r3, r0
 800a344:	2b04      	cmp	r3, #4
 800a346:	bf14      	ite	ne
 800a348:	2301      	movne	r3, #1
 800a34a:	2300      	moveq	r3, #0
 800a34c:	b2db      	uxtb	r3, r3
}
 800a34e:	4618      	mov	r0, r3
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	200008b0 	.word	0x200008b0

0800a358 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b082      	sub	sp, #8
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a360:	6879      	ldr	r1, [r7, #4]
 800a362:	4803      	ldr	r0, [pc, #12]	; (800a370 <BSP_SD_GetCardInfo+0x18>)
 800a364:	f7fc fca0 	bl	8006ca8 <HAL_SD_GetCardInfo>
}
 800a368:	bf00      	nop
 800a36a:	3708      	adds	r7, #8
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}
 800a370:	200008b0 	.word	0x200008b0

0800a374 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b082      	sub	sp, #8
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a37c:	f000 f818 	bl	800a3b0 <BSP_SD_AbortCallback>
}
 800a380:	bf00      	nop
 800a382:	3708      	adds	r7, #8
 800a384:	46bd      	mov	sp, r7
 800a386:	bd80      	pop	{r7, pc}

0800a388 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a388:	b580      	push	{r7, lr}
 800a38a:	b082      	sub	sp, #8
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a390:	f000 f814 	bl	800a3bc <BSP_SD_WriteCpltCallback>
}
 800a394:	bf00      	nop
 800a396:	3708      	adds	r7, #8
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b082      	sub	sp, #8
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a3a4:	f000 f810 	bl	800a3c8 <BSP_SD_ReadCpltCallback>
}
 800a3a8:	bf00      	nop
 800a3aa:	3708      	adds	r7, #8
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	af00      	add	r7, sp, #0

}
 800a3b4:	bf00      	nop
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bc80      	pop	{r7}
 800a3ba:	4770      	bx	lr

0800a3bc <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800a3bc:	b480      	push	{r7}
 800a3be:	af00      	add	r7, sp, #0

}
 800a3c0:	bf00      	nop
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bc80      	pop	{r7}
 800a3c6:	4770      	bx	lr

0800a3c8 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	af00      	add	r7, sp, #0

}
 800a3cc:	bf00      	nop
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bc80      	pop	{r7}
 800a3d2:	4770      	bx	lr

0800a3d4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b082      	sub	sp, #8
 800a3d8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800a3de:	f000 f80b 	bl	800a3f8 <BSP_PlatformIsDetected>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d101      	bne.n	800a3ec <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a3ec:	79fb      	ldrb	r3, [r7, #7]
 800a3ee:	b2db      	uxtb	r3, r3
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3708      	adds	r7, #8
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}

0800a3f8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b082      	sub	sp, #8
 800a3fc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a3fe:	2301      	movs	r3, #1
 800a400:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a402:	2104      	movs	r1, #4
 800a404:	4806      	ldr	r0, [pc, #24]	; (800a420 <BSP_PlatformIsDetected+0x28>)
 800a406:	f7f9 fec5 	bl	8004194 <HAL_GPIO_ReadPin>
 800a40a:	4603      	mov	r3, r0
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d001      	beq.n	800a414 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800a410:	2300      	movs	r3, #0
 800a412:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800a414:	79fb      	ldrb	r3, [r7, #7]
}
 800a416:	4618      	mov	r0, r3
 800a418:	3708      	adds	r7, #8
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop
 800a420:	40021800 	.word	0x40021800

0800a424 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a42a:	4b8d      	ldr	r3, [pc, #564]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a42c:	22c0      	movs	r2, #192	; 0xc0
 800a42e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a430:	4b8b      	ldr	r3, [pc, #556]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a432:	22a8      	movs	r2, #168	; 0xa8
 800a434:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a436:	4b8a      	ldr	r3, [pc, #552]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a438:	2201      	movs	r2, #1
 800a43a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800a43c:	4b88      	ldr	r3, [pc, #544]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a43e:	22e6      	movs	r2, #230	; 0xe6
 800a440:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a442:	4b88      	ldr	r3, [pc, #544]	; (800a664 <MX_LWIP_Init+0x240>)
 800a444:	22ff      	movs	r2, #255	; 0xff
 800a446:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a448:	4b86      	ldr	r3, [pc, #536]	; (800a664 <MX_LWIP_Init+0x240>)
 800a44a:	22ff      	movs	r2, #255	; 0xff
 800a44c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a44e:	4b85      	ldr	r3, [pc, #532]	; (800a664 <MX_LWIP_Init+0x240>)
 800a450:	22ff      	movs	r2, #255	; 0xff
 800a452:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a454:	4b83      	ldr	r3, [pc, #524]	; (800a664 <MX_LWIP_Init+0x240>)
 800a456:	2200      	movs	r2, #0
 800a458:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a45a:	4b83      	ldr	r3, [pc, #524]	; (800a668 <MX_LWIP_Init+0x244>)
 800a45c:	22c0      	movs	r2, #192	; 0xc0
 800a45e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a460:	4b81      	ldr	r3, [pc, #516]	; (800a668 <MX_LWIP_Init+0x244>)
 800a462:	22a8      	movs	r2, #168	; 0xa8
 800a464:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a466:	4b80      	ldr	r3, [pc, #512]	; (800a668 <MX_LWIP_Init+0x244>)
 800a468:	2201      	movs	r2, #1
 800a46a:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a46c:	4b7e      	ldr	r3, [pc, #504]	; (800a668 <MX_LWIP_Init+0x244>)
 800a46e:	2201      	movs	r2, #1
 800a470:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800a472:	f002 f9b2 	bl	800c7da <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a476:	4b7a      	ldr	r3, [pc, #488]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a478:	781b      	ldrb	r3, [r3, #0]
 800a47a:	061a      	lsls	r2, r3, #24
 800a47c:	4b78      	ldr	r3, [pc, #480]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a47e:	785b      	ldrb	r3, [r3, #1]
 800a480:	041b      	lsls	r3, r3, #16
 800a482:	431a      	orrs	r2, r3
 800a484:	4b76      	ldr	r3, [pc, #472]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a486:	789b      	ldrb	r3, [r3, #2]
 800a488:	021b      	lsls	r3, r3, #8
 800a48a:	4313      	orrs	r3, r2
 800a48c:	4a74      	ldr	r2, [pc, #464]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a48e:	78d2      	ldrb	r2, [r2, #3]
 800a490:	4313      	orrs	r3, r2
 800a492:	061a      	lsls	r2, r3, #24
 800a494:	4b72      	ldr	r3, [pc, #456]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a496:	781b      	ldrb	r3, [r3, #0]
 800a498:	0619      	lsls	r1, r3, #24
 800a49a:	4b71      	ldr	r3, [pc, #452]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a49c:	785b      	ldrb	r3, [r3, #1]
 800a49e:	041b      	lsls	r3, r3, #16
 800a4a0:	4319      	orrs	r1, r3
 800a4a2:	4b6f      	ldr	r3, [pc, #444]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4a4:	789b      	ldrb	r3, [r3, #2]
 800a4a6:	021b      	lsls	r3, r3, #8
 800a4a8:	430b      	orrs	r3, r1
 800a4aa:	496d      	ldr	r1, [pc, #436]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4ac:	78c9      	ldrb	r1, [r1, #3]
 800a4ae:	430b      	orrs	r3, r1
 800a4b0:	021b      	lsls	r3, r3, #8
 800a4b2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a4b6:	431a      	orrs	r2, r3
 800a4b8:	4b69      	ldr	r3, [pc, #420]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4ba:	781b      	ldrb	r3, [r3, #0]
 800a4bc:	0619      	lsls	r1, r3, #24
 800a4be:	4b68      	ldr	r3, [pc, #416]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4c0:	785b      	ldrb	r3, [r3, #1]
 800a4c2:	041b      	lsls	r3, r3, #16
 800a4c4:	4319      	orrs	r1, r3
 800a4c6:	4b66      	ldr	r3, [pc, #408]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4c8:	789b      	ldrb	r3, [r3, #2]
 800a4ca:	021b      	lsls	r3, r3, #8
 800a4cc:	430b      	orrs	r3, r1
 800a4ce:	4964      	ldr	r1, [pc, #400]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4d0:	78c9      	ldrb	r1, [r1, #3]
 800a4d2:	430b      	orrs	r3, r1
 800a4d4:	0a1b      	lsrs	r3, r3, #8
 800a4d6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a4da:	431a      	orrs	r2, r3
 800a4dc:	4b60      	ldr	r3, [pc, #384]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	0619      	lsls	r1, r3, #24
 800a4e2:	4b5f      	ldr	r3, [pc, #380]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4e4:	785b      	ldrb	r3, [r3, #1]
 800a4e6:	041b      	lsls	r3, r3, #16
 800a4e8:	4319      	orrs	r1, r3
 800a4ea:	4b5d      	ldr	r3, [pc, #372]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4ec:	789b      	ldrb	r3, [r3, #2]
 800a4ee:	021b      	lsls	r3, r3, #8
 800a4f0:	430b      	orrs	r3, r1
 800a4f2:	495b      	ldr	r1, [pc, #364]	; (800a660 <MX_LWIP_Init+0x23c>)
 800a4f4:	78c9      	ldrb	r1, [r1, #3]
 800a4f6:	430b      	orrs	r3, r1
 800a4f8:	0e1b      	lsrs	r3, r3, #24
 800a4fa:	4313      	orrs	r3, r2
 800a4fc:	4a5b      	ldr	r2, [pc, #364]	; (800a66c <MX_LWIP_Init+0x248>)
 800a4fe:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a500:	4b58      	ldr	r3, [pc, #352]	; (800a664 <MX_LWIP_Init+0x240>)
 800a502:	781b      	ldrb	r3, [r3, #0]
 800a504:	061a      	lsls	r2, r3, #24
 800a506:	4b57      	ldr	r3, [pc, #348]	; (800a664 <MX_LWIP_Init+0x240>)
 800a508:	785b      	ldrb	r3, [r3, #1]
 800a50a:	041b      	lsls	r3, r3, #16
 800a50c:	431a      	orrs	r2, r3
 800a50e:	4b55      	ldr	r3, [pc, #340]	; (800a664 <MX_LWIP_Init+0x240>)
 800a510:	789b      	ldrb	r3, [r3, #2]
 800a512:	021b      	lsls	r3, r3, #8
 800a514:	4313      	orrs	r3, r2
 800a516:	4a53      	ldr	r2, [pc, #332]	; (800a664 <MX_LWIP_Init+0x240>)
 800a518:	78d2      	ldrb	r2, [r2, #3]
 800a51a:	4313      	orrs	r3, r2
 800a51c:	061a      	lsls	r2, r3, #24
 800a51e:	4b51      	ldr	r3, [pc, #324]	; (800a664 <MX_LWIP_Init+0x240>)
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	0619      	lsls	r1, r3, #24
 800a524:	4b4f      	ldr	r3, [pc, #316]	; (800a664 <MX_LWIP_Init+0x240>)
 800a526:	785b      	ldrb	r3, [r3, #1]
 800a528:	041b      	lsls	r3, r3, #16
 800a52a:	4319      	orrs	r1, r3
 800a52c:	4b4d      	ldr	r3, [pc, #308]	; (800a664 <MX_LWIP_Init+0x240>)
 800a52e:	789b      	ldrb	r3, [r3, #2]
 800a530:	021b      	lsls	r3, r3, #8
 800a532:	430b      	orrs	r3, r1
 800a534:	494b      	ldr	r1, [pc, #300]	; (800a664 <MX_LWIP_Init+0x240>)
 800a536:	78c9      	ldrb	r1, [r1, #3]
 800a538:	430b      	orrs	r3, r1
 800a53a:	021b      	lsls	r3, r3, #8
 800a53c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a540:	431a      	orrs	r2, r3
 800a542:	4b48      	ldr	r3, [pc, #288]	; (800a664 <MX_LWIP_Init+0x240>)
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	0619      	lsls	r1, r3, #24
 800a548:	4b46      	ldr	r3, [pc, #280]	; (800a664 <MX_LWIP_Init+0x240>)
 800a54a:	785b      	ldrb	r3, [r3, #1]
 800a54c:	041b      	lsls	r3, r3, #16
 800a54e:	4319      	orrs	r1, r3
 800a550:	4b44      	ldr	r3, [pc, #272]	; (800a664 <MX_LWIP_Init+0x240>)
 800a552:	789b      	ldrb	r3, [r3, #2]
 800a554:	021b      	lsls	r3, r3, #8
 800a556:	430b      	orrs	r3, r1
 800a558:	4942      	ldr	r1, [pc, #264]	; (800a664 <MX_LWIP_Init+0x240>)
 800a55a:	78c9      	ldrb	r1, [r1, #3]
 800a55c:	430b      	orrs	r3, r1
 800a55e:	0a1b      	lsrs	r3, r3, #8
 800a560:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a564:	431a      	orrs	r2, r3
 800a566:	4b3f      	ldr	r3, [pc, #252]	; (800a664 <MX_LWIP_Init+0x240>)
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	0619      	lsls	r1, r3, #24
 800a56c:	4b3d      	ldr	r3, [pc, #244]	; (800a664 <MX_LWIP_Init+0x240>)
 800a56e:	785b      	ldrb	r3, [r3, #1]
 800a570:	041b      	lsls	r3, r3, #16
 800a572:	4319      	orrs	r1, r3
 800a574:	4b3b      	ldr	r3, [pc, #236]	; (800a664 <MX_LWIP_Init+0x240>)
 800a576:	789b      	ldrb	r3, [r3, #2]
 800a578:	021b      	lsls	r3, r3, #8
 800a57a:	430b      	orrs	r3, r1
 800a57c:	4939      	ldr	r1, [pc, #228]	; (800a664 <MX_LWIP_Init+0x240>)
 800a57e:	78c9      	ldrb	r1, [r1, #3]
 800a580:	430b      	orrs	r3, r1
 800a582:	0e1b      	lsrs	r3, r3, #24
 800a584:	4313      	orrs	r3, r2
 800a586:	4a3a      	ldr	r2, [pc, #232]	; (800a670 <MX_LWIP_Init+0x24c>)
 800a588:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a58a:	4b37      	ldr	r3, [pc, #220]	; (800a668 <MX_LWIP_Init+0x244>)
 800a58c:	781b      	ldrb	r3, [r3, #0]
 800a58e:	061a      	lsls	r2, r3, #24
 800a590:	4b35      	ldr	r3, [pc, #212]	; (800a668 <MX_LWIP_Init+0x244>)
 800a592:	785b      	ldrb	r3, [r3, #1]
 800a594:	041b      	lsls	r3, r3, #16
 800a596:	431a      	orrs	r2, r3
 800a598:	4b33      	ldr	r3, [pc, #204]	; (800a668 <MX_LWIP_Init+0x244>)
 800a59a:	789b      	ldrb	r3, [r3, #2]
 800a59c:	021b      	lsls	r3, r3, #8
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	4a31      	ldr	r2, [pc, #196]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5a2:	78d2      	ldrb	r2, [r2, #3]
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	061a      	lsls	r2, r3, #24
 800a5a8:	4b2f      	ldr	r3, [pc, #188]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	0619      	lsls	r1, r3, #24
 800a5ae:	4b2e      	ldr	r3, [pc, #184]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5b0:	785b      	ldrb	r3, [r3, #1]
 800a5b2:	041b      	lsls	r3, r3, #16
 800a5b4:	4319      	orrs	r1, r3
 800a5b6:	4b2c      	ldr	r3, [pc, #176]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5b8:	789b      	ldrb	r3, [r3, #2]
 800a5ba:	021b      	lsls	r3, r3, #8
 800a5bc:	430b      	orrs	r3, r1
 800a5be:	492a      	ldr	r1, [pc, #168]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5c0:	78c9      	ldrb	r1, [r1, #3]
 800a5c2:	430b      	orrs	r3, r1
 800a5c4:	021b      	lsls	r3, r3, #8
 800a5c6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a5ca:	431a      	orrs	r2, r3
 800a5cc:	4b26      	ldr	r3, [pc, #152]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5ce:	781b      	ldrb	r3, [r3, #0]
 800a5d0:	0619      	lsls	r1, r3, #24
 800a5d2:	4b25      	ldr	r3, [pc, #148]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5d4:	785b      	ldrb	r3, [r3, #1]
 800a5d6:	041b      	lsls	r3, r3, #16
 800a5d8:	4319      	orrs	r1, r3
 800a5da:	4b23      	ldr	r3, [pc, #140]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5dc:	789b      	ldrb	r3, [r3, #2]
 800a5de:	021b      	lsls	r3, r3, #8
 800a5e0:	430b      	orrs	r3, r1
 800a5e2:	4921      	ldr	r1, [pc, #132]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5e4:	78c9      	ldrb	r1, [r1, #3]
 800a5e6:	430b      	orrs	r3, r1
 800a5e8:	0a1b      	lsrs	r3, r3, #8
 800a5ea:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a5ee:	431a      	orrs	r2, r3
 800a5f0:	4b1d      	ldr	r3, [pc, #116]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5f2:	781b      	ldrb	r3, [r3, #0]
 800a5f4:	0619      	lsls	r1, r3, #24
 800a5f6:	4b1c      	ldr	r3, [pc, #112]	; (800a668 <MX_LWIP_Init+0x244>)
 800a5f8:	785b      	ldrb	r3, [r3, #1]
 800a5fa:	041b      	lsls	r3, r3, #16
 800a5fc:	4319      	orrs	r1, r3
 800a5fe:	4b1a      	ldr	r3, [pc, #104]	; (800a668 <MX_LWIP_Init+0x244>)
 800a600:	789b      	ldrb	r3, [r3, #2]
 800a602:	021b      	lsls	r3, r3, #8
 800a604:	430b      	orrs	r3, r1
 800a606:	4918      	ldr	r1, [pc, #96]	; (800a668 <MX_LWIP_Init+0x244>)
 800a608:	78c9      	ldrb	r1, [r1, #3]
 800a60a:	430b      	orrs	r3, r1
 800a60c:	0e1b      	lsrs	r3, r3, #24
 800a60e:	4313      	orrs	r3, r2
 800a610:	4a18      	ldr	r2, [pc, #96]	; (800a674 <MX_LWIP_Init+0x250>)
 800a612:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800a614:	4b18      	ldr	r3, [pc, #96]	; (800a678 <MX_LWIP_Init+0x254>)
 800a616:	9302      	str	r3, [sp, #8]
 800a618:	4b18      	ldr	r3, [pc, #96]	; (800a67c <MX_LWIP_Init+0x258>)
 800a61a:	9301      	str	r3, [sp, #4]
 800a61c:	2300      	movs	r3, #0
 800a61e:	9300      	str	r3, [sp, #0]
 800a620:	4b14      	ldr	r3, [pc, #80]	; (800a674 <MX_LWIP_Init+0x250>)
 800a622:	4a13      	ldr	r2, [pc, #76]	; (800a670 <MX_LWIP_Init+0x24c>)
 800a624:	4911      	ldr	r1, [pc, #68]	; (800a66c <MX_LWIP_Init+0x248>)
 800a626:	4816      	ldr	r0, [pc, #88]	; (800a680 <MX_LWIP_Init+0x25c>)
 800a628:	f002 fcd4 	bl	800cfd4 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a62c:	4814      	ldr	r0, [pc, #80]	; (800a680 <MX_LWIP_Init+0x25c>)
 800a62e:	f002 fdab 	bl	800d188 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800a632:	4b13      	ldr	r3, [pc, #76]	; (800a680 <MX_LWIP_Init+0x25c>)
 800a634:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a638:	089b      	lsrs	r3, r3, #2
 800a63a:	f003 0301 	and.w	r3, r3, #1
 800a63e:	b2db      	uxtb	r3, r3
 800a640:	2b00      	cmp	r3, #0
 800a642:	d003      	beq.n	800a64c <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800a644:	480e      	ldr	r0, [pc, #56]	; (800a680 <MX_LWIP_Init+0x25c>)
 800a646:	f002 fdad 	bl	800d1a4 <netif_set_up>
 800a64a:	e002      	b.n	800a652 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800a64c:	480c      	ldr	r0, [pc, #48]	; (800a680 <MX_LWIP_Init+0x25c>)
 800a64e:	f002 fded 	bl	800d22c <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800a652:	490c      	ldr	r1, [pc, #48]	; (800a684 <MX_LWIP_Init+0x260>)
 800a654:	480a      	ldr	r0, [pc, #40]	; (800a680 <MX_LWIP_Init+0x25c>)
 800a656:	f002 fe0b 	bl	800d270 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a65a:	bf00      	nop
 800a65c:	46bd      	mov	sp, r7
 800a65e:	bd80      	pop	{r7, pc}
 800a660:	20000ed4 	.word	0x20000ed4
 800a664:	20000ed0 	.word	0x20000ed0
 800a668:	20000e94 	.word	0x20000e94
 800a66c:	20000ecc 	.word	0x20000ecc
 800a670:	20000ed8 	.word	0x20000ed8
 800a674:	20000edc 	.word	0x20000edc
 800a678:	08010959 	.word	0x08010959
 800a67c:	0800ac79 	.word	0x0800ac79
 800a680:	20000e98 	.word	0x20000e98
 800a684:	0800ace5 	.word	0x0800ace5

0800a688 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800a68c:	4803      	ldr	r0, [pc, #12]	; (800a69c <MX_LWIP_Process+0x14>)
 800a68e:	f000 fad3 	bl	800ac38 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800a692:	f003 fc4b 	bl	800df2c <sys_check_timeouts>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800a696:	bf00      	nop
 800a698:	bd80      	pop	{r7, pc}
 800a69a:	bf00      	nop
 800a69c:	20000e98 	.word	0x20000e98

0800a6a0 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b08e      	sub	sp, #56	; 0x38
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a6a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	601a      	str	r2, [r3, #0]
 800a6b0:	605a      	str	r2, [r3, #4]
 800a6b2:	609a      	str	r2, [r3, #8]
 800a6b4:	60da      	str	r2, [r3, #12]
 800a6b6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	4a5d      	ldr	r2, [pc, #372]	; (800a834 <HAL_ETH_MspInit+0x194>)
 800a6be:	4293      	cmp	r3, r2
 800a6c0:	f040 80b4 	bne.w	800a82c <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	623b      	str	r3, [r7, #32]
 800a6c8:	4b5b      	ldr	r3, [pc, #364]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a6ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6cc:	4a5a      	ldr	r2, [pc, #360]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a6ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a6d2:	6313      	str	r3, [r2, #48]	; 0x30
 800a6d4:	4b58      	ldr	r3, [pc, #352]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a6d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a6dc:	623b      	str	r3, [r7, #32]
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	61fb      	str	r3, [r7, #28]
 800a6e4:	4b54      	ldr	r3, [pc, #336]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a6e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6e8:	4a53      	ldr	r2, [pc, #332]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a6ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a6ee:	6313      	str	r3, [r2, #48]	; 0x30
 800a6f0:	4b51      	ldr	r3, [pc, #324]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a6f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a6f8:	61fb      	str	r3, [r7, #28]
 800a6fa:	69fb      	ldr	r3, [r7, #28]
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	61bb      	str	r3, [r7, #24]
 800a700:	4b4d      	ldr	r3, [pc, #308]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a704:	4a4c      	ldr	r2, [pc, #304]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a706:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a70a:	6313      	str	r3, [r2, #48]	; 0x30
 800a70c:	4b4a      	ldr	r3, [pc, #296]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a70e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a710:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a714:	61bb      	str	r3, [r7, #24]
 800a716:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a718:	2300      	movs	r3, #0
 800a71a:	617b      	str	r3, [r7, #20]
 800a71c:	4b46      	ldr	r3, [pc, #280]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a71e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a720:	4a45      	ldr	r2, [pc, #276]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a722:	f043 0304 	orr.w	r3, r3, #4
 800a726:	6313      	str	r3, [r2, #48]	; 0x30
 800a728:	4b43      	ldr	r3, [pc, #268]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a72a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a72c:	f003 0304 	and.w	r3, r3, #4
 800a730:	617b      	str	r3, [r7, #20]
 800a732:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a734:	2300      	movs	r3, #0
 800a736:	613b      	str	r3, [r7, #16]
 800a738:	4b3f      	ldr	r3, [pc, #252]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a73a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a73c:	4a3e      	ldr	r2, [pc, #248]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a73e:	f043 0301 	orr.w	r3, r3, #1
 800a742:	6313      	str	r3, [r2, #48]	; 0x30
 800a744:	4b3c      	ldr	r3, [pc, #240]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a748:	f003 0301 	and.w	r3, r3, #1
 800a74c:	613b      	str	r3, [r7, #16]
 800a74e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a750:	2300      	movs	r3, #0
 800a752:	60fb      	str	r3, [r7, #12]
 800a754:	4b38      	ldr	r3, [pc, #224]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a758:	4a37      	ldr	r2, [pc, #220]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a75a:	f043 0302 	orr.w	r3, r3, #2
 800a75e:	6313      	str	r3, [r2, #48]	; 0x30
 800a760:	4b35      	ldr	r3, [pc, #212]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a764:	f003 0302 	and.w	r3, r3, #2
 800a768:	60fb      	str	r3, [r7, #12]
 800a76a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a76c:	2300      	movs	r3, #0
 800a76e:	60bb      	str	r3, [r7, #8]
 800a770:	4b31      	ldr	r3, [pc, #196]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a774:	4a30      	ldr	r2, [pc, #192]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a77a:	6313      	str	r3, [r2, #48]	; 0x30
 800a77c:	4b2e      	ldr	r3, [pc, #184]	; (800a838 <HAL_ETH_MspInit+0x198>)
 800a77e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a784:	60bb      	str	r3, [r7, #8]
 800a786:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800a788:	2332      	movs	r3, #50	; 0x32
 800a78a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a78c:	2302      	movs	r3, #2
 800a78e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a790:	2300      	movs	r3, #0
 800a792:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a794:	2303      	movs	r3, #3
 800a796:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a798:	230b      	movs	r3, #11
 800a79a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a79c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	4826      	ldr	r0, [pc, #152]	; (800a83c <HAL_ETH_MspInit+0x19c>)
 800a7a4:	f7f9 fb58 	bl	8003e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800a7a8:	2386      	movs	r3, #134	; 0x86
 800a7aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7ac:	2302      	movs	r3, #2
 800a7ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7b4:	2303      	movs	r3, #3
 800a7b6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a7b8:	230b      	movs	r3, #11
 800a7ba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7c0:	4619      	mov	r1, r3
 800a7c2:	481f      	ldr	r0, [pc, #124]	; (800a840 <HAL_ETH_MspInit+0x1a0>)
 800a7c4:	f7f9 fb48 	bl	8003e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800a7c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a7cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7ce:	2302      	movs	r3, #2
 800a7d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7d6:	2303      	movs	r3, #3
 800a7d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a7da:	230b      	movs	r3, #11
 800a7dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800a7de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7e2:	4619      	mov	r1, r3
 800a7e4:	4817      	ldr	r0, [pc, #92]	; (800a844 <HAL_ETH_MspInit+0x1a4>)
 800a7e6:	f7f9 fb37 	bl	8003e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800a7ea:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800a7ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7f0:	2302      	movs	r3, #2
 800a7f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7f8:	2303      	movs	r3, #3
 800a7fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a7fc:	230b      	movs	r3, #11
 800a7fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a800:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a804:	4619      	mov	r1, r3
 800a806:	4810      	ldr	r0, [pc, #64]	; (800a848 <HAL_ETH_MspInit+0x1a8>)
 800a808:	f7f9 fb26 	bl	8003e58 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 800a80c:	2200      	movs	r2, #0
 800a80e:	2100      	movs	r1, #0
 800a810:	203d      	movs	r0, #61	; 0x3d
 800a812:	f7f7 fe52 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a816:	203d      	movs	r0, #61	; 0x3d
 800a818:	f7f7 fe6b 	bl	80024f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 0, 0);
 800a81c:	2200      	movs	r2, #0
 800a81e:	2100      	movs	r1, #0
 800a820:	203e      	movs	r0, #62	; 0x3e
 800a822:	f7f7 fe4a 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800a826:	203e      	movs	r0, #62	; 0x3e
 800a828:	f7f7 fe63 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a82c:	bf00      	nop
 800a82e:	3738      	adds	r7, #56	; 0x38
 800a830:	46bd      	mov	sp, r7
 800a832:	bd80      	pop	{r7, pc}
 800a834:	40028000 	.word	0x40028000
 800a838:	40023800 	.word	0x40023800
 800a83c:	40020800 	.word	0x40020800
 800a840:	40020000 	.word	0x40020000
 800a844:	40020400 	.word	0x40020400
 800a848:	40021800 	.word	0x40021800

0800a84c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b086      	sub	sp, #24
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800a854:	2300      	movs	r3, #0
 800a856:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a858:	4b49      	ldr	r3, [pc, #292]	; (800a980 <low_level_init+0x134>)
 800a85a:	4a4a      	ldr	r2, [pc, #296]	; (800a984 <low_level_init+0x138>)
 800a85c:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800a85e:	4b48      	ldr	r3, [pc, #288]	; (800a980 <low_level_init+0x134>)
 800a860:	2201      	movs	r2, #1
 800a862:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800a864:	4b46      	ldr	r3, [pc, #280]	; (800a980 <low_level_init+0x134>)
 800a866:	2200      	movs	r2, #0
 800a868:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800a86a:	2300      	movs	r3, #0
 800a86c:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800a86e:	2380      	movs	r3, #128	; 0x80
 800a870:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800a872:	23e1      	movs	r3, #225	; 0xe1
 800a874:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800a876:	2300      	movs	r3, #0
 800a878:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800a87a:	2300      	movs	r3, #0
 800a87c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800a87e:	2300      	movs	r3, #0
 800a880:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800a882:	4a3f      	ldr	r2, [pc, #252]	; (800a980 <low_level_init+0x134>)
 800a884:	f107 0308 	add.w	r3, r7, #8
 800a888:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800a88a:	4b3d      	ldr	r3, [pc, #244]	; (800a980 <low_level_init+0x134>)
 800a88c:	2200      	movs	r2, #0
 800a88e:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800a890:	4b3b      	ldr	r3, [pc, #236]	; (800a980 <low_level_init+0x134>)
 800a892:	2200      	movs	r2, #0
 800a894:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800a896:	4b3a      	ldr	r3, [pc, #232]	; (800a980 <low_level_init+0x134>)
 800a898:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800a89c:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a89e:	4838      	ldr	r0, [pc, #224]	; (800a980 <low_level_init+0x134>)
 800a8a0:	f7f8 f94a 	bl	8002b38 <HAL_ETH_Init>
 800a8a4:	4603      	mov	r3, r0
 800a8a6:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800a8a8:	7dfb      	ldrb	r3, [r7, #23]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d108      	bne.n	800a8c0 <low_level_init+0x74>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a8b4:	f043 0304 	orr.w	r3, r3, #4
 800a8b8:	b2da      	uxtb	r2, r3
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800a8c0:	2304      	movs	r3, #4
 800a8c2:	4a31      	ldr	r2, [pc, #196]	; (800a988 <low_level_init+0x13c>)
 800a8c4:	4931      	ldr	r1, [pc, #196]	; (800a98c <low_level_init+0x140>)
 800a8c6:	482e      	ldr	r0, [pc, #184]	; (800a980 <low_level_init+0x134>)
 800a8c8:	f7f8 fac4 	bl	8002e54 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800a8cc:	2304      	movs	r3, #4
 800a8ce:	4a30      	ldr	r2, [pc, #192]	; (800a990 <low_level_init+0x144>)
 800a8d0:	4930      	ldr	r1, [pc, #192]	; (800a994 <low_level_init+0x148>)
 800a8d2:	482b      	ldr	r0, [pc, #172]	; (800a980 <low_level_init+0x134>)
 800a8d4:	f7f8 fb26 	bl	8002f24 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2206      	movs	r2, #6
 800a8dc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800a8e0:	4b27      	ldr	r3, [pc, #156]	; (800a980 <low_level_init+0x134>)
 800a8e2:	695b      	ldr	r3, [r3, #20]
 800a8e4:	781a      	ldrb	r2, [r3, #0]
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800a8ec:	4b24      	ldr	r3, [pc, #144]	; (800a980 <low_level_init+0x134>)
 800a8ee:	695b      	ldr	r3, [r3, #20]
 800a8f0:	785a      	ldrb	r2, [r3, #1]
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a8f8:	4b21      	ldr	r3, [pc, #132]	; (800a980 <low_level_init+0x134>)
 800a8fa:	695b      	ldr	r3, [r3, #20]
 800a8fc:	789a      	ldrb	r2, [r3, #2]
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a904:	4b1e      	ldr	r3, [pc, #120]	; (800a980 <low_level_init+0x134>)
 800a906:	695b      	ldr	r3, [r3, #20]
 800a908:	78da      	ldrb	r2, [r3, #3]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a910:	4b1b      	ldr	r3, [pc, #108]	; (800a980 <low_level_init+0x134>)
 800a912:	695b      	ldr	r3, [r3, #20]
 800a914:	791a      	ldrb	r2, [r3, #4]
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a91c:	4b18      	ldr	r3, [pc, #96]	; (800a980 <low_level_init+0x134>)
 800a91e:	695b      	ldr	r3, [r3, #20]
 800a920:	795a      	ldrb	r2, [r3, #5]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a92e:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a936:	f043 030a 	orr.w	r3, r3, #10
 800a93a:	b2da      	uxtb	r2, r3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800a942:	480f      	ldr	r0, [pc, #60]	; (800a980 <low_level_init+0x134>)
 800a944:	f7f8 fe17 	bl	8003576 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800a948:	f107 0310 	add.w	r3, r7, #16
 800a94c:	461a      	mov	r2, r3
 800a94e:	211d      	movs	r1, #29
 800a950:	480b      	ldr	r0, [pc, #44]	; (800a980 <low_level_init+0x134>)
 800a952:	f7f8 fd42 	bl	80033da <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	f043 030b 	orr.w	r3, r3, #11
 800a95c:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800a95e:	693b      	ldr	r3, [r7, #16]
 800a960:	461a      	mov	r2, r3
 800a962:	211d      	movs	r1, #29
 800a964:	4806      	ldr	r0, [pc, #24]	; (800a980 <low_level_init+0x134>)
 800a966:	f7f8 fda0 	bl	80034aa <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800a96a:	f107 0310 	add.w	r3, r7, #16
 800a96e:	461a      	mov	r2, r3
 800a970:	211d      	movs	r1, #29
 800a972:	4803      	ldr	r0, [pc, #12]	; (800a980 <low_level_init+0x134>)
 800a974:	f7f8 fd31 	bl	80033da <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800a978:	bf00      	nop
 800a97a:	3718      	adds	r7, #24
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}
 800a980:	200027b0 	.word	0x200027b0
 800a984:	40028000 	.word	0x40028000
 800a988:	200027f8 	.word	0x200027f8
 800a98c:	20000ee0 	.word	0x20000ee0
 800a990:	20000f60 	.word	0x20000f60
 800a994:	20002730 	.word	0x20002730

0800a998 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b08a      	sub	sp, #40	; 0x28
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800a9a2:	4b4b      	ldr	r3, [pc, #300]	; (800aad0 <low_level_output+0x138>)
 800a9a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9a6:	689b      	ldr	r3, [r3, #8]
 800a9a8:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800a9ba:	4b45      	ldr	r3, [pc, #276]	; (800aad0 <low_level_output+0x138>)
 800a9bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9be:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	623b      	str	r3, [r7, #32]
 800a9c8:	e05a      	b.n	800aa80 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a9ca:	69bb      	ldr	r3, [r7, #24]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	da03      	bge.n	800a9da <low_level_output+0x42>
      {
        errval = ERR_USE;
 800a9d2:	23f8      	movs	r3, #248	; 0xf8
 800a9d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800a9d8:	e05c      	b.n	800aa94 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800a9da:	6a3b      	ldr	r3, [r7, #32]
 800a9dc:	895b      	ldrh	r3, [r3, #10]
 800a9de:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800a9e4:	e02f      	b.n	800aa46 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800a9e6:	69fa      	ldr	r2, [r7, #28]
 800a9e8:	693b      	ldr	r3, [r7, #16]
 800a9ea:	18d0      	adds	r0, r2, r3
 800a9ec:	6a3b      	ldr	r3, [r7, #32]
 800a9ee:	685a      	ldr	r2, [r3, #4]
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	18d1      	adds	r1, r2, r3
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800a9fa:	3304      	adds	r3, #4
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	f006 ff12 	bl	8011826 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800aa02:	69bb      	ldr	r3, [r7, #24]
 800aa04:	68db      	ldr	r3, [r3, #12]
 800aa06:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800aa08:	69bb      	ldr	r3, [r7, #24]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	da03      	bge.n	800aa18 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800aa10:	23f8      	movs	r3, #248	; 0xf8
 800aa12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800aa16:	e03d      	b.n	800aa94 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800aa18:	69bb      	ldr	r3, [r7, #24]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800aa1e:	693a      	ldr	r2, [r7, #16]
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	4413      	add	r3, r2
 800aa24:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800aa28:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800aa2a:	68ba      	ldr	r2, [r7, #8]
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	1ad3      	subs	r3, r2, r3
 800aa30:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800aa34:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800aa36:	697a      	ldr	r2, [r7, #20]
 800aa38:	693b      	ldr	r3, [r7, #16]
 800aa3a:	1ad3      	subs	r3, r2, r3
 800aa3c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800aa40:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800aa42:	2300      	movs	r3, #0
 800aa44:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800aa46:	68fa      	ldr	r2, [r7, #12]
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	4413      	add	r3, r2
 800aa4c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800aa50:	4293      	cmp	r3, r2
 800aa52:	d8c8      	bhi.n	800a9e6 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800aa54:	69fa      	ldr	r2, [r7, #28]
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	18d0      	adds	r0, r2, r3
 800aa5a:	6a3b      	ldr	r3, [r7, #32]
 800aa5c:	685a      	ldr	r2, [r3, #4]
 800aa5e:	68bb      	ldr	r3, [r7, #8]
 800aa60:	4413      	add	r3, r2
 800aa62:	68fa      	ldr	r2, [r7, #12]
 800aa64:	4619      	mov	r1, r3
 800aa66:	f006 fede 	bl	8011826 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800aa6a:	693a      	ldr	r2, [r7, #16]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	4413      	add	r3, r2
 800aa70:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800aa72:	697a      	ldr	r2, [r7, #20]
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	4413      	add	r3, r2
 800aa78:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800aa7a:	6a3b      	ldr	r3, [r7, #32]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	623b      	str	r3, [r7, #32]
 800aa80:	6a3b      	ldr	r3, [r7, #32]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d1a1      	bne.n	800a9ca <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800aa86:	6979      	ldr	r1, [r7, #20]
 800aa88:	4811      	ldr	r0, [pc, #68]	; (800aad0 <low_level_output+0x138>)
 800aa8a:	f7f8 fab7 	bl	8002ffc <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800aa94:	4b0e      	ldr	r3, [pc, #56]	; (800aad0 <low_level_output+0x138>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aa9c:	3314      	adds	r3, #20
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f003 0320 	and.w	r3, r3, #32
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d00d      	beq.n	800aac4 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800aaa8:	4b09      	ldr	r3, [pc, #36]	; (800aad0 <low_level_output+0x138>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aab0:	3314      	adds	r3, #20
 800aab2:	2220      	movs	r2, #32
 800aab4:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800aab6:	4b06      	ldr	r3, [pc, #24]	; (800aad0 <low_level_output+0x138>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aabe:	3304      	adds	r3, #4
 800aac0:	2200      	movs	r2, #0
 800aac2:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800aac4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3728      	adds	r7, #40	; 0x28
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}
 800aad0:	200027b0 	.word	0x200027b0

0800aad4 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b08c      	sub	sp, #48	; 0x30
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800aadc:	2300      	movs	r3, #0
 800aade:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800aae0:	2300      	movs	r3, #0
 800aae2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800aae4:	2300      	movs	r3, #0
 800aae6:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800aae8:	2300      	movs	r3, #0
 800aaea:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800aaec:	2300      	movs	r3, #0
 800aaee:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 800aaf8:	484e      	ldr	r0, [pc, #312]	; (800ac34 <low_level_input+0x160>)
 800aafa:	f7f8 fb69 	bl	80031d0 <HAL_ETH_GetReceivedFrame>
 800aafe:	4603      	mov	r3, r0
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d001      	beq.n	800ab08 <low_level_input+0x34>

    return NULL;
 800ab04:	2300      	movs	r3, #0
 800ab06:	e091      	b.n	800ac2c <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800ab08:	4b4a      	ldr	r3, [pc, #296]	; (800ac34 <low_level_input+0x160>)
 800ab0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab0c:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800ab0e:	4b49      	ldr	r3, [pc, #292]	; (800ac34 <low_level_input+0x160>)
 800ab10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab12:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800ab14:	89fb      	ldrh	r3, [r7, #14]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d006      	beq.n	800ab28 <low_level_input+0x54>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800ab1a:	89fb      	ldrh	r3, [r7, #14]
 800ab1c:	2203      	movs	r2, #3
 800ab1e:	4619      	mov	r1, r3
 800ab20:	2004      	movs	r0, #4
 800ab22:	f002 fbb5 	bl	800d290 <pbuf_alloc>
 800ab26:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800ab28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d04b      	beq.n	800abc6 <low_level_input+0xf2>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800ab2e:	4b41      	ldr	r3, [pc, #260]	; (800ac34 <low_level_input+0x160>)
 800ab30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab32:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800ab34:	2300      	movs	r3, #0
 800ab36:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800ab38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab3a:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab3c:	e040      	b.n	800abc0 <low_level_input+0xec>
    {
      byteslefttocopy = q->len;
 800ab3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab40:	895b      	ldrh	r3, [r3, #10]
 800ab42:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800ab44:	2300      	movs	r3, #0
 800ab46:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800ab48:	e021      	b.n	800ab8e <low_level_input+0xba>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800ab4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab4c:	685a      	ldr	r2, [r3, #4]
 800ab4e:	69bb      	ldr	r3, [r7, #24]
 800ab50:	18d0      	adds	r0, r2, r3
 800ab52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ab54:	69fb      	ldr	r3, [r7, #28]
 800ab56:	18d1      	adds	r1, r2, r3
 800ab58:	69fb      	ldr	r3, [r7, #28]
 800ab5a:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ab5e:	3304      	adds	r3, #4
 800ab60:	461a      	mov	r2, r3
 800ab62:	f006 fe60 	bl	8011826 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ab66:	6a3b      	ldr	r3, [r7, #32]
 800ab68:	68db      	ldr	r3, [r3, #12]
 800ab6a:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800ab6c:	6a3b      	ldr	r3, [r7, #32]
 800ab6e:	689b      	ldr	r3, [r3, #8]
 800ab70:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800ab72:	69fa      	ldr	r2, [r7, #28]
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	4413      	add	r3, r2
 800ab78:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800ab7c:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800ab7e:	69ba      	ldr	r2, [r7, #24]
 800ab80:	69fb      	ldr	r3, [r7, #28]
 800ab82:	1ad3      	subs	r3, r2, r3
 800ab84:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800ab88:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800ab8e:	697a      	ldr	r2, [r7, #20]
 800ab90:	69fb      	ldr	r3, [r7, #28]
 800ab92:	4413      	add	r3, r2
 800ab94:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800ab98:	4293      	cmp	r3, r2
 800ab9a:	d8d6      	bhi.n	800ab4a <low_level_input+0x76>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800ab9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab9e:	685a      	ldr	r2, [r3, #4]
 800aba0:	69bb      	ldr	r3, [r7, #24]
 800aba2:	18d0      	adds	r0, r2, r3
 800aba4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aba6:	69fb      	ldr	r3, [r7, #28]
 800aba8:	4413      	add	r3, r2
 800abaa:	697a      	ldr	r2, [r7, #20]
 800abac:	4619      	mov	r1, r3
 800abae:	f006 fe3a 	bl	8011826 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800abb2:	69fa      	ldr	r2, [r7, #28]
 800abb4:	697b      	ldr	r3, [r7, #20]
 800abb6:	4413      	add	r3, r2
 800abb8:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800abba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	62bb      	str	r3, [r7, #40]	; 0x28
 800abc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d1bb      	bne.n	800ab3e <low_level_input+0x6a>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800abc6:	4b1b      	ldr	r3, [pc, #108]	; (800ac34 <low_level_input+0x160>)
 800abc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abca:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800abcc:	2300      	movs	r3, #0
 800abce:	613b      	str	r3, [r7, #16]
 800abd0:	e00b      	b.n	800abea <low_level_input+0x116>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800abd2:	6a3b      	ldr	r3, [r7, #32]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800abda:	6a3b      	ldr	r3, [r7, #32]
 800abdc:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800abde:	6a3b      	ldr	r3, [r7, #32]
 800abe0:	68db      	ldr	r3, [r3, #12]
 800abe2:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	3301      	adds	r3, #1
 800abe8:	613b      	str	r3, [r7, #16]
 800abea:	4b12      	ldr	r3, [pc, #72]	; (800ac34 <low_level_input+0x160>)
 800abec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abee:	693a      	ldr	r2, [r7, #16]
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d3ee      	bcc.n	800abd2 <low_level_input+0xfe>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800abf4:	4b0f      	ldr	r3, [pc, #60]	; (800ac34 <low_level_input+0x160>)
 800abf6:	2200      	movs	r2, #0
 800abf8:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800abfa:	4b0e      	ldr	r3, [pc, #56]	; (800ac34 <low_level_input+0x160>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac02:	3314      	adds	r3, #20
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d00d      	beq.n	800ac2a <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800ac0e:	4b09      	ldr	r3, [pc, #36]	; (800ac34 <low_level_input+0x160>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac16:	3314      	adds	r3, #20
 800ac18:	2280      	movs	r2, #128	; 0x80
 800ac1a:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800ac1c:	4b05      	ldr	r3, [pc, #20]	; (800ac34 <low_level_input+0x160>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac24:	3308      	adds	r3, #8
 800ac26:	2200      	movs	r2, #0
 800ac28:	601a      	str	r2, [r3, #0]
  }
  return p;
 800ac2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3730      	adds	r7, #48	; 0x30
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}
 800ac34:	200027b0 	.word	0x200027b0

0800ac38 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b084      	sub	sp, #16
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f7ff ff47 	bl	800aad4 <low_level_input>
 800ac46:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d010      	beq.n	800ac70 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	691b      	ldr	r3, [r3, #16]
 800ac52:	6879      	ldr	r1, [r7, #4]
 800ac54:	68f8      	ldr	r0, [r7, #12]
 800ac56:	4798      	blx	r3
 800ac58:	4603      	mov	r3, r0
 800ac5a:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 800ac5c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d006      	beq.n	800ac72 <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 800ac64:	68f8      	ldr	r0, [r7, #12]
 800ac66:	f002 fe81 	bl	800d96c <pbuf_free>
    p = NULL;
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	60fb      	str	r3, [r7, #12]
 800ac6e:	e000      	b.n	800ac72 <ethernetif_input+0x3a>
  if (p == NULL) return;
 800ac70:	bf00      	nop
  }
}
 800ac72:	3710      	adds	r7, #16
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}

0800ac78 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b082      	sub	sp, #8
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d106      	bne.n	800ac94 <ethernetif_init+0x1c>
 800ac86:	4b0e      	ldr	r3, [pc, #56]	; (800acc0 <ethernetif_init+0x48>)
 800ac88:	f240 2219 	movw	r2, #537	; 0x219
 800ac8c:	490d      	ldr	r1, [pc, #52]	; (800acc4 <ethernetif_init+0x4c>)
 800ac8e:	480e      	ldr	r0, [pc, #56]	; (800acc8 <ethernetif_init+0x50>)
 800ac90:	f006 fe82 	bl	8011998 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	2273      	movs	r2, #115	; 0x73
 800ac98:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2274      	movs	r2, #116	; 0x74
 800aca0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	4a09      	ldr	r2, [pc, #36]	; (800accc <ethernetif_init+0x54>)
 800aca8:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	4a08      	ldr	r2, [pc, #32]	; (800acd0 <ethernetif_init+0x58>)
 800acae:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f7ff fdcb 	bl	800a84c <low_level_init>

  return ERR_OK;
 800acb6:	2300      	movs	r3, #0
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3708      	adds	r7, #8
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}
 800acc0:	08012bd4 	.word	0x08012bd4
 800acc4:	08012bf0 	.word	0x08012bf0
 800acc8:	08012c00 	.word	0x08012c00
 800accc:	0800ef51 	.word	0x0800ef51
 800acd0:	0800a999 	.word	0x0800a999

0800acd4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800acd8:	f7f6 ff1e 	bl	8001b18 <HAL_GetTick>
 800acdc:	4603      	mov	r3, r0
}
 800acde:	4618      	mov	r0, r3
 800ace0:	bd80      	pop	{r7, pc}
	...

0800ace4 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b084      	sub	sp, #16
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800acec:	2300      	movs	r3, #0
 800acee:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800acf0:	2300      	movs	r3, #0
 800acf2:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800acfa:	089b      	lsrs	r3, r3, #2
 800acfc:	f003 0301 	and.w	r3, r3, #1
 800ad00:	b2db      	uxtb	r3, r3
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d05d      	beq.n	800adc2 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800ad06:	4b34      	ldr	r3, [pc, #208]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d03f      	beq.n	800ad8e <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800ad0e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ad12:	2100      	movs	r1, #0
 800ad14:	4830      	ldr	r0, [pc, #192]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad16:	f7f8 fbc8 	bl	80034aa <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800ad1a:	f7f6 fefd 	bl	8001b18 <HAL_GetTick>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800ad22:	f107 0308 	add.w	r3, r7, #8
 800ad26:	461a      	mov	r2, r3
 800ad28:	2101      	movs	r1, #1
 800ad2a:	482b      	ldr	r0, [pc, #172]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad2c:	f7f8 fb55 	bl	80033da <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800ad30:	f7f6 fef2 	bl	8001b18 <HAL_GetTick>
 800ad34:	4602      	mov	r2, r0
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	1ad3      	subs	r3, r2, r3
 800ad3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad3e:	d828      	bhi.n	800ad92 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	f003 0320 	and.w	r3, r3, #32
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d0eb      	beq.n	800ad22 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800ad4a:	f107 0308 	add.w	r3, r7, #8
 800ad4e:	461a      	mov	r2, r3
 800ad50:	211f      	movs	r1, #31
 800ad52:	4821      	ldr	r0, [pc, #132]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad54:	f7f8 fb41 	bl	80033da <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	f003 0310 	and.w	r3, r3, #16
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d004      	beq.n	800ad6c <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800ad62:	4b1d      	ldr	r3, [pc, #116]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ad68:	60da      	str	r2, [r3, #12]
 800ad6a:	e002      	b.n	800ad72 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800ad6c:	4b1a      	ldr	r3, [pc, #104]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad6e:	2200      	movs	r2, #0
 800ad70:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	f003 0304 	and.w	r3, r3, #4
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d003      	beq.n	800ad84 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800ad7c:	4b16      	ldr	r3, [pc, #88]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad7e:	2200      	movs	r2, #0
 800ad80:	609a      	str	r2, [r3, #8]
 800ad82:	e016      	b.n	800adb2 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800ad84:	4b14      	ldr	r3, [pc, #80]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800ad8a:	609a      	str	r2, [r3, #8]
 800ad8c:	e011      	b.n	800adb2 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800ad8e:	bf00      	nop
 800ad90:	e000      	b.n	800ad94 <ethernetif_update_config+0xb0>
          goto error;
 800ad92:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800ad94:	4b10      	ldr	r3, [pc, #64]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad96:	68db      	ldr	r3, [r3, #12]
 800ad98:	08db      	lsrs	r3, r3, #3
 800ad9a:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800ad9c:	4b0e      	ldr	r3, [pc, #56]	; (800add8 <ethernetif_update_config+0xf4>)
 800ad9e:	689b      	ldr	r3, [r3, #8]
 800ada0:	085b      	lsrs	r3, r3, #1
 800ada2:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800ada4:	4313      	orrs	r3, r2
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	461a      	mov	r2, r3
 800adaa:	2100      	movs	r1, #0
 800adac:	480a      	ldr	r0, [pc, #40]	; (800add8 <ethernetif_update_config+0xf4>)
 800adae:	f7f8 fb7c 	bl	80034aa <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800adb2:	2100      	movs	r1, #0
 800adb4:	4808      	ldr	r0, [pc, #32]	; (800add8 <ethernetif_update_config+0xf4>)
 800adb6:	f7f8 fc3d 	bl	8003634 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800adba:	4807      	ldr	r0, [pc, #28]	; (800add8 <ethernetif_update_config+0xf4>)
 800adbc:	f7f8 fbdb 	bl	8003576 <HAL_ETH_Start>
 800adc0:	e002      	b.n	800adc8 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800adc2:	4805      	ldr	r0, [pc, #20]	; (800add8 <ethernetif_update_config+0xf4>)
 800adc4:	f7f8 fc06 	bl	80035d4 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f000 f807 	bl	800addc <ethernetif_notify_conn_changed>
}
 800adce:	bf00      	nop
 800add0:	3710      	adds	r7, #16
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	200027b0 	.word	0x200027b0

0800addc <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800addc:	b480      	push	{r7}
 800adde:	b083      	sub	sp, #12
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800ade4:	bf00      	nop
 800ade6:	370c      	adds	r7, #12
 800ade8:	46bd      	mov	sp, r7
 800adea:	bc80      	pop	{r7}
 800adec:	4770      	bx	lr

0800adee <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800adee:	b580      	push	{r7, lr}
 800adf0:	b084      	sub	sp, #16
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	6078      	str	r0, [r7, #4]
 800adf6:	460b      	mov	r3, r1
 800adf8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800adfa:	2300      	movs	r3, #0
 800adfc:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	7c1b      	ldrb	r3, [r3, #16]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d115      	bne.n	800ae32 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ae06:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae0a:	2202      	movs	r2, #2
 800ae0c:	2181      	movs	r1, #129	; 0x81
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f006 fb6f 	bl	80114f2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2201      	movs	r2, #1
 800ae18:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ae1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae1e:	2202      	movs	r2, #2
 800ae20:	2101      	movs	r1, #1
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f006 fb65 	bl	80114f2 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800ae30:	e012      	b.n	800ae58 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ae32:	2340      	movs	r3, #64	; 0x40
 800ae34:	2202      	movs	r2, #2
 800ae36:	2181      	movs	r1, #129	; 0x81
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f006 fb5a 	bl	80114f2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2201      	movs	r2, #1
 800ae42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ae44:	2340      	movs	r3, #64	; 0x40
 800ae46:	2202      	movs	r2, #2
 800ae48:	2101      	movs	r1, #1
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f006 fb51 	bl	80114f2 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2201      	movs	r2, #1
 800ae54:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ae58:	2308      	movs	r3, #8
 800ae5a:	2203      	movs	r2, #3
 800ae5c:	2182      	movs	r1, #130	; 0x82
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f006 fb47 	bl	80114f2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2201      	movs	r2, #1
 800ae68:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ae6a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ae6e:	f006 fcbb 	bl	80117e8 <malloc>
 800ae72:	4603      	mov	r3, r0
 800ae74:	461a      	mov	r2, r3
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef)); // THIS LINE WAS ADDED
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae82:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800ae86:	2100      	movs	r1, #0
 800ae88:	4618      	mov	r0, r3
 800ae8a:	f006 fcd7 	bl	801183c <memset>
  if (pdev->pClassData == NULL)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d102      	bne.n	800ae9e <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800ae98:	2301      	movs	r3, #1
 800ae9a:	73fb      	strb	r3, [r7, #15]
 800ae9c:	e026      	b.n	800aeec <USBD_CDC_Init+0xfe>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aea4:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800aeb8:	68bb      	ldr	r3, [r7, #8]
 800aeba:	2200      	movs	r2, #0
 800aebc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	7c1b      	ldrb	r3, [r3, #16]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d109      	bne.n	800aedc <USBD_CDC_Init+0xee>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aece:	f44f 7300 	mov.w	r3, #512	; 0x200
 800aed2:	2101      	movs	r1, #1
 800aed4:	6878      	ldr	r0, [r7, #4]
 800aed6:	f006 fbfc 	bl	80116d2 <USBD_LL_PrepareReceive>
 800aeda:	e007      	b.n	800aeec <USBD_CDC_Init+0xfe>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800aedc:	68bb      	ldr	r3, [r7, #8]
 800aede:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800aee2:	2340      	movs	r3, #64	; 0x40
 800aee4:	2101      	movs	r1, #1
 800aee6:	6878      	ldr	r0, [r7, #4]
 800aee8:	f006 fbf3 	bl	80116d2 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800aeec:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	3710      	adds	r7, #16
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}

0800aef6 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aef6:	b580      	push	{r7, lr}
 800aef8:	b084      	sub	sp, #16
 800aefa:	af00      	add	r7, sp, #0
 800aefc:	6078      	str	r0, [r7, #4]
 800aefe:	460b      	mov	r3, r1
 800af00:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800af02:	2300      	movs	r3, #0
 800af04:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800af06:	2181      	movs	r1, #129	; 0x81
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f006 fb18 	bl	801153e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	2200      	movs	r2, #0
 800af12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800af14:	2101      	movs	r1, #1
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f006 fb11 	bl	801153e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2200      	movs	r2, #0
 800af20:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800af24:	2182      	movs	r1, #130	; 0x82
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	f006 fb09 	bl	801153e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d00e      	beq.n	800af5a <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800af42:	685b      	ldr	r3, [r3, #4]
 800af44:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af4c:	4618      	mov	r0, r3
 800af4e:	f006 fc53 	bl	80117f8 <free>
    pdev->pClassData = NULL;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2200      	movs	r2, #0
 800af56:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800af5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3710      	adds	r7, #16
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}

0800af64 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b086      	sub	sp, #24
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af74:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800af76:	2300      	movs	r3, #0
 800af78:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800af7a:	2300      	movs	r3, #0
 800af7c:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800af7e:	2300      	movs	r3, #0
 800af80:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	781b      	ldrb	r3, [r3, #0]
 800af86:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d039      	beq.n	800b002 <USBD_CDC_Setup+0x9e>
 800af8e:	2b20      	cmp	r3, #32
 800af90:	d17c      	bne.n	800b08c <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	88db      	ldrh	r3, [r3, #6]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d029      	beq.n	800afee <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	781b      	ldrb	r3, [r3, #0]
 800af9e:	b25b      	sxtb	r3, r3
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	da11      	bge.n	800afc8 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800afaa:	689b      	ldr	r3, [r3, #8]
 800afac:	683a      	ldr	r2, [r7, #0]
 800afae:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800afb0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800afb2:	683a      	ldr	r2, [r7, #0]
 800afb4:	88d2      	ldrh	r2, [r2, #6]
 800afb6:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800afb8:	6939      	ldr	r1, [r7, #16]
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	88db      	ldrh	r3, [r3, #6]
 800afbe:	461a      	mov	r2, r3
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f001 fa31 	bl	800c428 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800afc6:	e068      	b.n	800b09a <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	785a      	ldrb	r2, [r3, #1]
 800afcc:	693b      	ldr	r3, [r7, #16]
 800afce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	88db      	ldrh	r3, [r3, #6]
 800afd6:	b2da      	uxtb	r2, r3
 800afd8:	693b      	ldr	r3, [r7, #16]
 800afda:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800afde:	6939      	ldr	r1, [r7, #16]
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	88db      	ldrh	r3, [r3, #6]
 800afe4:	461a      	mov	r2, r3
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f001 fa4c 	bl	800c484 <USBD_CtlPrepareRx>
      break;
 800afec:	e055      	b.n	800b09a <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800aff4:	689b      	ldr	r3, [r3, #8]
 800aff6:	683a      	ldr	r2, [r7, #0]
 800aff8:	7850      	ldrb	r0, [r2, #1]
 800affa:	2200      	movs	r2, #0
 800affc:	6839      	ldr	r1, [r7, #0]
 800affe:	4798      	blx	r3
      break;
 800b000:	e04b      	b.n	800b09a <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	785b      	ldrb	r3, [r3, #1]
 800b006:	2b0a      	cmp	r3, #10
 800b008:	d017      	beq.n	800b03a <USBD_CDC_Setup+0xd6>
 800b00a:	2b0b      	cmp	r3, #11
 800b00c:	d029      	beq.n	800b062 <USBD_CDC_Setup+0xfe>
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d133      	bne.n	800b07a <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b018:	2b03      	cmp	r3, #3
 800b01a:	d107      	bne.n	800b02c <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b01c:	f107 030c 	add.w	r3, r7, #12
 800b020:	2202      	movs	r2, #2
 800b022:	4619      	mov	r1, r3
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f001 f9ff 	bl	800c428 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b02a:	e02e      	b.n	800b08a <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800b02c:	6839      	ldr	r1, [r7, #0]
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f001 f990 	bl	800c354 <USBD_CtlError>
            ret = USBD_FAIL;
 800b034:	2302      	movs	r3, #2
 800b036:	75fb      	strb	r3, [r7, #23]
          break;
 800b038:	e027      	b.n	800b08a <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b040:	2b03      	cmp	r3, #3
 800b042:	d107      	bne.n	800b054 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800b044:	f107 030f 	add.w	r3, r7, #15
 800b048:	2201      	movs	r2, #1
 800b04a:	4619      	mov	r1, r3
 800b04c:	6878      	ldr	r0, [r7, #4]
 800b04e:	f001 f9eb 	bl	800c428 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b052:	e01a      	b.n	800b08a <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800b054:	6839      	ldr	r1, [r7, #0]
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f001 f97c 	bl	800c354 <USBD_CtlError>
            ret = USBD_FAIL;
 800b05c:	2302      	movs	r3, #2
 800b05e:	75fb      	strb	r3, [r7, #23]
          break;
 800b060:	e013      	b.n	800b08a <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b068:	2b03      	cmp	r3, #3
 800b06a:	d00d      	beq.n	800b088 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800b06c:	6839      	ldr	r1, [r7, #0]
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f001 f970 	bl	800c354 <USBD_CtlError>
            ret = USBD_FAIL;
 800b074:	2302      	movs	r3, #2
 800b076:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b078:	e006      	b.n	800b088 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800b07a:	6839      	ldr	r1, [r7, #0]
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f001 f969 	bl	800c354 <USBD_CtlError>
          ret = USBD_FAIL;
 800b082:	2302      	movs	r3, #2
 800b084:	75fb      	strb	r3, [r7, #23]
          break;
 800b086:	e000      	b.n	800b08a <USBD_CDC_Setup+0x126>
          break;
 800b088:	bf00      	nop
      }
      break;
 800b08a:	e006      	b.n	800b09a <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800b08c:	6839      	ldr	r1, [r7, #0]
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f001 f960 	bl	800c354 <USBD_CtlError>
      ret = USBD_FAIL;
 800b094:	2302      	movs	r3, #2
 800b096:	75fb      	strb	r3, [r7, #23]
      break;
 800b098:	bf00      	nop
  }

  return ret;
 800b09a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3718      	adds	r7, #24
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b084      	sub	sp, #16
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	460b      	mov	r3, r1
 800b0ae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0b6:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b0be:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d03a      	beq.n	800b140 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b0ca:	78fa      	ldrb	r2, [r7, #3]
 800b0cc:	6879      	ldr	r1, [r7, #4]
 800b0ce:	4613      	mov	r3, r2
 800b0d0:	009b      	lsls	r3, r3, #2
 800b0d2:	4413      	add	r3, r2
 800b0d4:	009b      	lsls	r3, r3, #2
 800b0d6:	440b      	add	r3, r1
 800b0d8:	331c      	adds	r3, #28
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d029      	beq.n	800b134 <USBD_CDC_DataIn+0x90>
 800b0e0:	78fa      	ldrb	r2, [r7, #3]
 800b0e2:	6879      	ldr	r1, [r7, #4]
 800b0e4:	4613      	mov	r3, r2
 800b0e6:	009b      	lsls	r3, r3, #2
 800b0e8:	4413      	add	r3, r2
 800b0ea:	009b      	lsls	r3, r3, #2
 800b0ec:	440b      	add	r3, r1
 800b0ee:	331c      	adds	r3, #28
 800b0f0:	681a      	ldr	r2, [r3, #0]
 800b0f2:	78f9      	ldrb	r1, [r7, #3]
 800b0f4:	68b8      	ldr	r0, [r7, #8]
 800b0f6:	460b      	mov	r3, r1
 800b0f8:	00db      	lsls	r3, r3, #3
 800b0fa:	1a5b      	subs	r3, r3, r1
 800b0fc:	009b      	lsls	r3, r3, #2
 800b0fe:	4403      	add	r3, r0
 800b100:	3344      	adds	r3, #68	; 0x44
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	fbb2 f1f3 	udiv	r1, r2, r3
 800b108:	fb03 f301 	mul.w	r3, r3, r1
 800b10c:	1ad3      	subs	r3, r2, r3
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d110      	bne.n	800b134 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800b112:	78fa      	ldrb	r2, [r7, #3]
 800b114:	6879      	ldr	r1, [r7, #4]
 800b116:	4613      	mov	r3, r2
 800b118:	009b      	lsls	r3, r3, #2
 800b11a:	4413      	add	r3, r2
 800b11c:	009b      	lsls	r3, r3, #2
 800b11e:	440b      	add	r3, r1
 800b120:	331c      	adds	r3, #28
 800b122:	2200      	movs	r2, #0
 800b124:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b126:	78f9      	ldrb	r1, [r7, #3]
 800b128:	2300      	movs	r3, #0
 800b12a:	2200      	movs	r2, #0
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f006 faad 	bl	801168c <USBD_LL_Transmit>
 800b132:	e003      	b.n	800b13c <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	2200      	movs	r2, #0
 800b138:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800b13c:	2300      	movs	r3, #0
 800b13e:	e000      	b.n	800b142 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800b140:	2302      	movs	r3, #2
  }
}
 800b142:	4618      	mov	r0, r3
 800b144:	3710      	adds	r7, #16
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}

0800b14a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b14a:	b580      	push	{r7, lr}
 800b14c:	b084      	sub	sp, #16
 800b14e:	af00      	add	r7, sp, #0
 800b150:	6078      	str	r0, [r7, #4]
 800b152:	460b      	mov	r3, r1
 800b154:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b15c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b15e:	78fb      	ldrb	r3, [r7, #3]
 800b160:	4619      	mov	r1, r3
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f006 fad8 	bl	8011718 <USBD_LL_GetRxDataSize>
 800b168:	4602      	mov	r2, r0
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b176:	2b00      	cmp	r3, #0
 800b178:	d00d      	beq.n	800b196 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b180:	68db      	ldr	r3, [r3, #12]
 800b182:	68fa      	ldr	r2, [r7, #12]
 800b184:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b188:	68fa      	ldr	r2, [r7, #12]
 800b18a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b18e:	4611      	mov	r1, r2
 800b190:	4798      	blx	r3

    return USBD_OK;
 800b192:	2300      	movs	r3, #0
 800b194:	e000      	b.n	800b198 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800b196:	2302      	movs	r3, #2
  }
}
 800b198:	4618      	mov	r0, r3
 800b19a:	3710      	adds	r7, #16
 800b19c:	46bd      	mov	sp, r7
 800b19e:	bd80      	pop	{r7, pc}

0800b1a0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1ae:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d015      	beq.n	800b1e6 <USBD_CDC_EP0_RxReady+0x46>
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b1c0:	2bff      	cmp	r3, #255	; 0xff
 800b1c2:	d010      	beq.n	800b1e6 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b1ca:	689b      	ldr	r3, [r3, #8]
 800b1cc:	68fa      	ldr	r2, [r7, #12]
 800b1ce:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800b1d2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b1d4:	68fa      	ldr	r2, [r7, #12]
 800b1d6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b1da:	b292      	uxth	r2, r2
 800b1dc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	22ff      	movs	r2, #255	; 0xff
 800b1e2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800b1e6:	2300      	movs	r3, #0
}
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3710      	adds	r7, #16
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b083      	sub	sp, #12
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2243      	movs	r2, #67	; 0x43
 800b1fc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800b1fe:	4b03      	ldr	r3, [pc, #12]	; (800b20c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b200:	4618      	mov	r0, r3
 800b202:	370c      	adds	r7, #12
 800b204:	46bd      	mov	sp, r7
 800b206:	bc80      	pop	{r7}
 800b208:	4770      	bx	lr
 800b20a:	bf00      	nop
 800b20c:	20000098 	.word	0x20000098

0800b210 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b210:	b480      	push	{r7}
 800b212:	b083      	sub	sp, #12
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2243      	movs	r2, #67	; 0x43
 800b21c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800b21e:	4b03      	ldr	r3, [pc, #12]	; (800b22c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b220:	4618      	mov	r0, r3
 800b222:	370c      	adds	r7, #12
 800b224:	46bd      	mov	sp, r7
 800b226:	bc80      	pop	{r7}
 800b228:	4770      	bx	lr
 800b22a:	bf00      	nop
 800b22c:	20000054 	.word	0x20000054

0800b230 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b230:	b480      	push	{r7}
 800b232:	b083      	sub	sp, #12
 800b234:	af00      	add	r7, sp, #0
 800b236:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	2243      	movs	r2, #67	; 0x43
 800b23c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800b23e:	4b03      	ldr	r3, [pc, #12]	; (800b24c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b240:	4618      	mov	r0, r3
 800b242:	370c      	adds	r7, #12
 800b244:	46bd      	mov	sp, r7
 800b246:	bc80      	pop	{r7}
 800b248:	4770      	bx	lr
 800b24a:	bf00      	nop
 800b24c:	200000dc 	.word	0x200000dc

0800b250 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b250:	b480      	push	{r7}
 800b252:	b083      	sub	sp, #12
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	220a      	movs	r2, #10
 800b25c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800b25e:	4b03      	ldr	r3, [pc, #12]	; (800b26c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b260:	4618      	mov	r0, r3
 800b262:	370c      	adds	r7, #12
 800b264:	46bd      	mov	sp, r7
 800b266:	bc80      	pop	{r7}
 800b268:	4770      	bx	lr
 800b26a:	bf00      	nop
 800b26c:	20000010 	.word	0x20000010

0800b270 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800b270:	b480      	push	{r7}
 800b272:	b085      	sub	sp, #20
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
 800b278:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800b27a:	2302      	movs	r3, #2
 800b27c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	2b00      	cmp	r3, #0
 800b282:	d005      	beq.n	800b290 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	683a      	ldr	r2, [r7, #0]
 800b288:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800b28c:	2300      	movs	r3, #0
 800b28e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b290:	7bfb      	ldrb	r3, [r7, #15]
}
 800b292:	4618      	mov	r0, r3
 800b294:	3714      	adds	r7, #20
 800b296:	46bd      	mov	sp, r7
 800b298:	bc80      	pop	{r7}
 800b29a:	4770      	bx	lr

0800b29c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b087      	sub	sp, #28
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	60f8      	str	r0, [r7, #12]
 800b2a4:	60b9      	str	r1, [r7, #8]
 800b2a6:	4613      	mov	r3, r2
 800b2a8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2b0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800b2b2:	697b      	ldr	r3, [r7, #20]
 800b2b4:	68ba      	ldr	r2, [r7, #8]
 800b2b6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b2ba:	88fa      	ldrh	r2, [r7, #6]
 800b2bc:	697b      	ldr	r3, [r7, #20]
 800b2be:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800b2c2:	2300      	movs	r3, #0
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	371c      	adds	r7, #28
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bc80      	pop	{r7}
 800b2cc:	4770      	bx	lr

0800b2ce <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800b2ce:	b480      	push	{r7}
 800b2d0:	b085      	sub	sp, #20
 800b2d2:	af00      	add	r7, sp, #0
 800b2d4:	6078      	str	r0, [r7, #4]
 800b2d6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2de:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	683a      	ldr	r2, [r7, #0]
 800b2e4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800b2e8:	2300      	movs	r3, #0
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3714      	adds	r7, #20
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bc80      	pop	{r7}
 800b2f2:	4770      	bx	lr

0800b2f4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b084      	sub	sp, #16
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b302:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d01c      	beq.n	800b348 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800b314:	2b00      	cmp	r3, #0
 800b316:	d115      	bne.n	800b344 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	2201      	movs	r2, #1
 800b31c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800b336:	b29b      	uxth	r3, r3
 800b338:	2181      	movs	r1, #129	; 0x81
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f006 f9a6 	bl	801168c <USBD_LL_Transmit>

      return USBD_OK;
 800b340:	2300      	movs	r3, #0
 800b342:	e002      	b.n	800b34a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800b344:	2301      	movs	r3, #1
 800b346:	e000      	b.n	800b34a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800b348:	2302      	movs	r3, #2
  }
}
 800b34a:	4618      	mov	r0, r3
 800b34c:	3710      	adds	r7, #16
 800b34e:	46bd      	mov	sp, r7
 800b350:	bd80      	pop	{r7, pc}

0800b352 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b352:	b580      	push	{r7, lr}
 800b354:	b084      	sub	sp, #16
 800b356:	af00      	add	r7, sp, #0
 800b358:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b360:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d017      	beq.n	800b39c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	7c1b      	ldrb	r3, [r3, #16]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d109      	bne.n	800b388 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b37a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b37e:	2101      	movs	r1, #1
 800b380:	6878      	ldr	r0, [r7, #4]
 800b382:	f006 f9a6 	bl	80116d2 <USBD_LL_PrepareReceive>
 800b386:	e007      	b.n	800b398 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b38e:	2340      	movs	r3, #64	; 0x40
 800b390:	2101      	movs	r1, #1
 800b392:	6878      	ldr	r0, [r7, #4]
 800b394:	f006 f99d 	bl	80116d2 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800b398:	2300      	movs	r3, #0
 800b39a:	e000      	b.n	800b39e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800b39c:	2302      	movs	r3, #2
  }
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3710      	adds	r7, #16
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b3a6:	b580      	push	{r7, lr}
 800b3a8:	b084      	sub	sp, #16
 800b3aa:	af00      	add	r7, sp, #0
 800b3ac:	60f8      	str	r0, [r7, #12]
 800b3ae:	60b9      	str	r1, [r7, #8]
 800b3b0:	4613      	mov	r3, r2
 800b3b2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d101      	bne.n	800b3be <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b3ba:	2302      	movs	r3, #2
 800b3bc:	e01a      	b.n	800b3f4 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d003      	beq.n	800b3d0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d003      	beq.n	800b3de <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	68ba      	ldr	r2, [r7, #8]
 800b3da:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	2201      	movs	r2, #1
 800b3e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	79fa      	ldrb	r2, [r7, #7]
 800b3ea:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800b3ec:	68f8      	ldr	r0, [r7, #12]
 800b3ee:	f006 f81b 	bl	8011428 <USBD_LL_Init>

  return USBD_OK;
 800b3f2:	2300      	movs	r3, #0
}
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	3710      	adds	r7, #16
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	bd80      	pop	{r7, pc}

0800b3fc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b3fc:	b480      	push	{r7}
 800b3fe:	b085      	sub	sp, #20
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800b406:	2300      	movs	r3, #0
 800b408:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800b40a:	683b      	ldr	r3, [r7, #0]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d006      	beq.n	800b41e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	683a      	ldr	r2, [r7, #0]
 800b414:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800b418:	2300      	movs	r3, #0
 800b41a:	73fb      	strb	r3, [r7, #15]
 800b41c:	e001      	b.n	800b422 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800b41e:	2302      	movs	r3, #2
 800b420:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b422:	7bfb      	ldrb	r3, [r7, #15]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3714      	adds	r7, #20
 800b428:	46bd      	mov	sp, r7
 800b42a:	bc80      	pop	{r7}
 800b42c:	4770      	bx	lr

0800b42e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b42e:	b580      	push	{r7, lr}
 800b430:	b082      	sub	sp, #8
 800b432:	af00      	add	r7, sp, #0
 800b434:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	f006 f840 	bl	80114bc <USBD_LL_Start>

  return USBD_OK;
 800b43c:	2300      	movs	r3, #0
}
 800b43e:	4618      	mov	r0, r3
 800b440:	3708      	adds	r7, #8
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}

0800b446 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b446:	b480      	push	{r7}
 800b448:	b083      	sub	sp, #12
 800b44a:	af00      	add	r7, sp, #0
 800b44c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b44e:	2300      	movs	r3, #0
}
 800b450:	4618      	mov	r0, r3
 800b452:	370c      	adds	r7, #12
 800b454:	46bd      	mov	sp, r7
 800b456:	bc80      	pop	{r7}
 800b458:	4770      	bx	lr

0800b45a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b45a:	b580      	push	{r7, lr}
 800b45c:	b084      	sub	sp, #16
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]
 800b462:	460b      	mov	r3, r1
 800b464:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b466:	2302      	movs	r3, #2
 800b468:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00c      	beq.n	800b48e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	78fa      	ldrb	r2, [r7, #3]
 800b47e:	4611      	mov	r1, r2
 800b480:	6878      	ldr	r0, [r7, #4]
 800b482:	4798      	blx	r3
 800b484:	4603      	mov	r3, r0
 800b486:	2b00      	cmp	r3, #0
 800b488:	d101      	bne.n	800b48e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800b48a:	2300      	movs	r3, #0
 800b48c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b490:	4618      	mov	r0, r3
 800b492:	3710      	adds	r7, #16
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4aa:	685b      	ldr	r3, [r3, #4]
 800b4ac:	78fa      	ldrb	r2, [r7, #3]
 800b4ae:	4611      	mov	r1, r2
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	4798      	blx	r3

  return USBD_OK;
 800b4b4:	2300      	movs	r3, #0
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	3708      	adds	r7, #8
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}

0800b4be <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b4be:	b580      	push	{r7, lr}
 800b4c0:	b082      	sub	sp, #8
 800b4c2:	af00      	add	r7, sp, #0
 800b4c4:	6078      	str	r0, [r7, #4]
 800b4c6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b4ce:	6839      	ldr	r1, [r7, #0]
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	f000 ff03 	bl	800c2dc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2201      	movs	r2, #1
 800b4da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b4e4:	461a      	mov	r2, r3
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b4f2:	f003 031f 	and.w	r3, r3, #31
 800b4f6:	2b01      	cmp	r3, #1
 800b4f8:	d00c      	beq.n	800b514 <USBD_LL_SetupStage+0x56>
 800b4fa:	2b01      	cmp	r3, #1
 800b4fc:	d302      	bcc.n	800b504 <USBD_LL_SetupStage+0x46>
 800b4fe:	2b02      	cmp	r3, #2
 800b500:	d010      	beq.n	800b524 <USBD_LL_SetupStage+0x66>
 800b502:	e017      	b.n	800b534 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b50a:	4619      	mov	r1, r3
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f000 fa03 	bl	800b918 <USBD_StdDevReq>
      break;
 800b512:	e01a      	b.n	800b54a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b51a:	4619      	mov	r1, r3
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f000 fa65 	bl	800b9ec <USBD_StdItfReq>
      break;
 800b522:	e012      	b.n	800b54a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800b52a:	4619      	mov	r1, r3
 800b52c:	6878      	ldr	r0, [r7, #4]
 800b52e:	f000 faa3 	bl	800ba78 <USBD_StdEPReq>
      break;
 800b532:	e00a      	b.n	800b54a <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800b53a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b53e:	b2db      	uxtb	r3, r3
 800b540:	4619      	mov	r1, r3
 800b542:	6878      	ldr	r0, [r7, #4]
 800b544:	f006 f81a 	bl	801157c <USBD_LL_StallEP>
      break;
 800b548:	bf00      	nop
  }

  return USBD_OK;
 800b54a:	2300      	movs	r3, #0
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	3708      	adds	r7, #8
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}

0800b554 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b086      	sub	sp, #24
 800b558:	af00      	add	r7, sp, #0
 800b55a:	60f8      	str	r0, [r7, #12]
 800b55c:	460b      	mov	r3, r1
 800b55e:	607a      	str	r2, [r7, #4]
 800b560:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b562:	7afb      	ldrb	r3, [r7, #11]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d14b      	bne.n	800b600 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b56e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b576:	2b03      	cmp	r3, #3
 800b578:	d134      	bne.n	800b5e4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	68da      	ldr	r2, [r3, #12]
 800b57e:	697b      	ldr	r3, [r7, #20]
 800b580:	691b      	ldr	r3, [r3, #16]
 800b582:	429a      	cmp	r2, r3
 800b584:	d919      	bls.n	800b5ba <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	68da      	ldr	r2, [r3, #12]
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	691b      	ldr	r3, [r3, #16]
 800b58e:	1ad2      	subs	r2, r2, r3
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b594:	697b      	ldr	r3, [r7, #20]
 800b596:	68da      	ldr	r2, [r3, #12]
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b59c:	429a      	cmp	r2, r3
 800b59e:	d203      	bcs.n	800b5a8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800b5a4:	b29b      	uxth	r3, r3
 800b5a6:	e002      	b.n	800b5ae <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800b5a8:	697b      	ldr	r3, [r7, #20]
 800b5aa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800b5ac:	b29b      	uxth	r3, r3
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	6879      	ldr	r1, [r7, #4]
 800b5b2:	68f8      	ldr	r0, [r7, #12]
 800b5b4:	f000 ff84 	bl	800c4c0 <USBD_CtlContinueRx>
 800b5b8:	e038      	b.n	800b62c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5c0:	691b      	ldr	r3, [r3, #16]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d00a      	beq.n	800b5dc <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800b5cc:	2b03      	cmp	r3, #3
 800b5ce:	d105      	bne.n	800b5dc <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5d6:	691b      	ldr	r3, [r3, #16]
 800b5d8:	68f8      	ldr	r0, [r7, #12]
 800b5da:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800b5dc:	68f8      	ldr	r0, [r7, #12]
 800b5de:	f000 ff81 	bl	800c4e4 <USBD_CtlSendStatus>
 800b5e2:	e023      	b.n	800b62c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b5ea:	2b05      	cmp	r3, #5
 800b5ec:	d11e      	bne.n	800b62c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800b5f6:	2100      	movs	r1, #0
 800b5f8:	68f8      	ldr	r0, [r7, #12]
 800b5fa:	f005 ffbf 	bl	801157c <USBD_LL_StallEP>
 800b5fe:	e015      	b.n	800b62c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b606:	699b      	ldr	r3, [r3, #24]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d00d      	beq.n	800b628 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800b612:	2b03      	cmp	r3, #3
 800b614:	d108      	bne.n	800b628 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b61c:	699b      	ldr	r3, [r3, #24]
 800b61e:	7afa      	ldrb	r2, [r7, #11]
 800b620:	4611      	mov	r1, r2
 800b622:	68f8      	ldr	r0, [r7, #12]
 800b624:	4798      	blx	r3
 800b626:	e001      	b.n	800b62c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b628:	2302      	movs	r3, #2
 800b62a:	e000      	b.n	800b62e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800b62c:	2300      	movs	r3, #0
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3718      	adds	r7, #24
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}

0800b636 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b636:	b580      	push	{r7, lr}
 800b638:	b086      	sub	sp, #24
 800b63a:	af00      	add	r7, sp, #0
 800b63c:	60f8      	str	r0, [r7, #12]
 800b63e:	460b      	mov	r3, r1
 800b640:	607a      	str	r2, [r7, #4]
 800b642:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800b644:	7afb      	ldrb	r3, [r7, #11]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d17f      	bne.n	800b74a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	3314      	adds	r3, #20
 800b64e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b656:	2b02      	cmp	r3, #2
 800b658:	d15c      	bne.n	800b714 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800b65a:	697b      	ldr	r3, [r7, #20]
 800b65c:	68da      	ldr	r2, [r3, #12]
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	691b      	ldr	r3, [r3, #16]
 800b662:	429a      	cmp	r2, r3
 800b664:	d915      	bls.n	800b692 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800b666:	697b      	ldr	r3, [r7, #20]
 800b668:	68da      	ldr	r2, [r3, #12]
 800b66a:	697b      	ldr	r3, [r7, #20]
 800b66c:	691b      	ldr	r3, [r3, #16]
 800b66e:	1ad2      	subs	r2, r2, r3
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800b674:	697b      	ldr	r3, [r7, #20]
 800b676:	68db      	ldr	r3, [r3, #12]
 800b678:	b29b      	uxth	r3, r3
 800b67a:	461a      	mov	r2, r3
 800b67c:	6879      	ldr	r1, [r7, #4]
 800b67e:	68f8      	ldr	r0, [r7, #12]
 800b680:	f000 feee 	bl	800c460 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b684:	2300      	movs	r3, #0
 800b686:	2200      	movs	r2, #0
 800b688:	2100      	movs	r1, #0
 800b68a:	68f8      	ldr	r0, [r7, #12]
 800b68c:	f006 f821 	bl	80116d2 <USBD_LL_PrepareReceive>
 800b690:	e04e      	b.n	800b730 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	689b      	ldr	r3, [r3, #8]
 800b696:	697a      	ldr	r2, [r7, #20]
 800b698:	6912      	ldr	r2, [r2, #16]
 800b69a:	fbb3 f1f2 	udiv	r1, r3, r2
 800b69e:	fb02 f201 	mul.w	r2, r2, r1
 800b6a2:	1a9b      	subs	r3, r3, r2
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d11c      	bne.n	800b6e2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	689a      	ldr	r2, [r3, #8]
 800b6ac:	697b      	ldr	r3, [r7, #20]
 800b6ae:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800b6b0:	429a      	cmp	r2, r3
 800b6b2:	d316      	bcc.n	800b6e2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	689a      	ldr	r2, [r3, #8]
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d20f      	bcs.n	800b6e2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	2100      	movs	r1, #0
 800b6c6:	68f8      	ldr	r0, [r7, #12]
 800b6c8:	f000 feca 	bl	800c460 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	2100      	movs	r1, #0
 800b6da:	68f8      	ldr	r0, [r7, #12]
 800b6dc:	f005 fff9 	bl	80116d2 <USBD_LL_PrepareReceive>
 800b6e0:	e026      	b.n	800b730 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b6e8:	68db      	ldr	r3, [r3, #12]
 800b6ea:	2b00      	cmp	r3, #0
 800b6ec:	d00a      	beq.n	800b704 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800b6f4:	2b03      	cmp	r3, #3
 800b6f6:	d105      	bne.n	800b704 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b6fe:	68db      	ldr	r3, [r3, #12]
 800b700:	68f8      	ldr	r0, [r7, #12]
 800b702:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800b704:	2180      	movs	r1, #128	; 0x80
 800b706:	68f8      	ldr	r0, [r7, #12]
 800b708:	f005 ff38 	bl	801157c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800b70c:	68f8      	ldr	r0, [r7, #12]
 800b70e:	f000 fefc 	bl	800c50a <USBD_CtlReceiveStatus>
 800b712:	e00d      	b.n	800b730 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b71a:	2b04      	cmp	r3, #4
 800b71c:	d004      	beq.n	800b728 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800b724:	2b00      	cmp	r3, #0
 800b726:	d103      	bne.n	800b730 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800b728:	2180      	movs	r1, #128	; 0x80
 800b72a:	68f8      	ldr	r0, [r7, #12]
 800b72c:	f005 ff26 	bl	801157c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b736:	2b01      	cmp	r3, #1
 800b738:	d11d      	bne.n	800b776 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800b73a:	68f8      	ldr	r0, [r7, #12]
 800b73c:	f7ff fe83 	bl	800b446 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b740:	68fb      	ldr	r3, [r7, #12]
 800b742:	2200      	movs	r2, #0
 800b744:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b748:	e015      	b.n	800b776 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800b74a:	68fb      	ldr	r3, [r7, #12]
 800b74c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b750:	695b      	ldr	r3, [r3, #20]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d00d      	beq.n	800b772 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800b75c:	2b03      	cmp	r3, #3
 800b75e:	d108      	bne.n	800b772 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b766:	695b      	ldr	r3, [r3, #20]
 800b768:	7afa      	ldrb	r2, [r7, #11]
 800b76a:	4611      	mov	r1, r2
 800b76c:	68f8      	ldr	r0, [r7, #12]
 800b76e:	4798      	blx	r3
 800b770:	e001      	b.n	800b776 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800b772:	2302      	movs	r3, #2
 800b774:	e000      	b.n	800b778 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800b776:	2300      	movs	r3, #0
}
 800b778:	4618      	mov	r0, r3
 800b77a:	3718      	adds	r7, #24
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}

0800b780 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b780:	b580      	push	{r7, lr}
 800b782:	b082      	sub	sp, #8
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b788:	2340      	movs	r3, #64	; 0x40
 800b78a:	2200      	movs	r2, #0
 800b78c:	2100      	movs	r1, #0
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f005 feaf 	bl	80114f2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2201      	movs	r2, #1
 800b798:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2240      	movs	r2, #64	; 0x40
 800b7a0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b7a4:	2340      	movs	r3, #64	; 0x40
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	2180      	movs	r1, #128	; 0x80
 800b7aa:	6878      	ldr	r0, [r7, #4]
 800b7ac:	f005 fea1 	bl	80114f2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2240      	movs	r2, #64	; 0x40
 800b7ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d009      	beq.n	800b7f8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b7ea:	685b      	ldr	r3, [r3, #4]
 800b7ec:	687a      	ldr	r2, [r7, #4]
 800b7ee:	6852      	ldr	r2, [r2, #4]
 800b7f0:	b2d2      	uxtb	r2, r2
 800b7f2:	4611      	mov	r1, r2
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	4798      	blx	r3
  }

  return USBD_OK;
 800b7f8:	2300      	movs	r3, #0
}
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	3708      	adds	r7, #8
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}

0800b802 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b802:	b480      	push	{r7}
 800b804:	b083      	sub	sp, #12
 800b806:	af00      	add	r7, sp, #0
 800b808:	6078      	str	r0, [r7, #4]
 800b80a:	460b      	mov	r3, r1
 800b80c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	78fa      	ldrb	r2, [r7, #3]
 800b812:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b814:	2300      	movs	r3, #0
}
 800b816:	4618      	mov	r0, r3
 800b818:	370c      	adds	r7, #12
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bc80      	pop	{r7}
 800b81e:	4770      	bx	lr

0800b820 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b820:	b480      	push	{r7}
 800b822:	b083      	sub	sp, #12
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2204      	movs	r2, #4
 800b838:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b83c:	2300      	movs	r3, #0
}
 800b83e:	4618      	mov	r0, r3
 800b840:	370c      	adds	r7, #12
 800b842:	46bd      	mov	sp, r7
 800b844:	bc80      	pop	{r7}
 800b846:	4770      	bx	lr

0800b848 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b848:	b480      	push	{r7}
 800b84a:	b083      	sub	sp, #12
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b856:	2b04      	cmp	r3, #4
 800b858:	d105      	bne.n	800b866 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b866:	2300      	movs	r3, #0
}
 800b868:	4618      	mov	r0, r3
 800b86a:	370c      	adds	r7, #12
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bc80      	pop	{r7}
 800b870:	4770      	bx	lr

0800b872 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b872:	b580      	push	{r7, lr}
 800b874:	b082      	sub	sp, #8
 800b876:	af00      	add	r7, sp, #0
 800b878:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b880:	2b03      	cmp	r3, #3
 800b882:	d10b      	bne.n	800b89c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b88a:	69db      	ldr	r3, [r3, #28]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d005      	beq.n	800b89c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b896:	69db      	ldr	r3, [r3, #28]
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b89c:	2300      	movs	r3, #0
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	3708      	adds	r7, #8
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}

0800b8a6 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b8a6:	b480      	push	{r7}
 800b8a8:	b083      	sub	sp, #12
 800b8aa:	af00      	add	r7, sp, #0
 800b8ac:	6078      	str	r0, [r7, #4]
 800b8ae:	460b      	mov	r3, r1
 800b8b0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b8b2:	2300      	movs	r3, #0
}
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	370c      	adds	r7, #12
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	bc80      	pop	{r7}
 800b8bc:	4770      	bx	lr

0800b8be <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b8be:	b480      	push	{r7}
 800b8c0:	b083      	sub	sp, #12
 800b8c2:	af00      	add	r7, sp, #0
 800b8c4:	6078      	str	r0, [r7, #4]
 800b8c6:	460b      	mov	r3, r1
 800b8c8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800b8ca:	2300      	movs	r3, #0
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	370c      	adds	r7, #12
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bc80      	pop	{r7}
 800b8d4:	4770      	bx	lr

0800b8d6 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b8d6:	b480      	push	{r7}
 800b8d8:	b083      	sub	sp, #12
 800b8da:	af00      	add	r7, sp, #0
 800b8dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b8de:	2300      	movs	r3, #0
}
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	370c      	adds	r7, #12
 800b8e4:	46bd      	mov	sp, r7
 800b8e6:	bc80      	pop	{r7}
 800b8e8:	4770      	bx	lr

0800b8ea <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b8ea:	b580      	push	{r7, lr}
 800b8ec:	b082      	sub	sp, #8
 800b8ee:	af00      	add	r7, sp, #0
 800b8f0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2201      	movs	r2, #1
 800b8f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b900:	685b      	ldr	r3, [r3, #4]
 800b902:	687a      	ldr	r2, [r7, #4]
 800b904:	6852      	ldr	r2, [r2, #4]
 800b906:	b2d2      	uxtb	r2, r2
 800b908:	4611      	mov	r1, r2
 800b90a:	6878      	ldr	r0, [r7, #4]
 800b90c:	4798      	blx	r3

  return USBD_OK;
 800b90e:	2300      	movs	r3, #0
}
 800b910:	4618      	mov	r0, r3
 800b912:	3708      	adds	r7, #8
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}

0800b918 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b084      	sub	sp, #16
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	6078      	str	r0, [r7, #4]
 800b920:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b922:	2300      	movs	r3, #0
 800b924:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	781b      	ldrb	r3, [r3, #0]
 800b92a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b92e:	2b20      	cmp	r3, #32
 800b930:	d004      	beq.n	800b93c <USBD_StdDevReq+0x24>
 800b932:	2b40      	cmp	r3, #64	; 0x40
 800b934:	d002      	beq.n	800b93c <USBD_StdDevReq+0x24>
 800b936:	2b00      	cmp	r3, #0
 800b938:	d008      	beq.n	800b94c <USBD_StdDevReq+0x34>
 800b93a:	e04c      	b.n	800b9d6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b942:	689b      	ldr	r3, [r3, #8]
 800b944:	6839      	ldr	r1, [r7, #0]
 800b946:	6878      	ldr	r0, [r7, #4]
 800b948:	4798      	blx	r3
      break;
 800b94a:	e049      	b.n	800b9e0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b94c:	683b      	ldr	r3, [r7, #0]
 800b94e:	785b      	ldrb	r3, [r3, #1]
 800b950:	2b09      	cmp	r3, #9
 800b952:	d83a      	bhi.n	800b9ca <USBD_StdDevReq+0xb2>
 800b954:	a201      	add	r2, pc, #4	; (adr r2, 800b95c <USBD_StdDevReq+0x44>)
 800b956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b95a:	bf00      	nop
 800b95c:	0800b9ad 	.word	0x0800b9ad
 800b960:	0800b9c1 	.word	0x0800b9c1
 800b964:	0800b9cb 	.word	0x0800b9cb
 800b968:	0800b9b7 	.word	0x0800b9b7
 800b96c:	0800b9cb 	.word	0x0800b9cb
 800b970:	0800b98f 	.word	0x0800b98f
 800b974:	0800b985 	.word	0x0800b985
 800b978:	0800b9cb 	.word	0x0800b9cb
 800b97c:	0800b9a3 	.word	0x0800b9a3
 800b980:	0800b999 	.word	0x0800b999
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b984:	6839      	ldr	r1, [r7, #0]
 800b986:	6878      	ldr	r0, [r7, #4]
 800b988:	f000 f9d4 	bl	800bd34 <USBD_GetDescriptor>
          break;
 800b98c:	e022      	b.n	800b9d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b98e:	6839      	ldr	r1, [r7, #0]
 800b990:	6878      	ldr	r0, [r7, #4]
 800b992:	f000 fb37 	bl	800c004 <USBD_SetAddress>
          break;
 800b996:	e01d      	b.n	800b9d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800b998:	6839      	ldr	r1, [r7, #0]
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f000 fb74 	bl	800c088 <USBD_SetConfig>
          break;
 800b9a0:	e018      	b.n	800b9d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b9a2:	6839      	ldr	r1, [r7, #0]
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	f000 fbfd 	bl	800c1a4 <USBD_GetConfig>
          break;
 800b9aa:	e013      	b.n	800b9d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b9ac:	6839      	ldr	r1, [r7, #0]
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f000 fc2c 	bl	800c20c <USBD_GetStatus>
          break;
 800b9b4:	e00e      	b.n	800b9d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b9b6:	6839      	ldr	r1, [r7, #0]
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f000 fc5a 	bl	800c272 <USBD_SetFeature>
          break;
 800b9be:	e009      	b.n	800b9d4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b9c0:	6839      	ldr	r1, [r7, #0]
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f000 fc69 	bl	800c29a <USBD_ClrFeature>
          break;
 800b9c8:	e004      	b.n	800b9d4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800b9ca:	6839      	ldr	r1, [r7, #0]
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f000 fcc1 	bl	800c354 <USBD_CtlError>
          break;
 800b9d2:	bf00      	nop
      }
      break;
 800b9d4:	e004      	b.n	800b9e0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800b9d6:	6839      	ldr	r1, [r7, #0]
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f000 fcbb 	bl	800c354 <USBD_CtlError>
      break;
 800b9de:	bf00      	nop
  }

  return ret;
 800b9e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	3710      	adds	r7, #16
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bd80      	pop	{r7, pc}
 800b9ea:	bf00      	nop

0800b9ec <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
 800b9f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b9fa:	683b      	ldr	r3, [r7, #0]
 800b9fc:	781b      	ldrb	r3, [r3, #0]
 800b9fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ba02:	2b20      	cmp	r3, #32
 800ba04:	d003      	beq.n	800ba0e <USBD_StdItfReq+0x22>
 800ba06:	2b40      	cmp	r3, #64	; 0x40
 800ba08:	d001      	beq.n	800ba0e <USBD_StdItfReq+0x22>
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d12a      	bne.n	800ba64 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba14:	3b01      	subs	r3, #1
 800ba16:	2b02      	cmp	r3, #2
 800ba18:	d81d      	bhi.n	800ba56 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	889b      	ldrh	r3, [r3, #4]
 800ba1e:	b2db      	uxtb	r3, r3
 800ba20:	2b01      	cmp	r3, #1
 800ba22:	d813      	bhi.n	800ba4c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ba2a:	689b      	ldr	r3, [r3, #8]
 800ba2c:	6839      	ldr	r1, [r7, #0]
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	4798      	blx	r3
 800ba32:	4603      	mov	r3, r0
 800ba34:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	88db      	ldrh	r3, [r3, #6]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d110      	bne.n	800ba60 <USBD_StdItfReq+0x74>
 800ba3e:	7bfb      	ldrb	r3, [r7, #15]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d10d      	bne.n	800ba60 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	f000 fd4d 	bl	800c4e4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ba4a:	e009      	b.n	800ba60 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800ba4c:	6839      	ldr	r1, [r7, #0]
 800ba4e:	6878      	ldr	r0, [r7, #4]
 800ba50:	f000 fc80 	bl	800c354 <USBD_CtlError>
          break;
 800ba54:	e004      	b.n	800ba60 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800ba56:	6839      	ldr	r1, [r7, #0]
 800ba58:	6878      	ldr	r0, [r7, #4]
 800ba5a:	f000 fc7b 	bl	800c354 <USBD_CtlError>
          break;
 800ba5e:	e000      	b.n	800ba62 <USBD_StdItfReq+0x76>
          break;
 800ba60:	bf00      	nop
      }
      break;
 800ba62:	e004      	b.n	800ba6e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800ba64:	6839      	ldr	r1, [r7, #0]
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f000 fc74 	bl	800c354 <USBD_CtlError>
      break;
 800ba6c:	bf00      	nop
  }

  return USBD_OK;
 800ba6e:	2300      	movs	r3, #0
}
 800ba70:	4618      	mov	r0, r3
 800ba72:	3710      	adds	r7, #16
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}

0800ba78 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b084      	sub	sp, #16
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	6078      	str	r0, [r7, #4]
 800ba80:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ba82:	2300      	movs	r3, #0
 800ba84:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	889b      	ldrh	r3, [r3, #4]
 800ba8a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	781b      	ldrb	r3, [r3, #0]
 800ba90:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ba94:	2b20      	cmp	r3, #32
 800ba96:	d004      	beq.n	800baa2 <USBD_StdEPReq+0x2a>
 800ba98:	2b40      	cmp	r3, #64	; 0x40
 800ba9a:	d002      	beq.n	800baa2 <USBD_StdEPReq+0x2a>
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d008      	beq.n	800bab2 <USBD_StdEPReq+0x3a>
 800baa0:	e13d      	b.n	800bd1e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800baa8:	689b      	ldr	r3, [r3, #8]
 800baaa:	6839      	ldr	r1, [r7, #0]
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	4798      	blx	r3
      break;
 800bab0:	e13a      	b.n	800bd28 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	781b      	ldrb	r3, [r3, #0]
 800bab6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800baba:	2b20      	cmp	r3, #32
 800babc:	d10a      	bne.n	800bad4 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bac4:	689b      	ldr	r3, [r3, #8]
 800bac6:	6839      	ldr	r1, [r7, #0]
 800bac8:	6878      	ldr	r0, [r7, #4]
 800baca:	4798      	blx	r3
 800bacc:	4603      	mov	r3, r0
 800bace:	73fb      	strb	r3, [r7, #15]

        return ret;
 800bad0:	7bfb      	ldrb	r3, [r7, #15]
 800bad2:	e12a      	b.n	800bd2a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800bad4:	683b      	ldr	r3, [r7, #0]
 800bad6:	785b      	ldrb	r3, [r3, #1]
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d03e      	beq.n	800bb5a <USBD_StdEPReq+0xe2>
 800badc:	2b03      	cmp	r3, #3
 800bade:	d002      	beq.n	800bae6 <USBD_StdEPReq+0x6e>
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d070      	beq.n	800bbc6 <USBD_StdEPReq+0x14e>
 800bae4:	e115      	b.n	800bd12 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800baec:	2b02      	cmp	r3, #2
 800baee:	d002      	beq.n	800baf6 <USBD_StdEPReq+0x7e>
 800baf0:	2b03      	cmp	r3, #3
 800baf2:	d015      	beq.n	800bb20 <USBD_StdEPReq+0xa8>
 800baf4:	e02b      	b.n	800bb4e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800baf6:	7bbb      	ldrb	r3, [r7, #14]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d00c      	beq.n	800bb16 <USBD_StdEPReq+0x9e>
 800bafc:	7bbb      	ldrb	r3, [r7, #14]
 800bafe:	2b80      	cmp	r3, #128	; 0x80
 800bb00:	d009      	beq.n	800bb16 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bb02:	7bbb      	ldrb	r3, [r7, #14]
 800bb04:	4619      	mov	r1, r3
 800bb06:	6878      	ldr	r0, [r7, #4]
 800bb08:	f005 fd38 	bl	801157c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bb0c:	2180      	movs	r1, #128	; 0x80
 800bb0e:	6878      	ldr	r0, [r7, #4]
 800bb10:	f005 fd34 	bl	801157c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bb14:	e020      	b.n	800bb58 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800bb16:	6839      	ldr	r1, [r7, #0]
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	f000 fc1b 	bl	800c354 <USBD_CtlError>
              break;
 800bb1e:	e01b      	b.n	800bb58 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	885b      	ldrh	r3, [r3, #2]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d10e      	bne.n	800bb46 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800bb28:	7bbb      	ldrb	r3, [r7, #14]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d00b      	beq.n	800bb46 <USBD_StdEPReq+0xce>
 800bb2e:	7bbb      	ldrb	r3, [r7, #14]
 800bb30:	2b80      	cmp	r3, #128	; 0x80
 800bb32:	d008      	beq.n	800bb46 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bb34:	683b      	ldr	r3, [r7, #0]
 800bb36:	88db      	ldrh	r3, [r3, #6]
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d104      	bne.n	800bb46 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800bb3c:	7bbb      	ldrb	r3, [r7, #14]
 800bb3e:	4619      	mov	r1, r3
 800bb40:	6878      	ldr	r0, [r7, #4]
 800bb42:	f005 fd1b 	bl	801157c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800bb46:	6878      	ldr	r0, [r7, #4]
 800bb48:	f000 fccc 	bl	800c4e4 <USBD_CtlSendStatus>

              break;
 800bb4c:	e004      	b.n	800bb58 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800bb4e:	6839      	ldr	r1, [r7, #0]
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f000 fbff 	bl	800c354 <USBD_CtlError>
              break;
 800bb56:	bf00      	nop
          }
          break;
 800bb58:	e0e0      	b.n	800bd1c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb60:	2b02      	cmp	r3, #2
 800bb62:	d002      	beq.n	800bb6a <USBD_StdEPReq+0xf2>
 800bb64:	2b03      	cmp	r3, #3
 800bb66:	d015      	beq.n	800bb94 <USBD_StdEPReq+0x11c>
 800bb68:	e026      	b.n	800bbb8 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bb6a:	7bbb      	ldrb	r3, [r7, #14]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d00c      	beq.n	800bb8a <USBD_StdEPReq+0x112>
 800bb70:	7bbb      	ldrb	r3, [r7, #14]
 800bb72:	2b80      	cmp	r3, #128	; 0x80
 800bb74:	d009      	beq.n	800bb8a <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800bb76:	7bbb      	ldrb	r3, [r7, #14]
 800bb78:	4619      	mov	r1, r3
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f005 fcfe 	bl	801157c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800bb80:	2180      	movs	r1, #128	; 0x80
 800bb82:	6878      	ldr	r0, [r7, #4]
 800bb84:	f005 fcfa 	bl	801157c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bb88:	e01c      	b.n	800bbc4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800bb8a:	6839      	ldr	r1, [r7, #0]
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	f000 fbe1 	bl	800c354 <USBD_CtlError>
              break;
 800bb92:	e017      	b.n	800bbc4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	885b      	ldrh	r3, [r3, #2]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d112      	bne.n	800bbc2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bb9c:	7bbb      	ldrb	r3, [r7, #14]
 800bb9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d004      	beq.n	800bbb0 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800bba6:	7bbb      	ldrb	r3, [r7, #14]
 800bba8:	4619      	mov	r1, r3
 800bbaa:	6878      	ldr	r0, [r7, #4]
 800bbac:	f005 fd05 	bl	80115ba <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f000 fc97 	bl	800c4e4 <USBD_CtlSendStatus>
              }
              break;
 800bbb6:	e004      	b.n	800bbc2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800bbb8:	6839      	ldr	r1, [r7, #0]
 800bbba:	6878      	ldr	r0, [r7, #4]
 800bbbc:	f000 fbca 	bl	800c354 <USBD_CtlError>
              break;
 800bbc0:	e000      	b.n	800bbc4 <USBD_StdEPReq+0x14c>
              break;
 800bbc2:	bf00      	nop
          }
          break;
 800bbc4:	e0aa      	b.n	800bd1c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbcc:	2b02      	cmp	r3, #2
 800bbce:	d002      	beq.n	800bbd6 <USBD_StdEPReq+0x15e>
 800bbd0:	2b03      	cmp	r3, #3
 800bbd2:	d032      	beq.n	800bc3a <USBD_StdEPReq+0x1c2>
 800bbd4:	e097      	b.n	800bd06 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bbd6:	7bbb      	ldrb	r3, [r7, #14]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d007      	beq.n	800bbec <USBD_StdEPReq+0x174>
 800bbdc:	7bbb      	ldrb	r3, [r7, #14]
 800bbde:	2b80      	cmp	r3, #128	; 0x80
 800bbe0:	d004      	beq.n	800bbec <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800bbe2:	6839      	ldr	r1, [r7, #0]
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f000 fbb5 	bl	800c354 <USBD_CtlError>
                break;
 800bbea:	e091      	b.n	800bd10 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bbec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	da0b      	bge.n	800bc0c <USBD_StdEPReq+0x194>
 800bbf4:	7bbb      	ldrb	r3, [r7, #14]
 800bbf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bbfa:	4613      	mov	r3, r2
 800bbfc:	009b      	lsls	r3, r3, #2
 800bbfe:	4413      	add	r3, r2
 800bc00:	009b      	lsls	r3, r3, #2
 800bc02:	3310      	adds	r3, #16
 800bc04:	687a      	ldr	r2, [r7, #4]
 800bc06:	4413      	add	r3, r2
 800bc08:	3304      	adds	r3, #4
 800bc0a:	e00b      	b.n	800bc24 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bc0c:	7bbb      	ldrb	r3, [r7, #14]
 800bc0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bc12:	4613      	mov	r3, r2
 800bc14:	009b      	lsls	r3, r3, #2
 800bc16:	4413      	add	r3, r2
 800bc18:	009b      	lsls	r3, r3, #2
 800bc1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bc1e:	687a      	ldr	r2, [r7, #4]
 800bc20:	4413      	add	r3, r2
 800bc22:	3304      	adds	r3, #4
 800bc24:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bc26:	68bb      	ldr	r3, [r7, #8]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bc2c:	68bb      	ldr	r3, [r7, #8]
 800bc2e:	2202      	movs	r2, #2
 800bc30:	4619      	mov	r1, r3
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	f000 fbf8 	bl	800c428 <USBD_CtlSendData>
              break;
 800bc38:	e06a      	b.n	800bd10 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bc3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	da11      	bge.n	800bc66 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bc42:	7bbb      	ldrb	r3, [r7, #14]
 800bc44:	f003 020f 	and.w	r2, r3, #15
 800bc48:	6879      	ldr	r1, [r7, #4]
 800bc4a:	4613      	mov	r3, r2
 800bc4c:	009b      	lsls	r3, r3, #2
 800bc4e:	4413      	add	r3, r2
 800bc50:	009b      	lsls	r3, r3, #2
 800bc52:	440b      	add	r3, r1
 800bc54:	3318      	adds	r3, #24
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d117      	bne.n	800bc8c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800bc5c:	6839      	ldr	r1, [r7, #0]
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f000 fb78 	bl	800c354 <USBD_CtlError>
                  break;
 800bc64:	e054      	b.n	800bd10 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bc66:	7bbb      	ldrb	r3, [r7, #14]
 800bc68:	f003 020f 	and.w	r2, r3, #15
 800bc6c:	6879      	ldr	r1, [r7, #4]
 800bc6e:	4613      	mov	r3, r2
 800bc70:	009b      	lsls	r3, r3, #2
 800bc72:	4413      	add	r3, r2
 800bc74:	009b      	lsls	r3, r3, #2
 800bc76:	440b      	add	r3, r1
 800bc78:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d104      	bne.n	800bc8c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800bc82:	6839      	ldr	r1, [r7, #0]
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f000 fb65 	bl	800c354 <USBD_CtlError>
                  break;
 800bc8a:	e041      	b.n	800bd10 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bc8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	da0b      	bge.n	800bcac <USBD_StdEPReq+0x234>
 800bc94:	7bbb      	ldrb	r3, [r7, #14]
 800bc96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bc9a:	4613      	mov	r3, r2
 800bc9c:	009b      	lsls	r3, r3, #2
 800bc9e:	4413      	add	r3, r2
 800bca0:	009b      	lsls	r3, r3, #2
 800bca2:	3310      	adds	r3, #16
 800bca4:	687a      	ldr	r2, [r7, #4]
 800bca6:	4413      	add	r3, r2
 800bca8:	3304      	adds	r3, #4
 800bcaa:	e00b      	b.n	800bcc4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bcac:	7bbb      	ldrb	r3, [r7, #14]
 800bcae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bcb2:	4613      	mov	r3, r2
 800bcb4:	009b      	lsls	r3, r3, #2
 800bcb6:	4413      	add	r3, r2
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bcbe:	687a      	ldr	r2, [r7, #4]
 800bcc0:	4413      	add	r3, r2
 800bcc2:	3304      	adds	r3, #4
 800bcc4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bcc6:	7bbb      	ldrb	r3, [r7, #14]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d002      	beq.n	800bcd2 <USBD_StdEPReq+0x25a>
 800bccc:	7bbb      	ldrb	r3, [r7, #14]
 800bcce:	2b80      	cmp	r3, #128	; 0x80
 800bcd0:	d103      	bne.n	800bcda <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	601a      	str	r2, [r3, #0]
 800bcd8:	e00e      	b.n	800bcf8 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800bcda:	7bbb      	ldrb	r3, [r7, #14]
 800bcdc:	4619      	mov	r1, r3
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f005 fc8a 	bl	80115f8 <USBD_LL_IsStallEP>
 800bce4:	4603      	mov	r3, r0
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d003      	beq.n	800bcf2 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800bcea:	68bb      	ldr	r3, [r7, #8]
 800bcec:	2201      	movs	r2, #1
 800bcee:	601a      	str	r2, [r3, #0]
 800bcf0:	e002      	b.n	800bcf8 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800bcf2:	68bb      	ldr	r3, [r7, #8]
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	2202      	movs	r2, #2
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	6878      	ldr	r0, [r7, #4]
 800bd00:	f000 fb92 	bl	800c428 <USBD_CtlSendData>
              break;
 800bd04:	e004      	b.n	800bd10 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800bd06:	6839      	ldr	r1, [r7, #0]
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f000 fb23 	bl	800c354 <USBD_CtlError>
              break;
 800bd0e:	bf00      	nop
          }
          break;
 800bd10:	e004      	b.n	800bd1c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800bd12:	6839      	ldr	r1, [r7, #0]
 800bd14:	6878      	ldr	r0, [r7, #4]
 800bd16:	f000 fb1d 	bl	800c354 <USBD_CtlError>
          break;
 800bd1a:	bf00      	nop
      }
      break;
 800bd1c:	e004      	b.n	800bd28 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800bd1e:	6839      	ldr	r1, [r7, #0]
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f000 fb17 	bl	800c354 <USBD_CtlError>
      break;
 800bd26:	bf00      	nop
  }

  return ret;
 800bd28:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3710      	adds	r7, #16
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
	...

0800bd34 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b084      	sub	sp, #16
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
 800bd3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bd42:	2300      	movs	r3, #0
 800bd44:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bd46:	2300      	movs	r3, #0
 800bd48:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	885b      	ldrh	r3, [r3, #2]
 800bd4e:	0a1b      	lsrs	r3, r3, #8
 800bd50:	b29b      	uxth	r3, r3
 800bd52:	3b01      	subs	r3, #1
 800bd54:	2b06      	cmp	r3, #6
 800bd56:	f200 8128 	bhi.w	800bfaa <USBD_GetDescriptor+0x276>
 800bd5a:	a201      	add	r2, pc, #4	; (adr r2, 800bd60 <USBD_GetDescriptor+0x2c>)
 800bd5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd60:	0800bd7d 	.word	0x0800bd7d
 800bd64:	0800bd95 	.word	0x0800bd95
 800bd68:	0800bdd5 	.word	0x0800bdd5
 800bd6c:	0800bfab 	.word	0x0800bfab
 800bd70:	0800bfab 	.word	0x0800bfab
 800bd74:	0800bf4b 	.word	0x0800bf4b
 800bd78:	0800bf77 	.word	0x0800bf77
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	687a      	ldr	r2, [r7, #4]
 800bd86:	7c12      	ldrb	r2, [r2, #16]
 800bd88:	f107 0108 	add.w	r1, r7, #8
 800bd8c:	4610      	mov	r0, r2
 800bd8e:	4798      	blx	r3
 800bd90:	60f8      	str	r0, [r7, #12]
      break;
 800bd92:	e112      	b.n	800bfba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	7c1b      	ldrb	r3, [r3, #16]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d10d      	bne.n	800bdb8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bda2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bda4:	f107 0208 	add.w	r2, r7, #8
 800bda8:	4610      	mov	r0, r2
 800bdaa:	4798      	blx	r3
 800bdac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	3301      	adds	r3, #1
 800bdb2:	2202      	movs	r2, #2
 800bdb4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bdb6:	e100      	b.n	800bfba <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bdbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdc0:	f107 0208 	add.w	r2, r7, #8
 800bdc4:	4610      	mov	r0, r2
 800bdc6:	4798      	blx	r3
 800bdc8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	3301      	adds	r3, #1
 800bdce:	2202      	movs	r2, #2
 800bdd0:	701a      	strb	r2, [r3, #0]
      break;
 800bdd2:	e0f2      	b.n	800bfba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bdd4:	683b      	ldr	r3, [r7, #0]
 800bdd6:	885b      	ldrh	r3, [r3, #2]
 800bdd8:	b2db      	uxtb	r3, r3
 800bdda:	2b05      	cmp	r3, #5
 800bddc:	f200 80ac 	bhi.w	800bf38 <USBD_GetDescriptor+0x204>
 800bde0:	a201      	add	r2, pc, #4	; (adr r2, 800bde8 <USBD_GetDescriptor+0xb4>)
 800bde2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bde6:	bf00      	nop
 800bde8:	0800be01 	.word	0x0800be01
 800bdec:	0800be35 	.word	0x0800be35
 800bdf0:	0800be69 	.word	0x0800be69
 800bdf4:	0800be9d 	.word	0x0800be9d
 800bdf8:	0800bed1 	.word	0x0800bed1
 800bdfc:	0800bf05 	.word	0x0800bf05
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be06:	685b      	ldr	r3, [r3, #4]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d00b      	beq.n	800be24 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be12:	685b      	ldr	r3, [r3, #4]
 800be14:	687a      	ldr	r2, [r7, #4]
 800be16:	7c12      	ldrb	r2, [r2, #16]
 800be18:	f107 0108 	add.w	r1, r7, #8
 800be1c:	4610      	mov	r0, r2
 800be1e:	4798      	blx	r3
 800be20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be22:	e091      	b.n	800bf48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be24:	6839      	ldr	r1, [r7, #0]
 800be26:	6878      	ldr	r0, [r7, #4]
 800be28:	f000 fa94 	bl	800c354 <USBD_CtlError>
            err++;
 800be2c:	7afb      	ldrb	r3, [r7, #11]
 800be2e:	3301      	adds	r3, #1
 800be30:	72fb      	strb	r3, [r7, #11]
          break;
 800be32:	e089      	b.n	800bf48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be3a:	689b      	ldr	r3, [r3, #8]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d00b      	beq.n	800be58 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be46:	689b      	ldr	r3, [r3, #8]
 800be48:	687a      	ldr	r2, [r7, #4]
 800be4a:	7c12      	ldrb	r2, [r2, #16]
 800be4c:	f107 0108 	add.w	r1, r7, #8
 800be50:	4610      	mov	r0, r2
 800be52:	4798      	blx	r3
 800be54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be56:	e077      	b.n	800bf48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be58:	6839      	ldr	r1, [r7, #0]
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f000 fa7a 	bl	800c354 <USBD_CtlError>
            err++;
 800be60:	7afb      	ldrb	r3, [r7, #11]
 800be62:	3301      	adds	r3, #1
 800be64:	72fb      	strb	r3, [r7, #11]
          break;
 800be66:	e06f      	b.n	800bf48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be6e:	68db      	ldr	r3, [r3, #12]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d00b      	beq.n	800be8c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800be7a:	68db      	ldr	r3, [r3, #12]
 800be7c:	687a      	ldr	r2, [r7, #4]
 800be7e:	7c12      	ldrb	r2, [r2, #16]
 800be80:	f107 0108 	add.w	r1, r7, #8
 800be84:	4610      	mov	r0, r2
 800be86:	4798      	blx	r3
 800be88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800be8a:	e05d      	b.n	800bf48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800be8c:	6839      	ldr	r1, [r7, #0]
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f000 fa60 	bl	800c354 <USBD_CtlError>
            err++;
 800be94:	7afb      	ldrb	r3, [r7, #11]
 800be96:	3301      	adds	r3, #1
 800be98:	72fb      	strb	r3, [r7, #11]
          break;
 800be9a:	e055      	b.n	800bf48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bea2:	691b      	ldr	r3, [r3, #16]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d00b      	beq.n	800bec0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800beae:	691b      	ldr	r3, [r3, #16]
 800beb0:	687a      	ldr	r2, [r7, #4]
 800beb2:	7c12      	ldrb	r2, [r2, #16]
 800beb4:	f107 0108 	add.w	r1, r7, #8
 800beb8:	4610      	mov	r0, r2
 800beba:	4798      	blx	r3
 800bebc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bebe:	e043      	b.n	800bf48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bec0:	6839      	ldr	r1, [r7, #0]
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	f000 fa46 	bl	800c354 <USBD_CtlError>
            err++;
 800bec8:	7afb      	ldrb	r3, [r7, #11]
 800beca:	3301      	adds	r3, #1
 800becc:	72fb      	strb	r3, [r7, #11]
          break;
 800bece:	e03b      	b.n	800bf48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bed6:	695b      	ldr	r3, [r3, #20]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d00b      	beq.n	800bef4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bee2:	695b      	ldr	r3, [r3, #20]
 800bee4:	687a      	ldr	r2, [r7, #4]
 800bee6:	7c12      	ldrb	r2, [r2, #16]
 800bee8:	f107 0108 	add.w	r1, r7, #8
 800beec:	4610      	mov	r0, r2
 800beee:	4798      	blx	r3
 800bef0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bef2:	e029      	b.n	800bf48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bef4:	6839      	ldr	r1, [r7, #0]
 800bef6:	6878      	ldr	r0, [r7, #4]
 800bef8:	f000 fa2c 	bl	800c354 <USBD_CtlError>
            err++;
 800befc:	7afb      	ldrb	r3, [r7, #11]
 800befe:	3301      	adds	r3, #1
 800bf00:	72fb      	strb	r3, [r7, #11]
          break;
 800bf02:	e021      	b.n	800bf48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf0a:	699b      	ldr	r3, [r3, #24]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d00b      	beq.n	800bf28 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800bf16:	699b      	ldr	r3, [r3, #24]
 800bf18:	687a      	ldr	r2, [r7, #4]
 800bf1a:	7c12      	ldrb	r2, [r2, #16]
 800bf1c:	f107 0108 	add.w	r1, r7, #8
 800bf20:	4610      	mov	r0, r2
 800bf22:	4798      	blx	r3
 800bf24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bf26:	e00f      	b.n	800bf48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bf28:	6839      	ldr	r1, [r7, #0]
 800bf2a:	6878      	ldr	r0, [r7, #4]
 800bf2c:	f000 fa12 	bl	800c354 <USBD_CtlError>
            err++;
 800bf30:	7afb      	ldrb	r3, [r7, #11]
 800bf32:	3301      	adds	r3, #1
 800bf34:	72fb      	strb	r3, [r7, #11]
          break;
 800bf36:	e007      	b.n	800bf48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800bf38:	6839      	ldr	r1, [r7, #0]
 800bf3a:	6878      	ldr	r0, [r7, #4]
 800bf3c:	f000 fa0a 	bl	800c354 <USBD_CtlError>
          err++;
 800bf40:	7afb      	ldrb	r3, [r7, #11]
 800bf42:	3301      	adds	r3, #1
 800bf44:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800bf46:	e038      	b.n	800bfba <USBD_GetDescriptor+0x286>
 800bf48:	e037      	b.n	800bfba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	7c1b      	ldrb	r3, [r3, #16]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d109      	bne.n	800bf66 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf5a:	f107 0208 	add.w	r2, r7, #8
 800bf5e:	4610      	mov	r0, r2
 800bf60:	4798      	blx	r3
 800bf62:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bf64:	e029      	b.n	800bfba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bf66:	6839      	ldr	r1, [r7, #0]
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	f000 f9f3 	bl	800c354 <USBD_CtlError>
        err++;
 800bf6e:	7afb      	ldrb	r3, [r7, #11]
 800bf70:	3301      	adds	r3, #1
 800bf72:	72fb      	strb	r3, [r7, #11]
      break;
 800bf74:	e021      	b.n	800bfba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	7c1b      	ldrb	r3, [r3, #16]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d10d      	bne.n	800bf9a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bf84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf86:	f107 0208 	add.w	r2, r7, #8
 800bf8a:	4610      	mov	r0, r2
 800bf8c:	4798      	blx	r3
 800bf8e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	3301      	adds	r3, #1
 800bf94:	2207      	movs	r2, #7
 800bf96:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bf98:	e00f      	b.n	800bfba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bf9a:	6839      	ldr	r1, [r7, #0]
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f000 f9d9 	bl	800c354 <USBD_CtlError>
        err++;
 800bfa2:	7afb      	ldrb	r3, [r7, #11]
 800bfa4:	3301      	adds	r3, #1
 800bfa6:	72fb      	strb	r3, [r7, #11]
      break;
 800bfa8:	e007      	b.n	800bfba <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bfaa:	6839      	ldr	r1, [r7, #0]
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 f9d1 	bl	800c354 <USBD_CtlError>
      err++;
 800bfb2:	7afb      	ldrb	r3, [r7, #11]
 800bfb4:	3301      	adds	r3, #1
 800bfb6:	72fb      	strb	r3, [r7, #11]
      break;
 800bfb8:	bf00      	nop
  }

  if (err != 0U)
 800bfba:	7afb      	ldrb	r3, [r7, #11]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d11c      	bne.n	800bffa <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800bfc0:	893b      	ldrh	r3, [r7, #8]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d011      	beq.n	800bfea <USBD_GetDescriptor+0x2b6>
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	88db      	ldrh	r3, [r3, #6]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d00d      	beq.n	800bfea <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800bfce:	683b      	ldr	r3, [r7, #0]
 800bfd0:	88da      	ldrh	r2, [r3, #6]
 800bfd2:	893b      	ldrh	r3, [r7, #8]
 800bfd4:	4293      	cmp	r3, r2
 800bfd6:	bf28      	it	cs
 800bfd8:	4613      	movcs	r3, r2
 800bfda:	b29b      	uxth	r3, r3
 800bfdc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bfde:	893b      	ldrh	r3, [r7, #8]
 800bfe0:	461a      	mov	r2, r3
 800bfe2:	68f9      	ldr	r1, [r7, #12]
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f000 fa1f 	bl	800c428 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800bfea:	683b      	ldr	r3, [r7, #0]
 800bfec:	88db      	ldrh	r3, [r3, #6]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d104      	bne.n	800bffc <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800bff2:	6878      	ldr	r0, [r7, #4]
 800bff4:	f000 fa76 	bl	800c4e4 <USBD_CtlSendStatus>
 800bff8:	e000      	b.n	800bffc <USBD_GetDescriptor+0x2c8>
    return;
 800bffa:	bf00      	nop
    }
  }
}
 800bffc:	3710      	adds	r7, #16
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}
 800c002:	bf00      	nop

0800c004 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b084      	sub	sp, #16
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
 800c00c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	889b      	ldrh	r3, [r3, #4]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d130      	bne.n	800c078 <USBD_SetAddress+0x74>
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	88db      	ldrh	r3, [r3, #6]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d12c      	bne.n	800c078 <USBD_SetAddress+0x74>
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	885b      	ldrh	r3, [r3, #2]
 800c022:	2b7f      	cmp	r3, #127	; 0x7f
 800c024:	d828      	bhi.n	800c078 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	885b      	ldrh	r3, [r3, #2]
 800c02a:	b2db      	uxtb	r3, r3
 800c02c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c030:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c038:	2b03      	cmp	r3, #3
 800c03a:	d104      	bne.n	800c046 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800c03c:	6839      	ldr	r1, [r7, #0]
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f000 f988 	bl	800c354 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c044:	e01c      	b.n	800c080 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	7bfa      	ldrb	r2, [r7, #15]
 800c04a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c04e:	7bfb      	ldrb	r3, [r7, #15]
 800c050:	4619      	mov	r1, r3
 800c052:	6878      	ldr	r0, [r7, #4]
 800c054:	f005 fafb 	bl	801164e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800c058:	6878      	ldr	r0, [r7, #4]
 800c05a:	f000 fa43 	bl	800c4e4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c05e:	7bfb      	ldrb	r3, [r7, #15]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d004      	beq.n	800c06e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2202      	movs	r2, #2
 800c068:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c06c:	e008      	b.n	800c080 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	2201      	movs	r2, #1
 800c072:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c076:	e003      	b.n	800c080 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c078:	6839      	ldr	r1, [r7, #0]
 800c07a:	6878      	ldr	r0, [r7, #4]
 800c07c:	f000 f96a 	bl	800c354 <USBD_CtlError>
  }
}
 800c080:	bf00      	nop
 800c082:	3710      	adds	r7, #16
 800c084:	46bd      	mov	sp, r7
 800c086:	bd80      	pop	{r7, pc}

0800c088 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b082      	sub	sp, #8
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	885b      	ldrh	r3, [r3, #2]
 800c096:	b2da      	uxtb	r2, r3
 800c098:	4b41      	ldr	r3, [pc, #260]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c09a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c09c:	4b40      	ldr	r3, [pc, #256]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	2b01      	cmp	r3, #1
 800c0a2:	d904      	bls.n	800c0ae <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800c0a4:	6839      	ldr	r1, [r7, #0]
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f000 f954 	bl	800c354 <USBD_CtlError>
 800c0ac:	e075      	b.n	800c19a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c0b4:	2b02      	cmp	r3, #2
 800c0b6:	d002      	beq.n	800c0be <USBD_SetConfig+0x36>
 800c0b8:	2b03      	cmp	r3, #3
 800c0ba:	d023      	beq.n	800c104 <USBD_SetConfig+0x7c>
 800c0bc:	e062      	b.n	800c184 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800c0be:	4b38      	ldr	r3, [pc, #224]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c0c0:	781b      	ldrb	r3, [r3, #0]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d01a      	beq.n	800c0fc <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800c0c6:	4b36      	ldr	r3, [pc, #216]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c0c8:	781b      	ldrb	r3, [r3, #0]
 800c0ca:	461a      	mov	r2, r3
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2203      	movs	r2, #3
 800c0d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c0d8:	4b31      	ldr	r3, [pc, #196]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c0da:	781b      	ldrb	r3, [r3, #0]
 800c0dc:	4619      	mov	r1, r3
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f7ff f9bb 	bl	800b45a <USBD_SetClassConfig>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	2b02      	cmp	r3, #2
 800c0e8:	d104      	bne.n	800c0f4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800c0ea:	6839      	ldr	r1, [r7, #0]
 800c0ec:	6878      	ldr	r0, [r7, #4]
 800c0ee:	f000 f931 	bl	800c354 <USBD_CtlError>
            return;
 800c0f2:	e052      	b.n	800c19a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800c0f4:	6878      	ldr	r0, [r7, #4]
 800c0f6:	f000 f9f5 	bl	800c4e4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c0fa:	e04e      	b.n	800c19a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	f000 f9f1 	bl	800c4e4 <USBD_CtlSendStatus>
        break;
 800c102:	e04a      	b.n	800c19a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800c104:	4b26      	ldr	r3, [pc, #152]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c106:	781b      	ldrb	r3, [r3, #0]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d112      	bne.n	800c132 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2202      	movs	r2, #2
 800c110:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800c114:	4b22      	ldr	r3, [pc, #136]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c116:	781b      	ldrb	r3, [r3, #0]
 800c118:	461a      	mov	r2, r3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800c11e:	4b20      	ldr	r3, [pc, #128]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c120:	781b      	ldrb	r3, [r3, #0]
 800c122:	4619      	mov	r1, r3
 800c124:	6878      	ldr	r0, [r7, #4]
 800c126:	f7ff f9b7 	bl	800b498 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	f000 f9da 	bl	800c4e4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800c130:	e033      	b.n	800c19a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800c132:	4b1b      	ldr	r3, [pc, #108]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c134:	781b      	ldrb	r3, [r3, #0]
 800c136:	461a      	mov	r2, r3
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	685b      	ldr	r3, [r3, #4]
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d01d      	beq.n	800c17c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	b2db      	uxtb	r3, r3
 800c146:	4619      	mov	r1, r3
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f7ff f9a5 	bl	800b498 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800c14e:	4b14      	ldr	r3, [pc, #80]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c150:	781b      	ldrb	r3, [r3, #0]
 800c152:	461a      	mov	r2, r3
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800c158:	4b11      	ldr	r3, [pc, #68]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c15a:	781b      	ldrb	r3, [r3, #0]
 800c15c:	4619      	mov	r1, r3
 800c15e:	6878      	ldr	r0, [r7, #4]
 800c160:	f7ff f97b 	bl	800b45a <USBD_SetClassConfig>
 800c164:	4603      	mov	r3, r0
 800c166:	2b02      	cmp	r3, #2
 800c168:	d104      	bne.n	800c174 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800c16a:	6839      	ldr	r1, [r7, #0]
 800c16c:	6878      	ldr	r0, [r7, #4]
 800c16e:	f000 f8f1 	bl	800c354 <USBD_CtlError>
            return;
 800c172:	e012      	b.n	800c19a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c174:	6878      	ldr	r0, [r7, #4]
 800c176:	f000 f9b5 	bl	800c4e4 <USBD_CtlSendStatus>
        break;
 800c17a:	e00e      	b.n	800c19a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800c17c:	6878      	ldr	r0, [r7, #4]
 800c17e:	f000 f9b1 	bl	800c4e4 <USBD_CtlSendStatus>
        break;
 800c182:	e00a      	b.n	800c19a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800c184:	6839      	ldr	r1, [r7, #0]
 800c186:	6878      	ldr	r0, [r7, #4]
 800c188:	f000 f8e4 	bl	800c354 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800c18c:	4b04      	ldr	r3, [pc, #16]	; (800c1a0 <USBD_SetConfig+0x118>)
 800c18e:	781b      	ldrb	r3, [r3, #0]
 800c190:	4619      	mov	r1, r3
 800c192:	6878      	ldr	r0, [r7, #4]
 800c194:	f7ff f980 	bl	800b498 <USBD_ClrClassConfig>
        break;
 800c198:	bf00      	nop
    }
  }
}
 800c19a:	3708      	adds	r7, #8
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}
 800c1a0:	20000404 	.word	0x20000404

0800c1a4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b082      	sub	sp, #8
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
 800c1ac:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	88db      	ldrh	r3, [r3, #6]
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d004      	beq.n	800c1c0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c1b6:	6839      	ldr	r1, [r7, #0]
 800c1b8:	6878      	ldr	r0, [r7, #4]
 800c1ba:	f000 f8cb 	bl	800c354 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c1be:	e021      	b.n	800c204 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c1c6:	2b01      	cmp	r3, #1
 800c1c8:	db17      	blt.n	800c1fa <USBD_GetConfig+0x56>
 800c1ca:	2b02      	cmp	r3, #2
 800c1cc:	dd02      	ble.n	800c1d4 <USBD_GetConfig+0x30>
 800c1ce:	2b03      	cmp	r3, #3
 800c1d0:	d00b      	beq.n	800c1ea <USBD_GetConfig+0x46>
 800c1d2:	e012      	b.n	800c1fa <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	3308      	adds	r3, #8
 800c1de:	2201      	movs	r2, #1
 800c1e0:	4619      	mov	r1, r3
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f000 f920 	bl	800c428 <USBD_CtlSendData>
        break;
 800c1e8:	e00c      	b.n	800c204 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	3304      	adds	r3, #4
 800c1ee:	2201      	movs	r2, #1
 800c1f0:	4619      	mov	r1, r3
 800c1f2:	6878      	ldr	r0, [r7, #4]
 800c1f4:	f000 f918 	bl	800c428 <USBD_CtlSendData>
        break;
 800c1f8:	e004      	b.n	800c204 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800c1fa:	6839      	ldr	r1, [r7, #0]
 800c1fc:	6878      	ldr	r0, [r7, #4]
 800c1fe:	f000 f8a9 	bl	800c354 <USBD_CtlError>
        break;
 800c202:	bf00      	nop
}
 800c204:	bf00      	nop
 800c206:	3708      	adds	r7, #8
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b082      	sub	sp, #8
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
 800c214:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c21c:	3b01      	subs	r3, #1
 800c21e:	2b02      	cmp	r3, #2
 800c220:	d81e      	bhi.n	800c260 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c222:	683b      	ldr	r3, [r7, #0]
 800c224:	88db      	ldrh	r3, [r3, #6]
 800c226:	2b02      	cmp	r3, #2
 800c228:	d004      	beq.n	800c234 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800c22a:	6839      	ldr	r1, [r7, #0]
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f000 f891 	bl	800c354 <USBD_CtlError>
        break;
 800c232:	e01a      	b.n	800c26a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	2201      	movs	r2, #1
 800c238:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c240:	2b00      	cmp	r3, #0
 800c242:	d005      	beq.n	800c250 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	68db      	ldr	r3, [r3, #12]
 800c248:	f043 0202 	orr.w	r2, r3, #2
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	330c      	adds	r3, #12
 800c254:	2202      	movs	r2, #2
 800c256:	4619      	mov	r1, r3
 800c258:	6878      	ldr	r0, [r7, #4]
 800c25a:	f000 f8e5 	bl	800c428 <USBD_CtlSendData>
      break;
 800c25e:	e004      	b.n	800c26a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800c260:	6839      	ldr	r1, [r7, #0]
 800c262:	6878      	ldr	r0, [r7, #4]
 800c264:	f000 f876 	bl	800c354 <USBD_CtlError>
      break;
 800c268:	bf00      	nop
  }
}
 800c26a:	bf00      	nop
 800c26c:	3708      	adds	r7, #8
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}

0800c272 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c272:	b580      	push	{r7, lr}
 800c274:	b082      	sub	sp, #8
 800c276:	af00      	add	r7, sp, #0
 800c278:	6078      	str	r0, [r7, #4]
 800c27a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	885b      	ldrh	r3, [r3, #2]
 800c280:	2b01      	cmp	r3, #1
 800c282:	d106      	bne.n	800c292 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2201      	movs	r2, #1
 800c288:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800c28c:	6878      	ldr	r0, [r7, #4]
 800c28e:	f000 f929 	bl	800c4e4 <USBD_CtlSendStatus>
  }
}
 800c292:	bf00      	nop
 800c294:	3708      	adds	r7, #8
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}

0800c29a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800c29a:	b580      	push	{r7, lr}
 800c29c:	b082      	sub	sp, #8
 800c29e:	af00      	add	r7, sp, #0
 800c2a0:	6078      	str	r0, [r7, #4]
 800c2a2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c2aa:	3b01      	subs	r3, #1
 800c2ac:	2b02      	cmp	r3, #2
 800c2ae:	d80b      	bhi.n	800c2c8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	885b      	ldrh	r3, [r3, #2]
 800c2b4:	2b01      	cmp	r3, #1
 800c2b6:	d10c      	bne.n	800c2d2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800c2c0:	6878      	ldr	r0, [r7, #4]
 800c2c2:	f000 f90f 	bl	800c4e4 <USBD_CtlSendStatus>
      }
      break;
 800c2c6:	e004      	b.n	800c2d2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800c2c8:	6839      	ldr	r1, [r7, #0]
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f000 f842 	bl	800c354 <USBD_CtlError>
      break;
 800c2d0:	e000      	b.n	800c2d4 <USBD_ClrFeature+0x3a>
      break;
 800c2d2:	bf00      	nop
  }
}
 800c2d4:	bf00      	nop
 800c2d6:	3708      	adds	r7, #8
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bd80      	pop	{r7, pc}

0800c2dc <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b083      	sub	sp, #12
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	781a      	ldrb	r2, [r3, #0]
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	785a      	ldrb	r2, [r3, #1]
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	3302      	adds	r3, #2
 800c2fa:	781b      	ldrb	r3, [r3, #0]
 800c2fc:	b29a      	uxth	r2, r3
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	3303      	adds	r3, #3
 800c302:	781b      	ldrb	r3, [r3, #0]
 800c304:	b29b      	uxth	r3, r3
 800c306:	021b      	lsls	r3, r3, #8
 800c308:	b29b      	uxth	r3, r3
 800c30a:	4413      	add	r3, r2
 800c30c:	b29a      	uxth	r2, r3
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	3304      	adds	r3, #4
 800c316:	781b      	ldrb	r3, [r3, #0]
 800c318:	b29a      	uxth	r2, r3
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	3305      	adds	r3, #5
 800c31e:	781b      	ldrb	r3, [r3, #0]
 800c320:	b29b      	uxth	r3, r3
 800c322:	021b      	lsls	r3, r3, #8
 800c324:	b29b      	uxth	r3, r3
 800c326:	4413      	add	r3, r2
 800c328:	b29a      	uxth	r2, r3
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800c32e:	683b      	ldr	r3, [r7, #0]
 800c330:	3306      	adds	r3, #6
 800c332:	781b      	ldrb	r3, [r3, #0]
 800c334:	b29a      	uxth	r2, r3
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	3307      	adds	r3, #7
 800c33a:	781b      	ldrb	r3, [r3, #0]
 800c33c:	b29b      	uxth	r3, r3
 800c33e:	021b      	lsls	r3, r3, #8
 800c340:	b29b      	uxth	r3, r3
 800c342:	4413      	add	r3, r2
 800c344:	b29a      	uxth	r2, r3
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	80da      	strh	r2, [r3, #6]

}
 800c34a:	bf00      	nop
 800c34c:	370c      	adds	r7, #12
 800c34e:	46bd      	mov	sp, r7
 800c350:	bc80      	pop	{r7}
 800c352:	4770      	bx	lr

0800c354 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800c354:	b580      	push	{r7, lr}
 800c356:	b082      	sub	sp, #8
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
 800c35c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800c35e:	2180      	movs	r1, #128	; 0x80
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f005 f90b 	bl	801157c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800c366:	2100      	movs	r1, #0
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f005 f907 	bl	801157c <USBD_LL_StallEP>
}
 800c36e:	bf00      	nop
 800c370:	3708      	adds	r7, #8
 800c372:	46bd      	mov	sp, r7
 800c374:	bd80      	pop	{r7, pc}

0800c376 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c376:	b580      	push	{r7, lr}
 800c378:	b086      	sub	sp, #24
 800c37a:	af00      	add	r7, sp, #0
 800c37c:	60f8      	str	r0, [r7, #12]
 800c37e:	60b9      	str	r1, [r7, #8]
 800c380:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c382:	2300      	movs	r3, #0
 800c384:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d032      	beq.n	800c3f2 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800c38c:	68f8      	ldr	r0, [r7, #12]
 800c38e:	f000 f834 	bl	800c3fa <USBD_GetLen>
 800c392:	4603      	mov	r3, r0
 800c394:	3301      	adds	r3, #1
 800c396:	b29b      	uxth	r3, r3
 800c398:	005b      	lsls	r3, r3, #1
 800c39a:	b29a      	uxth	r2, r3
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800c3a0:	7dfb      	ldrb	r3, [r7, #23]
 800c3a2:	1c5a      	adds	r2, r3, #1
 800c3a4:	75fa      	strb	r2, [r7, #23]
 800c3a6:	461a      	mov	r2, r3
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	4413      	add	r3, r2
 800c3ac:	687a      	ldr	r2, [r7, #4]
 800c3ae:	7812      	ldrb	r2, [r2, #0]
 800c3b0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800c3b2:	7dfb      	ldrb	r3, [r7, #23]
 800c3b4:	1c5a      	adds	r2, r3, #1
 800c3b6:	75fa      	strb	r2, [r7, #23]
 800c3b8:	461a      	mov	r2, r3
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	4413      	add	r3, r2
 800c3be:	2203      	movs	r2, #3
 800c3c0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800c3c2:	e012      	b.n	800c3ea <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	1c5a      	adds	r2, r3, #1
 800c3c8:	60fa      	str	r2, [r7, #12]
 800c3ca:	7dfa      	ldrb	r2, [r7, #23]
 800c3cc:	1c51      	adds	r1, r2, #1
 800c3ce:	75f9      	strb	r1, [r7, #23]
 800c3d0:	4611      	mov	r1, r2
 800c3d2:	68ba      	ldr	r2, [r7, #8]
 800c3d4:	440a      	add	r2, r1
 800c3d6:	781b      	ldrb	r3, [r3, #0]
 800c3d8:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800c3da:	7dfb      	ldrb	r3, [r7, #23]
 800c3dc:	1c5a      	adds	r2, r3, #1
 800c3de:	75fa      	strb	r2, [r7, #23]
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	4413      	add	r3, r2
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	781b      	ldrb	r3, [r3, #0]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d1e8      	bne.n	800c3c4 <USBD_GetString+0x4e>
    }
  }
}
 800c3f2:	bf00      	nop
 800c3f4:	3718      	adds	r7, #24
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	bd80      	pop	{r7, pc}

0800c3fa <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c3fa:	b480      	push	{r7}
 800c3fc:	b085      	sub	sp, #20
 800c3fe:	af00      	add	r7, sp, #0
 800c400:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c402:	2300      	movs	r3, #0
 800c404:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800c406:	e005      	b.n	800c414 <USBD_GetLen+0x1a>
  {
    len++;
 800c408:	7bfb      	ldrb	r3, [r7, #15]
 800c40a:	3301      	adds	r3, #1
 800c40c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	3301      	adds	r3, #1
 800c412:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	781b      	ldrb	r3, [r3, #0]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d1f5      	bne.n	800c408 <USBD_GetLen+0xe>
  }

  return len;
 800c41c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c41e:	4618      	mov	r0, r3
 800c420:	3714      	adds	r7, #20
 800c422:	46bd      	mov	sp, r7
 800c424:	bc80      	pop	{r7}
 800c426:	4770      	bx	lr

0800c428 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b084      	sub	sp, #16
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	60f8      	str	r0, [r7, #12]
 800c430:	60b9      	str	r1, [r7, #8]
 800c432:	4613      	mov	r3, r2
 800c434:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2202      	movs	r2, #2
 800c43a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c43e:	88fa      	ldrh	r2, [r7, #6]
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800c444:	88fa      	ldrh	r2, [r7, #6]
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c44a:	88fb      	ldrh	r3, [r7, #6]
 800c44c:	68ba      	ldr	r2, [r7, #8]
 800c44e:	2100      	movs	r1, #0
 800c450:	68f8      	ldr	r0, [r7, #12]
 800c452:	f005 f91b 	bl	801168c <USBD_LL_Transmit>

  return USBD_OK;
 800c456:	2300      	movs	r3, #0
}
 800c458:	4618      	mov	r0, r3
 800c45a:	3710      	adds	r7, #16
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b084      	sub	sp, #16
 800c464:	af00      	add	r7, sp, #0
 800c466:	60f8      	str	r0, [r7, #12]
 800c468:	60b9      	str	r1, [r7, #8]
 800c46a:	4613      	mov	r3, r2
 800c46c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c46e:	88fb      	ldrh	r3, [r7, #6]
 800c470:	68ba      	ldr	r2, [r7, #8]
 800c472:	2100      	movs	r1, #0
 800c474:	68f8      	ldr	r0, [r7, #12]
 800c476:	f005 f909 	bl	801168c <USBD_LL_Transmit>

  return USBD_OK;
 800c47a:	2300      	movs	r3, #0
}
 800c47c:	4618      	mov	r0, r3
 800c47e:	3710      	adds	r7, #16
 800c480:	46bd      	mov	sp, r7
 800c482:	bd80      	pop	{r7, pc}

0800c484 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b084      	sub	sp, #16
 800c488:	af00      	add	r7, sp, #0
 800c48a:	60f8      	str	r0, [r7, #12]
 800c48c:	60b9      	str	r1, [r7, #8]
 800c48e:	4613      	mov	r3, r2
 800c490:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2203      	movs	r2, #3
 800c496:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c49a:	88fa      	ldrh	r2, [r7, #6]
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800c4a2:	88fa      	ldrh	r2, [r7, #6]
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c4aa:	88fb      	ldrh	r3, [r7, #6]
 800c4ac:	68ba      	ldr	r2, [r7, #8]
 800c4ae:	2100      	movs	r1, #0
 800c4b0:	68f8      	ldr	r0, [r7, #12]
 800c4b2:	f005 f90e 	bl	80116d2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c4b6:	2300      	movs	r3, #0
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3710      	adds	r7, #16
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}

0800c4c0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b084      	sub	sp, #16
 800c4c4:	af00      	add	r7, sp, #0
 800c4c6:	60f8      	str	r0, [r7, #12]
 800c4c8:	60b9      	str	r1, [r7, #8]
 800c4ca:	4613      	mov	r3, r2
 800c4cc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c4ce:	88fb      	ldrh	r3, [r7, #6]
 800c4d0:	68ba      	ldr	r2, [r7, #8]
 800c4d2:	2100      	movs	r1, #0
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	f005 f8fc 	bl	80116d2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c4da:	2300      	movs	r3, #0
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3710      	adds	r7, #16
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}

0800c4e4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b082      	sub	sp, #8
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	2204      	movs	r2, #4
 800c4f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c4f4:	2300      	movs	r3, #0
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	2100      	movs	r1, #0
 800c4fa:	6878      	ldr	r0, [r7, #4]
 800c4fc:	f005 f8c6 	bl	801168c <USBD_LL_Transmit>

  return USBD_OK;
 800c500:	2300      	movs	r3, #0
}
 800c502:	4618      	mov	r0, r3
 800c504:	3708      	adds	r7, #8
 800c506:	46bd      	mov	sp, r7
 800c508:	bd80      	pop	{r7, pc}

0800c50a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c50a:	b580      	push	{r7, lr}
 800c50c:	b082      	sub	sp, #8
 800c50e:	af00      	add	r7, sp, #0
 800c510:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2205      	movs	r2, #5
 800c516:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c51a:	2300      	movs	r3, #0
 800c51c:	2200      	movs	r2, #0
 800c51e:	2100      	movs	r1, #0
 800c520:	6878      	ldr	r0, [r7, #4]
 800c522:	f005 f8d6 	bl	80116d2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c526:	2300      	movs	r3, #0
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3708      	adds	r7, #8
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}

0800c530 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c530:	b480      	push	{r7}
 800c532:	b087      	sub	sp, #28
 800c534:	af00      	add	r7, sp, #0
 800c536:	60f8      	str	r0, [r7, #12]
 800c538:	60b9      	str	r1, [r7, #8]
 800c53a:	4613      	mov	r3, r2
 800c53c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c53e:	2301      	movs	r3, #1
 800c540:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c542:	2300      	movs	r3, #0
 800c544:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800c546:	4b1e      	ldr	r3, [pc, #120]	; (800c5c0 <FATFS_LinkDriverEx+0x90>)
 800c548:	7a5b      	ldrb	r3, [r3, #9]
 800c54a:	b2db      	uxtb	r3, r3
 800c54c:	2b01      	cmp	r3, #1
 800c54e:	d831      	bhi.n	800c5b4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c550:	4b1b      	ldr	r3, [pc, #108]	; (800c5c0 <FATFS_LinkDriverEx+0x90>)
 800c552:	7a5b      	ldrb	r3, [r3, #9]
 800c554:	b2db      	uxtb	r3, r3
 800c556:	461a      	mov	r2, r3
 800c558:	4b19      	ldr	r3, [pc, #100]	; (800c5c0 <FATFS_LinkDriverEx+0x90>)
 800c55a:	2100      	movs	r1, #0
 800c55c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800c55e:	4b18      	ldr	r3, [pc, #96]	; (800c5c0 <FATFS_LinkDriverEx+0x90>)
 800c560:	7a5b      	ldrb	r3, [r3, #9]
 800c562:	b2db      	uxtb	r3, r3
 800c564:	4a16      	ldr	r2, [pc, #88]	; (800c5c0 <FATFS_LinkDriverEx+0x90>)
 800c566:	009b      	lsls	r3, r3, #2
 800c568:	4413      	add	r3, r2
 800c56a:	68fa      	ldr	r2, [r7, #12]
 800c56c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800c56e:	4b14      	ldr	r3, [pc, #80]	; (800c5c0 <FATFS_LinkDriverEx+0x90>)
 800c570:	7a5b      	ldrb	r3, [r3, #9]
 800c572:	b2db      	uxtb	r3, r3
 800c574:	461a      	mov	r2, r3
 800c576:	4b12      	ldr	r3, [pc, #72]	; (800c5c0 <FATFS_LinkDriverEx+0x90>)
 800c578:	4413      	add	r3, r2
 800c57a:	79fa      	ldrb	r2, [r7, #7]
 800c57c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c57e:	4b10      	ldr	r3, [pc, #64]	; (800c5c0 <FATFS_LinkDriverEx+0x90>)
 800c580:	7a5b      	ldrb	r3, [r3, #9]
 800c582:	b2db      	uxtb	r3, r3
 800c584:	1c5a      	adds	r2, r3, #1
 800c586:	b2d1      	uxtb	r1, r2
 800c588:	4a0d      	ldr	r2, [pc, #52]	; (800c5c0 <FATFS_LinkDriverEx+0x90>)
 800c58a:	7251      	strb	r1, [r2, #9]
 800c58c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c58e:	7dbb      	ldrb	r3, [r7, #22]
 800c590:	3330      	adds	r3, #48	; 0x30
 800c592:	b2da      	uxtb	r2, r3
 800c594:	68bb      	ldr	r3, [r7, #8]
 800c596:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	3301      	adds	r3, #1
 800c59c:	223a      	movs	r2, #58	; 0x3a
 800c59e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	3302      	adds	r3, #2
 800c5a4:	222f      	movs	r2, #47	; 0x2f
 800c5a6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	3303      	adds	r3, #3
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800c5b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	371c      	adds	r7, #28
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bc80      	pop	{r7}
 800c5be:	4770      	bx	lr
 800c5c0:	20000408 	.word	0x20000408

0800c5c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b082      	sub	sp, #8
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
 800c5cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c5ce:	2200      	movs	r2, #0
 800c5d0:	6839      	ldr	r1, [r7, #0]
 800c5d2:	6878      	ldr	r0, [r7, #4]
 800c5d4:	f7ff ffac 	bl	800c530 <FATFS_LinkDriverEx>
 800c5d8:	4603      	mov	r3, r0
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3708      	adds	r7, #8
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
	...

0800c5e4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b082      	sub	sp, #8
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c5ee:	4b0b      	ldr	r3, [pc, #44]	; (800c61c <SD_initialize+0x38>)
 800c5f0:	2201      	movs	r2, #1
 800c5f2:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800c5f4:	f7fd fe3e 	bl	800a274 <BSP_SD_Init>
 800c5f8:	4603      	mov	r3, r0
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d107      	bne.n	800c60e <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c5fe:	4b07      	ldr	r3, [pc, #28]	; (800c61c <SD_initialize+0x38>)
 800c600:	781b      	ldrb	r3, [r3, #0]
 800c602:	b2db      	uxtb	r3, r3
 800c604:	f023 0301 	bic.w	r3, r3, #1
 800c608:	b2da      	uxtb	r2, r3
 800c60a:	4b04      	ldr	r3, [pc, #16]	; (800c61c <SD_initialize+0x38>)
 800c60c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c60e:	4b03      	ldr	r3, [pc, #12]	; (800c61c <SD_initialize+0x38>)
 800c610:	781b      	ldrb	r3, [r3, #0]
 800c612:	b2db      	uxtb	r3, r3
}
 800c614:	4618      	mov	r0, r3
 800c616:	3708      	adds	r7, #8
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}
 800c61c:	2000011f 	.word	0x2000011f

0800c620 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b082      	sub	sp, #8
 800c624:	af00      	add	r7, sp, #0
 800c626:	4603      	mov	r3, r0
 800c628:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c62a:	4b0b      	ldr	r3, [pc, #44]	; (800c658 <SD_status+0x38>)
 800c62c:	2201      	movs	r2, #1
 800c62e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c630:	f7fd fe82 	bl	800a338 <BSP_SD_GetCardState>
 800c634:	4603      	mov	r3, r0
 800c636:	2b00      	cmp	r3, #0
 800c638:	d107      	bne.n	800c64a <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c63a:	4b07      	ldr	r3, [pc, #28]	; (800c658 <SD_status+0x38>)
 800c63c:	781b      	ldrb	r3, [r3, #0]
 800c63e:	b2db      	uxtb	r3, r3
 800c640:	f023 0301 	bic.w	r3, r3, #1
 800c644:	b2da      	uxtb	r2, r3
 800c646:	4b04      	ldr	r3, [pc, #16]	; (800c658 <SD_status+0x38>)
 800c648:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800c64a:	4b03      	ldr	r3, [pc, #12]	; (800c658 <SD_status+0x38>)
 800c64c:	781b      	ldrb	r3, [r3, #0]
 800c64e:	b2db      	uxtb	r3, r3
}
 800c650:	4618      	mov	r0, r3
 800c652:	3708      	adds	r7, #8
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}
 800c658:	2000011f 	.word	0x2000011f

0800c65c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	b086      	sub	sp, #24
 800c660:	af00      	add	r7, sp, #0
 800c662:	60b9      	str	r1, [r7, #8]
 800c664:	607a      	str	r2, [r7, #4]
 800c666:	603b      	str	r3, [r7, #0]
 800c668:	4603      	mov	r3, r0
 800c66a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c66c:	2301      	movs	r3, #1
 800c66e:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800c670:	4b0f      	ldr	r3, [pc, #60]	; (800c6b0 <SD_read+0x54>)
 800c672:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800c674:	4b0f      	ldr	r3, [pc, #60]	; (800c6b4 <SD_read+0x58>)
 800c676:	683a      	ldr	r2, [r7, #0]
 800c678:	6879      	ldr	r1, [r7, #4]
 800c67a:	68b8      	ldr	r0, [r7, #8]
 800c67c:	f7fd fe20 	bl	800a2c0 <BSP_SD_ReadBlocks>
 800c680:	4603      	mov	r3, r0
 800c682:	2b00      	cmp	r3, #0
 800c684:	d10e      	bne.n	800c6a4 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c686:	e006      	b.n	800c696 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800c688:	693b      	ldr	r3, [r7, #16]
 800c68a:	1e5a      	subs	r2, r3, #1
 800c68c:	613a      	str	r2, [r7, #16]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d101      	bne.n	800c696 <SD_read+0x3a>
      {
        return RES_ERROR;
 800c692:	2301      	movs	r3, #1
 800c694:	e007      	b.n	800c6a6 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c696:	f7fd fe4f 	bl	800a338 <BSP_SD_GetCardState>
 800c69a:	4603      	mov	r3, r0
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d1f3      	bne.n	800c688 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800c6a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	3718      	adds	r7, #24
 800c6aa:	46bd      	mov	sp, r7
 800c6ac:	bd80      	pop	{r7, pc}
 800c6ae:	bf00      	nop
 800c6b0:	000186a0 	.word	0x000186a0
 800c6b4:	05f5e100 	.word	0x05f5e100

0800c6b8 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b086      	sub	sp, #24
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	60b9      	str	r1, [r7, #8]
 800c6c0:	607a      	str	r2, [r7, #4]
 800c6c2:	603b      	str	r3, [r7, #0]
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800c6cc:	4b0f      	ldr	r3, [pc, #60]	; (800c70c <SD_write+0x54>)
 800c6ce:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800c6d0:	4b0f      	ldr	r3, [pc, #60]	; (800c710 <SD_write+0x58>)
 800c6d2:	683a      	ldr	r2, [r7, #0]
 800c6d4:	6879      	ldr	r1, [r7, #4]
 800c6d6:	68b8      	ldr	r0, [r7, #8]
 800c6d8:	f7fd fe10 	bl	800a2fc <BSP_SD_WriteBlocks>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d10e      	bne.n	800c700 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c6e2:	e006      	b.n	800c6f2 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800c6e4:	693b      	ldr	r3, [r7, #16]
 800c6e6:	1e5a      	subs	r2, r3, #1
 800c6e8:	613a      	str	r2, [r7, #16]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d101      	bne.n	800c6f2 <SD_write+0x3a>
      {
        return RES_ERROR;
 800c6ee:	2301      	movs	r3, #1
 800c6f0:	e007      	b.n	800c702 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c6f2:	f7fd fe21 	bl	800a338 <BSP_SD_GetCardState>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d1f3      	bne.n	800c6e4 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800c700:	7dfb      	ldrb	r3, [r7, #23]
}
 800c702:	4618      	mov	r0, r3
 800c704:	3718      	adds	r7, #24
 800c706:	46bd      	mov	sp, r7
 800c708:	bd80      	pop	{r7, pc}
 800c70a:	bf00      	nop
 800c70c:	000186a0 	.word	0x000186a0
 800c710:	05f5e100 	.word	0x05f5e100

0800c714 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b08c      	sub	sp, #48	; 0x30
 800c718:	af00      	add	r7, sp, #0
 800c71a:	4603      	mov	r3, r0
 800c71c:	603a      	str	r2, [r7, #0]
 800c71e:	71fb      	strb	r3, [r7, #7]
 800c720:	460b      	mov	r3, r1
 800c722:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c724:	2301      	movs	r3, #1
 800c726:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c72a:	4b24      	ldr	r3, [pc, #144]	; (800c7bc <SD_ioctl+0xa8>)
 800c72c:	781b      	ldrb	r3, [r3, #0]
 800c72e:	b2db      	uxtb	r3, r3
 800c730:	f003 0301 	and.w	r3, r3, #1
 800c734:	2b00      	cmp	r3, #0
 800c736:	d001      	beq.n	800c73c <SD_ioctl+0x28>
 800c738:	2303      	movs	r3, #3
 800c73a:	e03b      	b.n	800c7b4 <SD_ioctl+0xa0>
  
  switch (cmd)
 800c73c:	79bb      	ldrb	r3, [r7, #6]
 800c73e:	2b03      	cmp	r3, #3
 800c740:	d833      	bhi.n	800c7aa <SD_ioctl+0x96>
 800c742:	a201      	add	r2, pc, #4	; (adr r2, 800c748 <SD_ioctl+0x34>)
 800c744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c748:	0800c759 	.word	0x0800c759
 800c74c:	0800c761 	.word	0x0800c761
 800c750:	0800c779 	.word	0x0800c779
 800c754:	0800c793 	.word	0x0800c793
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c758:	2300      	movs	r3, #0
 800c75a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c75e:	e027      	b.n	800c7b0 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800c760:	f107 030c 	add.w	r3, r7, #12
 800c764:	4618      	mov	r0, r3
 800c766:	f7fd fdf7 	bl	800a358 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800c76a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c770:	2300      	movs	r3, #0
 800c772:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c776:	e01b      	b.n	800c7b0 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c778:	f107 030c 	add.w	r3, r7, #12
 800c77c:	4618      	mov	r0, r3
 800c77e:	f7fd fdeb 	bl	800a358 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800c782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c784:	b29a      	uxth	r2, r3
 800c786:	683b      	ldr	r3, [r7, #0]
 800c788:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800c78a:	2300      	movs	r3, #0
 800c78c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c790:	e00e      	b.n	800c7b0 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800c792:	f107 030c 	add.w	r3, r7, #12
 800c796:	4618      	mov	r0, r3
 800c798:	f7fd fdde 	bl	800a358 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800c79c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c79e:	683b      	ldr	r3, [r7, #0]
 800c7a0:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800c7a8:	e002      	b.n	800c7b0 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800c7aa:	2304      	movs	r3, #4
 800c7ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800c7b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	3730      	adds	r7, #48	; 0x30
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	bd80      	pop	{r7, pc}
 800c7bc:	2000011f 	.word	0x2000011f

0800c7c0 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800c7c0:	b480      	push	{r7}
 800c7c2:	b083      	sub	sp, #12
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800c7ca:	88fb      	ldrh	r3, [r7, #6]
 800c7cc:	ba5b      	rev16	r3, r3
 800c7ce:	b29b      	uxth	r3, r3
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	370c      	adds	r7, #12
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bc80      	pop	{r7}
 800c7d8:	4770      	bx	lr

0800c7da <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800c7da:	b580      	push	{r7, lr}
 800c7dc:	b082      	sub	sp, #8
 800c7de:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800c7e4:	f000 f8a4 	bl	800c930 <mem_init>
  memp_init();
 800c7e8:	f000 fb34 	bl	800ce54 <memp_init>
  pbuf_init();
  netif_init();
 800c7ec:	f000 fbec 	bl	800cfc8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800c7f0:	f001 fbe6 	bl	800dfc0 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800c7f4:	f001 face 	bl	800dd94 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800c7f8:	bf00      	nop
 800c7fa:	3708      	adds	r7, #8
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bd80      	pop	{r7, pc}

0800c800 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b084      	sub	sp, #16
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800c808:	4b40      	ldr	r3, [pc, #256]	; (800c90c <plug_holes+0x10c>)
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	687a      	ldr	r2, [r7, #4]
 800c80e:	429a      	cmp	r2, r3
 800c810:	d206      	bcs.n	800c820 <plug_holes+0x20>
 800c812:	4b3f      	ldr	r3, [pc, #252]	; (800c910 <plug_holes+0x110>)
 800c814:	f240 125d 	movw	r2, #349	; 0x15d
 800c818:	493e      	ldr	r1, [pc, #248]	; (800c914 <plug_holes+0x114>)
 800c81a:	483f      	ldr	r0, [pc, #252]	; (800c918 <plug_holes+0x118>)
 800c81c:	f005 f8bc 	bl	8011998 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800c820:	4b3e      	ldr	r3, [pc, #248]	; (800c91c <plug_holes+0x11c>)
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	687a      	ldr	r2, [r7, #4]
 800c826:	429a      	cmp	r2, r3
 800c828:	d306      	bcc.n	800c838 <plug_holes+0x38>
 800c82a:	4b39      	ldr	r3, [pc, #228]	; (800c910 <plug_holes+0x110>)
 800c82c:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800c830:	493b      	ldr	r1, [pc, #236]	; (800c920 <plug_holes+0x120>)
 800c832:	4839      	ldr	r0, [pc, #228]	; (800c918 <plug_holes+0x118>)
 800c834:	f005 f8b0 	bl	8011998 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	791b      	ldrb	r3, [r3, #4]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d006      	beq.n	800c84e <plug_holes+0x4e>
 800c840:	4b33      	ldr	r3, [pc, #204]	; (800c910 <plug_holes+0x110>)
 800c842:	f240 125f 	movw	r2, #351	; 0x15f
 800c846:	4937      	ldr	r1, [pc, #220]	; (800c924 <plug_holes+0x124>)
 800c848:	4833      	ldr	r0, [pc, #204]	; (800c918 <plug_holes+0x118>)
 800c84a:	f005 f8a5 	bl	8011998 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	881b      	ldrh	r3, [r3, #0]
 800c852:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800c856:	d906      	bls.n	800c866 <plug_holes+0x66>
 800c858:	4b2d      	ldr	r3, [pc, #180]	; (800c910 <plug_holes+0x110>)
 800c85a:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800c85e:	4932      	ldr	r1, [pc, #200]	; (800c928 <plug_holes+0x128>)
 800c860:	482d      	ldr	r0, [pc, #180]	; (800c918 <plug_holes+0x118>)
 800c862:	f005 f899 	bl	8011998 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800c866:	4b29      	ldr	r3, [pc, #164]	; (800c90c <plug_holes+0x10c>)
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	687a      	ldr	r2, [r7, #4]
 800c86c:	8812      	ldrh	r2, [r2, #0]
 800c86e:	4413      	add	r3, r2
 800c870:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800c872:	687a      	ldr	r2, [r7, #4]
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	429a      	cmp	r2, r3
 800c878:	d01f      	beq.n	800c8ba <plug_holes+0xba>
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	791b      	ldrb	r3, [r3, #4]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d11b      	bne.n	800c8ba <plug_holes+0xba>
 800c882:	4b26      	ldr	r3, [pc, #152]	; (800c91c <plug_holes+0x11c>)
 800c884:	681b      	ldr	r3, [r3, #0]
 800c886:	68fa      	ldr	r2, [r7, #12]
 800c888:	429a      	cmp	r2, r3
 800c88a:	d016      	beq.n	800c8ba <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800c88c:	4b27      	ldr	r3, [pc, #156]	; (800c92c <plug_holes+0x12c>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	68fa      	ldr	r2, [r7, #12]
 800c892:	429a      	cmp	r2, r3
 800c894:	d102      	bne.n	800c89c <plug_holes+0x9c>
      lfree = mem;
 800c896:	4a25      	ldr	r2, [pc, #148]	; (800c92c <plug_holes+0x12c>)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	881a      	ldrh	r2, [r3, #0]
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	4a19      	ldr	r2, [pc, #100]	; (800c90c <plug_holes+0x10c>)
 800c8a8:	6812      	ldr	r2, [r2, #0]
 800c8aa:	1a99      	subs	r1, r3, r2
 800c8ac:	4b17      	ldr	r3, [pc, #92]	; (800c90c <plug_holes+0x10c>)
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	68fa      	ldr	r2, [r7, #12]
 800c8b2:	8812      	ldrh	r2, [r2, #0]
 800c8b4:	4413      	add	r3, r2
 800c8b6:	b28a      	uxth	r2, r1
 800c8b8:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800c8ba:	4b14      	ldr	r3, [pc, #80]	; (800c90c <plug_holes+0x10c>)
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	687a      	ldr	r2, [r7, #4]
 800c8c0:	8852      	ldrh	r2, [r2, #2]
 800c8c2:	4413      	add	r3, r2
 800c8c4:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800c8c6:	68ba      	ldr	r2, [r7, #8]
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	429a      	cmp	r2, r3
 800c8cc:	d01a      	beq.n	800c904 <plug_holes+0x104>
 800c8ce:	68bb      	ldr	r3, [r7, #8]
 800c8d0:	791b      	ldrb	r3, [r3, #4]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d116      	bne.n	800c904 <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800c8d6:	4b15      	ldr	r3, [pc, #84]	; (800c92c <plug_holes+0x12c>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	687a      	ldr	r2, [r7, #4]
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	d102      	bne.n	800c8e6 <plug_holes+0xe6>
      lfree = pmem;
 800c8e0:	4a12      	ldr	r2, [pc, #72]	; (800c92c <plug_holes+0x12c>)
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	881a      	ldrh	r2, [r3, #0]
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	4a06      	ldr	r2, [pc, #24]	; (800c90c <plug_holes+0x10c>)
 800c8f2:	6812      	ldr	r2, [r2, #0]
 800c8f4:	1a99      	subs	r1, r3, r2
 800c8f6:	4b05      	ldr	r3, [pc, #20]	; (800c90c <plug_holes+0x10c>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	687a      	ldr	r2, [r7, #4]
 800c8fc:	8812      	ldrh	r2, [r2, #0]
 800c8fe:	4413      	add	r3, r2
 800c900:	b28a      	uxth	r2, r1
 800c902:	805a      	strh	r2, [r3, #2]
  }
}
 800c904:	bf00      	nop
 800c906:	3710      	adds	r7, #16
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}
 800c90c:	20000414 	.word	0x20000414
 800c910:	08012c28 	.word	0x08012c28
 800c914:	08012c58 	.word	0x08012c58
 800c918:	08012c70 	.word	0x08012c70
 800c91c:	20000418 	.word	0x20000418
 800c920:	08012c98 	.word	0x08012c98
 800c924:	08012cb4 	.word	0x08012cb4
 800c928:	08012cd0 	.word	0x08012cd0
 800c92c:	2000041c 	.word	0x2000041c

0800c930 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800c930:	b480      	push	{r7}
 800c932:	b083      	sub	sp, #12
 800c934:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800c936:	4b18      	ldr	r3, [pc, #96]	; (800c998 <mem_init+0x68>)
 800c938:	3303      	adds	r3, #3
 800c93a:	f023 0303 	bic.w	r3, r3, #3
 800c93e:	461a      	mov	r2, r3
 800c940:	4b16      	ldr	r3, [pc, #88]	; (800c99c <mem_init+0x6c>)
 800c942:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800c944:	4b15      	ldr	r3, [pc, #84]	; (800c99c <mem_init+0x6c>)
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c950:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2200      	movs	r2, #0
 800c956:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2200      	movs	r2, #0
 800c95c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800c95e:	4b0f      	ldr	r3, [pc, #60]	; (800c99c <mem_init+0x6c>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800c966:	4a0e      	ldr	r2, [pc, #56]	; (800c9a0 <mem_init+0x70>)
 800c968:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800c96a:	4b0d      	ldr	r3, [pc, #52]	; (800c9a0 <mem_init+0x70>)
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	2201      	movs	r2, #1
 800c970:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800c972:	4b0b      	ldr	r3, [pc, #44]	; (800c9a0 <mem_init+0x70>)
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c97a:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800c97c:	4b08      	ldr	r3, [pc, #32]	; (800c9a0 <mem_init+0x70>)
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800c984:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800c986:	4b05      	ldr	r3, [pc, #20]	; (800c99c <mem_init+0x6c>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	4a06      	ldr	r2, [pc, #24]	; (800c9a4 <mem_init+0x74>)
 800c98c:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800c98e:	bf00      	nop
 800c990:	370c      	adds	r7, #12
 800c992:	46bd      	mov	sp, r7
 800c994:	bc80      	pop	{r7}
 800c996:	4770      	bx	lr
 800c998:	20003fe0 	.word	0x20003fe0
 800c99c:	20000414 	.word	0x20000414
 800c9a0:	20000418 	.word	0x20000418
 800c9a4:	2000041c 	.word	0x2000041c

0800c9a8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b084      	sub	sp, #16
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d043      	beq.n	800ca3e <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	f003 0303 	and.w	r3, r3, #3
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d006      	beq.n	800c9ce <mem_free+0x26>
 800c9c0:	4b22      	ldr	r3, [pc, #136]	; (800ca4c <mem_free+0xa4>)
 800c9c2:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800c9c6:	4922      	ldr	r1, [pc, #136]	; (800ca50 <mem_free+0xa8>)
 800c9c8:	4822      	ldr	r0, [pc, #136]	; (800ca54 <mem_free+0xac>)
 800c9ca:	f004 ffe5 	bl	8011998 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800c9ce:	4b22      	ldr	r3, [pc, #136]	; (800ca58 <mem_free+0xb0>)
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	687a      	ldr	r2, [r7, #4]
 800c9d4:	429a      	cmp	r2, r3
 800c9d6:	d304      	bcc.n	800c9e2 <mem_free+0x3a>
 800c9d8:	4b20      	ldr	r3, [pc, #128]	; (800ca5c <mem_free+0xb4>)
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	687a      	ldr	r2, [r7, #4]
 800c9de:	429a      	cmp	r2, r3
 800c9e0:	d306      	bcc.n	800c9f0 <mem_free+0x48>
 800c9e2:	4b1a      	ldr	r3, [pc, #104]	; (800ca4c <mem_free+0xa4>)
 800c9e4:	f240 12af 	movw	r2, #431	; 0x1af
 800c9e8:	491d      	ldr	r1, [pc, #116]	; (800ca60 <mem_free+0xb8>)
 800c9ea:	481a      	ldr	r0, [pc, #104]	; (800ca54 <mem_free+0xac>)
 800c9ec:	f004 ffd4 	bl	8011998 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800c9f0:	4b19      	ldr	r3, [pc, #100]	; (800ca58 <mem_free+0xb0>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	687a      	ldr	r2, [r7, #4]
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d323      	bcc.n	800ca42 <mem_free+0x9a>
 800c9fa:	4b18      	ldr	r3, [pc, #96]	; (800ca5c <mem_free+0xb4>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	687a      	ldr	r2, [r7, #4]
 800ca00:	429a      	cmp	r2, r3
 800ca02:	d21e      	bcs.n	800ca42 <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	3b08      	subs	r3, #8
 800ca08:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	791b      	ldrb	r3, [r3, #4]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d106      	bne.n	800ca20 <mem_free+0x78>
 800ca12:	4b0e      	ldr	r3, [pc, #56]	; (800ca4c <mem_free+0xa4>)
 800ca14:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800ca18:	4912      	ldr	r1, [pc, #72]	; (800ca64 <mem_free+0xbc>)
 800ca1a:	480e      	ldr	r0, [pc, #56]	; (800ca54 <mem_free+0xac>)
 800ca1c:	f004 ffbc 	bl	8011998 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	2200      	movs	r2, #0
 800ca24:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800ca26:	4b10      	ldr	r3, [pc, #64]	; (800ca68 <mem_free+0xc0>)
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	68fa      	ldr	r2, [r7, #12]
 800ca2c:	429a      	cmp	r2, r3
 800ca2e:	d202      	bcs.n	800ca36 <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800ca30:	4a0d      	ldr	r2, [pc, #52]	; (800ca68 <mem_free+0xc0>)
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800ca36:	68f8      	ldr	r0, [r7, #12]
 800ca38:	f7ff fee2 	bl	800c800 <plug_holes>
 800ca3c:	e002      	b.n	800ca44 <mem_free+0x9c>
    return;
 800ca3e:	bf00      	nop
 800ca40:	e000      	b.n	800ca44 <mem_free+0x9c>
    return;
 800ca42:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800ca44:	3710      	adds	r7, #16
 800ca46:	46bd      	mov	sp, r7
 800ca48:	bd80      	pop	{r7, pc}
 800ca4a:	bf00      	nop
 800ca4c:	08012c28 	.word	0x08012c28
 800ca50:	08012cfc 	.word	0x08012cfc
 800ca54:	08012c70 	.word	0x08012c70
 800ca58:	20000414 	.word	0x20000414
 800ca5c:	20000418 	.word	0x20000418
 800ca60:	08012d20 	.word	0x08012d20
 800ca64:	08012d38 	.word	0x08012d38
 800ca68:	2000041c 	.word	0x2000041c

0800ca6c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800ca6c:	b580      	push	{r7, lr}
 800ca6e:	b086      	sub	sp, #24
 800ca70:	af00      	add	r7, sp, #0
 800ca72:	6078      	str	r0, [r7, #4]
 800ca74:	460b      	mov	r3, r1
 800ca76:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800ca78:	887b      	ldrh	r3, [r7, #2]
 800ca7a:	3303      	adds	r3, #3
 800ca7c:	b29b      	uxth	r3, r3
 800ca7e:	f023 0303 	bic.w	r3, r3, #3
 800ca82:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800ca84:	887b      	ldrh	r3, [r7, #2]
 800ca86:	2b0b      	cmp	r3, #11
 800ca88:	d801      	bhi.n	800ca8e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800ca8a:	230c      	movs	r3, #12
 800ca8c:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800ca8e:	887b      	ldrh	r3, [r7, #2]
 800ca90:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800ca94:	d901      	bls.n	800ca9a <mem_trim+0x2e>
    return NULL;
 800ca96:	2300      	movs	r3, #0
 800ca98:	e0b1      	b.n	800cbfe <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ca9a:	4b5b      	ldr	r3, [pc, #364]	; (800cc08 <mem_trim+0x19c>)
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	687a      	ldr	r2, [r7, #4]
 800caa0:	429a      	cmp	r2, r3
 800caa2:	d304      	bcc.n	800caae <mem_trim+0x42>
 800caa4:	4b59      	ldr	r3, [pc, #356]	; (800cc0c <mem_trim+0x1a0>)
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	687a      	ldr	r2, [r7, #4]
 800caaa:	429a      	cmp	r2, r3
 800caac:	d306      	bcc.n	800cabc <mem_trim+0x50>
 800caae:	4b58      	ldr	r3, [pc, #352]	; (800cc10 <mem_trim+0x1a4>)
 800cab0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800cab4:	4957      	ldr	r1, [pc, #348]	; (800cc14 <mem_trim+0x1a8>)
 800cab6:	4858      	ldr	r0, [pc, #352]	; (800cc18 <mem_trim+0x1ac>)
 800cab8:	f004 ff6e 	bl	8011998 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800cabc:	4b52      	ldr	r3, [pc, #328]	; (800cc08 <mem_trim+0x19c>)
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	687a      	ldr	r2, [r7, #4]
 800cac2:	429a      	cmp	r2, r3
 800cac4:	d304      	bcc.n	800cad0 <mem_trim+0x64>
 800cac6:	4b51      	ldr	r3, [pc, #324]	; (800cc0c <mem_trim+0x1a0>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	687a      	ldr	r2, [r7, #4]
 800cacc:	429a      	cmp	r2, r3
 800cace:	d301      	bcc.n	800cad4 <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	e094      	b.n	800cbfe <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	3b08      	subs	r3, #8
 800cad8:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800cada:	697b      	ldr	r3, [r7, #20]
 800cadc:	4a4a      	ldr	r2, [pc, #296]	; (800cc08 <mem_trim+0x19c>)
 800cade:	6812      	ldr	r2, [r2, #0]
 800cae0:	1a9b      	subs	r3, r3, r2
 800cae2:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800cae4:	697b      	ldr	r3, [r7, #20]
 800cae6:	881a      	ldrh	r2, [r3, #0]
 800cae8:	8a7b      	ldrh	r3, [r7, #18]
 800caea:	1ad3      	subs	r3, r2, r3
 800caec:	b29b      	uxth	r3, r3
 800caee:	3b08      	subs	r3, #8
 800caf0:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800caf2:	887a      	ldrh	r2, [r7, #2]
 800caf4:	8a3b      	ldrh	r3, [r7, #16]
 800caf6:	429a      	cmp	r2, r3
 800caf8:	d906      	bls.n	800cb08 <mem_trim+0x9c>
 800cafa:	4b45      	ldr	r3, [pc, #276]	; (800cc10 <mem_trim+0x1a4>)
 800cafc:	f240 2206 	movw	r2, #518	; 0x206
 800cb00:	4946      	ldr	r1, [pc, #280]	; (800cc1c <mem_trim+0x1b0>)
 800cb02:	4845      	ldr	r0, [pc, #276]	; (800cc18 <mem_trim+0x1ac>)
 800cb04:	f004 ff48 	bl	8011998 <iprintf>
  if (newsize > size) {
 800cb08:	887a      	ldrh	r2, [r7, #2]
 800cb0a:	8a3b      	ldrh	r3, [r7, #16]
 800cb0c:	429a      	cmp	r2, r3
 800cb0e:	d901      	bls.n	800cb14 <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800cb10:	2300      	movs	r3, #0
 800cb12:	e074      	b.n	800cbfe <mem_trim+0x192>
  }
  if (newsize == size) {
 800cb14:	887a      	ldrh	r2, [r7, #2]
 800cb16:	8a3b      	ldrh	r3, [r7, #16]
 800cb18:	429a      	cmp	r2, r3
 800cb1a:	d101      	bne.n	800cb20 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	e06e      	b.n	800cbfe <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800cb20:	4b39      	ldr	r3, [pc, #228]	; (800cc08 <mem_trim+0x19c>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	697a      	ldr	r2, [r7, #20]
 800cb26:	8812      	ldrh	r2, [r2, #0]
 800cb28:	4413      	add	r3, r2
 800cb2a:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	791b      	ldrb	r3, [r3, #4]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d131      	bne.n	800cb98 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	881b      	ldrh	r3, [r3, #0]
 800cb38:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800cb3a:	8a7a      	ldrh	r2, [r7, #18]
 800cb3c:	887b      	ldrh	r3, [r7, #2]
 800cb3e:	4413      	add	r3, r2
 800cb40:	b29b      	uxth	r3, r3
 800cb42:	3308      	adds	r3, #8
 800cb44:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800cb46:	4b36      	ldr	r3, [pc, #216]	; (800cc20 <mem_trim+0x1b4>)
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	68fa      	ldr	r2, [r7, #12]
 800cb4c:	429a      	cmp	r2, r3
 800cb4e:	d105      	bne.n	800cb5c <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800cb50:	4b2d      	ldr	r3, [pc, #180]	; (800cc08 <mem_trim+0x19c>)
 800cb52:	681a      	ldr	r2, [r3, #0]
 800cb54:	897b      	ldrh	r3, [r7, #10]
 800cb56:	4413      	add	r3, r2
 800cb58:	4a31      	ldr	r2, [pc, #196]	; (800cc20 <mem_trim+0x1b4>)
 800cb5a:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800cb5c:	4b2a      	ldr	r3, [pc, #168]	; (800cc08 <mem_trim+0x19c>)
 800cb5e:	681a      	ldr	r2, [r3, #0]
 800cb60:	897b      	ldrh	r3, [r7, #10]
 800cb62:	4413      	add	r3, r2
 800cb64:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	2200      	movs	r2, #0
 800cb6a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	893a      	ldrh	r2, [r7, #8]
 800cb70:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	8a7a      	ldrh	r2, [r7, #18]
 800cb76:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800cb78:	697b      	ldr	r3, [r7, #20]
 800cb7a:	897a      	ldrh	r2, [r7, #10]
 800cb7c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	881b      	ldrh	r3, [r3, #0]
 800cb82:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cb86:	d039      	beq.n	800cbfc <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800cb88:	4b1f      	ldr	r3, [pc, #124]	; (800cc08 <mem_trim+0x19c>)
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	68fa      	ldr	r2, [r7, #12]
 800cb8e:	8812      	ldrh	r2, [r2, #0]
 800cb90:	4413      	add	r3, r2
 800cb92:	897a      	ldrh	r2, [r7, #10]
 800cb94:	805a      	strh	r2, [r3, #2]
 800cb96:	e031      	b.n	800cbfc <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800cb98:	887b      	ldrh	r3, [r7, #2]
 800cb9a:	f103 0214 	add.w	r2, r3, #20
 800cb9e:	8a3b      	ldrh	r3, [r7, #16]
 800cba0:	429a      	cmp	r2, r3
 800cba2:	d82b      	bhi.n	800cbfc <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800cba4:	8a7a      	ldrh	r2, [r7, #18]
 800cba6:	887b      	ldrh	r3, [r7, #2]
 800cba8:	4413      	add	r3, r2
 800cbaa:	b29b      	uxth	r3, r3
 800cbac:	3308      	adds	r3, #8
 800cbae:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800cbb0:	4b15      	ldr	r3, [pc, #84]	; (800cc08 <mem_trim+0x19c>)
 800cbb2:	681a      	ldr	r2, [r3, #0]
 800cbb4:	897b      	ldrh	r3, [r7, #10]
 800cbb6:	4413      	add	r3, r2
 800cbb8:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800cbba:	4b19      	ldr	r3, [pc, #100]	; (800cc20 <mem_trim+0x1b4>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	68fa      	ldr	r2, [r7, #12]
 800cbc0:	429a      	cmp	r2, r3
 800cbc2:	d202      	bcs.n	800cbca <mem_trim+0x15e>
      lfree = mem2;
 800cbc4:	4a16      	ldr	r2, [pc, #88]	; (800cc20 <mem_trim+0x1b4>)
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	2200      	movs	r2, #0
 800cbce:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800cbd0:	697b      	ldr	r3, [r7, #20]
 800cbd2:	881a      	ldrh	r2, [r3, #0]
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	8a7a      	ldrh	r2, [r7, #18]
 800cbdc:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	897a      	ldrh	r2, [r7, #10]
 800cbe2:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	881b      	ldrh	r3, [r3, #0]
 800cbe8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cbec:	d006      	beq.n	800cbfc <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800cbee:	4b06      	ldr	r3, [pc, #24]	; (800cc08 <mem_trim+0x19c>)
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	68fa      	ldr	r2, [r7, #12]
 800cbf4:	8812      	ldrh	r2, [r2, #0]
 800cbf6:	4413      	add	r3, r2
 800cbf8:	897a      	ldrh	r2, [r7, #10]
 800cbfa:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800cbfc:	687b      	ldr	r3, [r7, #4]
}
 800cbfe:	4618      	mov	r0, r3
 800cc00:	3718      	adds	r7, #24
 800cc02:	46bd      	mov	sp, r7
 800cc04:	bd80      	pop	{r7, pc}
 800cc06:	bf00      	nop
 800cc08:	20000414 	.word	0x20000414
 800cc0c:	20000418 	.word	0x20000418
 800cc10:	08012c28 	.word	0x08012c28
 800cc14:	08012d4c 	.word	0x08012d4c
 800cc18:	08012c70 	.word	0x08012c70
 800cc1c:	08012d64 	.word	0x08012d64
 800cc20:	2000041c 	.word	0x2000041c

0800cc24 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b088      	sub	sp, #32
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	4603      	mov	r3, r0
 800cc2c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800cc2e:	88fb      	ldrh	r3, [r7, #6]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d101      	bne.n	800cc38 <mem_malloc+0x14>
    return NULL;
 800cc34:	2300      	movs	r3, #0
 800cc36:	e0c8      	b.n	800cdca <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800cc38:	88fb      	ldrh	r3, [r7, #6]
 800cc3a:	3303      	adds	r3, #3
 800cc3c:	b29b      	uxth	r3, r3
 800cc3e:	f023 0303 	bic.w	r3, r3, #3
 800cc42:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800cc44:	88fb      	ldrh	r3, [r7, #6]
 800cc46:	2b0b      	cmp	r3, #11
 800cc48:	d801      	bhi.n	800cc4e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800cc4a:	230c      	movs	r3, #12
 800cc4c:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800cc4e:	88fb      	ldrh	r3, [r7, #6]
 800cc50:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cc54:	d901      	bls.n	800cc5a <mem_malloc+0x36>
    return NULL;
 800cc56:	2300      	movs	r3, #0
 800cc58:	e0b7      	b.n	800cdca <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800cc5a:	4b5e      	ldr	r3, [pc, #376]	; (800cdd4 <mem_malloc+0x1b0>)
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	461a      	mov	r2, r3
 800cc60:	4b5d      	ldr	r3, [pc, #372]	; (800cdd8 <mem_malloc+0x1b4>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	1ad3      	subs	r3, r2, r3
 800cc66:	83fb      	strh	r3, [r7, #30]
 800cc68:	e0a7      	b.n	800cdba <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800cc6a:	4b5b      	ldr	r3, [pc, #364]	; (800cdd8 <mem_malloc+0x1b4>)
 800cc6c:	681a      	ldr	r2, [r3, #0]
 800cc6e:	8bfb      	ldrh	r3, [r7, #30]
 800cc70:	4413      	add	r3, r2
 800cc72:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800cc74:	697b      	ldr	r3, [r7, #20]
 800cc76:	791b      	ldrb	r3, [r3, #4]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	f040 8098 	bne.w	800cdae <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800cc7e:	697b      	ldr	r3, [r7, #20]
 800cc80:	881b      	ldrh	r3, [r3, #0]
 800cc82:	461a      	mov	r2, r3
 800cc84:	8bfb      	ldrh	r3, [r7, #30]
 800cc86:	1ad3      	subs	r3, r2, r3
 800cc88:	f1a3 0208 	sub.w	r2, r3, #8
 800cc8c:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800cc8e:	429a      	cmp	r2, r3
 800cc90:	f0c0 808d 	bcc.w	800cdae <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800cc94:	697b      	ldr	r3, [r7, #20]
 800cc96:	881b      	ldrh	r3, [r3, #0]
 800cc98:	461a      	mov	r2, r3
 800cc9a:	8bfb      	ldrh	r3, [r7, #30]
 800cc9c:	1ad3      	subs	r3, r2, r3
 800cc9e:	f1a3 0208 	sub.w	r2, r3, #8
 800cca2:	88fb      	ldrh	r3, [r7, #6]
 800cca4:	3314      	adds	r3, #20
 800cca6:	429a      	cmp	r2, r3
 800cca8:	d327      	bcc.n	800ccfa <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800ccaa:	8bfa      	ldrh	r2, [r7, #30]
 800ccac:	88fb      	ldrh	r3, [r7, #6]
 800ccae:	4413      	add	r3, r2
 800ccb0:	b29b      	uxth	r3, r3
 800ccb2:	3308      	adds	r3, #8
 800ccb4:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800ccb6:	4b48      	ldr	r3, [pc, #288]	; (800cdd8 <mem_malloc+0x1b4>)
 800ccb8:	681a      	ldr	r2, [r3, #0]
 800ccba:	8a7b      	ldrh	r3, [r7, #18]
 800ccbc:	4413      	add	r3, r2
 800ccbe:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800ccc6:	697b      	ldr	r3, [r7, #20]
 800ccc8:	881a      	ldrh	r2, [r3, #0]
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	8bfa      	ldrh	r2, [r7, #30]
 800ccd2:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	8a7a      	ldrh	r2, [r7, #18]
 800ccd8:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800ccda:	697b      	ldr	r3, [r7, #20]
 800ccdc:	2201      	movs	r2, #1
 800ccde:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	881b      	ldrh	r3, [r3, #0]
 800cce4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800cce8:	d00a      	beq.n	800cd00 <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800ccea:	4b3b      	ldr	r3, [pc, #236]	; (800cdd8 <mem_malloc+0x1b4>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	68fa      	ldr	r2, [r7, #12]
 800ccf0:	8812      	ldrh	r2, [r2, #0]
 800ccf2:	4413      	add	r3, r2
 800ccf4:	8a7a      	ldrh	r2, [r7, #18]
 800ccf6:	805a      	strh	r2, [r3, #2]
 800ccf8:	e002      	b.n	800cd00 <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800ccfa:	697b      	ldr	r3, [r7, #20]
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800cd00:	4b34      	ldr	r3, [pc, #208]	; (800cdd4 <mem_malloc+0x1b0>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	697a      	ldr	r2, [r7, #20]
 800cd06:	429a      	cmp	r2, r3
 800cd08:	d127      	bne.n	800cd5a <mem_malloc+0x136>
          struct mem *cur = lfree;
 800cd0a:	4b32      	ldr	r3, [pc, #200]	; (800cdd4 <mem_malloc+0x1b0>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800cd10:	e005      	b.n	800cd1e <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800cd12:	4b31      	ldr	r3, [pc, #196]	; (800cdd8 <mem_malloc+0x1b4>)
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	69ba      	ldr	r2, [r7, #24]
 800cd18:	8812      	ldrh	r2, [r2, #0]
 800cd1a:	4413      	add	r3, r2
 800cd1c:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800cd1e:	69bb      	ldr	r3, [r7, #24]
 800cd20:	791b      	ldrb	r3, [r3, #4]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d004      	beq.n	800cd30 <mem_malloc+0x10c>
 800cd26:	4b2d      	ldr	r3, [pc, #180]	; (800cddc <mem_malloc+0x1b8>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	69ba      	ldr	r2, [r7, #24]
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	d1f0      	bne.n	800cd12 <mem_malloc+0xee>
          }
          lfree = cur;
 800cd30:	4a28      	ldr	r2, [pc, #160]	; (800cdd4 <mem_malloc+0x1b0>)
 800cd32:	69bb      	ldr	r3, [r7, #24]
 800cd34:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800cd36:	4b27      	ldr	r3, [pc, #156]	; (800cdd4 <mem_malloc+0x1b0>)
 800cd38:	681a      	ldr	r2, [r3, #0]
 800cd3a:	4b28      	ldr	r3, [pc, #160]	; (800cddc <mem_malloc+0x1b8>)
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	429a      	cmp	r2, r3
 800cd40:	d00b      	beq.n	800cd5a <mem_malloc+0x136>
 800cd42:	4b24      	ldr	r3, [pc, #144]	; (800cdd4 <mem_malloc+0x1b0>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	791b      	ldrb	r3, [r3, #4]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d006      	beq.n	800cd5a <mem_malloc+0x136>
 800cd4c:	4b24      	ldr	r3, [pc, #144]	; (800cde0 <mem_malloc+0x1bc>)
 800cd4e:	f240 22cf 	movw	r2, #719	; 0x2cf
 800cd52:	4924      	ldr	r1, [pc, #144]	; (800cde4 <mem_malloc+0x1c0>)
 800cd54:	4824      	ldr	r0, [pc, #144]	; (800cde8 <mem_malloc+0x1c4>)
 800cd56:	f004 fe1f 	bl	8011998 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800cd5a:	88fa      	ldrh	r2, [r7, #6]
 800cd5c:	697b      	ldr	r3, [r7, #20]
 800cd5e:	4413      	add	r3, r2
 800cd60:	3308      	adds	r3, #8
 800cd62:	4a1e      	ldr	r2, [pc, #120]	; (800cddc <mem_malloc+0x1b8>)
 800cd64:	6812      	ldr	r2, [r2, #0]
 800cd66:	4293      	cmp	r3, r2
 800cd68:	d906      	bls.n	800cd78 <mem_malloc+0x154>
 800cd6a:	4b1d      	ldr	r3, [pc, #116]	; (800cde0 <mem_malloc+0x1bc>)
 800cd6c:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800cd70:	491e      	ldr	r1, [pc, #120]	; (800cdec <mem_malloc+0x1c8>)
 800cd72:	481d      	ldr	r0, [pc, #116]	; (800cde8 <mem_malloc+0x1c4>)
 800cd74:	f004 fe10 	bl	8011998 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800cd78:	697b      	ldr	r3, [r7, #20]
 800cd7a:	f003 0303 	and.w	r3, r3, #3
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d006      	beq.n	800cd90 <mem_malloc+0x16c>
 800cd82:	4b17      	ldr	r3, [pc, #92]	; (800cde0 <mem_malloc+0x1bc>)
 800cd84:	f240 22d6 	movw	r2, #726	; 0x2d6
 800cd88:	4919      	ldr	r1, [pc, #100]	; (800cdf0 <mem_malloc+0x1cc>)
 800cd8a:	4817      	ldr	r0, [pc, #92]	; (800cde8 <mem_malloc+0x1c4>)
 800cd8c:	f004 fe04 	bl	8011998 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	f003 0303 	and.w	r3, r3, #3
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d006      	beq.n	800cda8 <mem_malloc+0x184>
 800cd9a:	4b11      	ldr	r3, [pc, #68]	; (800cde0 <mem_malloc+0x1bc>)
 800cd9c:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800cda0:	4914      	ldr	r1, [pc, #80]	; (800cdf4 <mem_malloc+0x1d0>)
 800cda2:	4811      	ldr	r0, [pc, #68]	; (800cde8 <mem_malloc+0x1c4>)
 800cda4:	f004 fdf8 	bl	8011998 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	3308      	adds	r3, #8
 800cdac:	e00d      	b.n	800cdca <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800cdae:	4b0a      	ldr	r3, [pc, #40]	; (800cdd8 <mem_malloc+0x1b4>)
 800cdb0:	681a      	ldr	r2, [r3, #0]
 800cdb2:	8bfb      	ldrh	r3, [r7, #30]
 800cdb4:	4413      	add	r3, r2
 800cdb6:	881b      	ldrh	r3, [r3, #0]
 800cdb8:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800cdba:	8bfa      	ldrh	r2, [r7, #30]
 800cdbc:	88fb      	ldrh	r3, [r7, #6]
 800cdbe:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800cdc2:	429a      	cmp	r2, r3
 800cdc4:	f4ff af51 	bcc.w	800cc6a <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800cdc8:	2300      	movs	r3, #0
}
 800cdca:	4618      	mov	r0, r3
 800cdcc:	3720      	adds	r7, #32
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	bd80      	pop	{r7, pc}
 800cdd2:	bf00      	nop
 800cdd4:	2000041c 	.word	0x2000041c
 800cdd8:	20000414 	.word	0x20000414
 800cddc:	20000418 	.word	0x20000418
 800cde0:	08012c28 	.word	0x08012c28
 800cde4:	08012d84 	.word	0x08012d84
 800cde8:	08012c70 	.word	0x08012c70
 800cdec:	08012da0 	.word	0x08012da0
 800cdf0:	08012dd0 	.word	0x08012dd0
 800cdf4:	08012e00 	.word	0x08012e00

0800cdf8 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b085      	sub	sp, #20
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	689b      	ldr	r3, [r3, #8]
 800ce04:	2200      	movs	r2, #0
 800ce06:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	685b      	ldr	r3, [r3, #4]
 800ce0c:	3303      	adds	r3, #3
 800ce0e:	f023 0303 	bic.w	r3, r3, #3
 800ce12:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800ce14:	2300      	movs	r3, #0
 800ce16:	60fb      	str	r3, [r7, #12]
 800ce18:	e011      	b.n	800ce3e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	689b      	ldr	r3, [r3, #8]
 800ce1e:	681a      	ldr	r2, [r3, #0]
 800ce20:	68bb      	ldr	r3, [r7, #8]
 800ce22:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	689b      	ldr	r3, [r3, #8]
 800ce28:	68ba      	ldr	r2, [r7, #8]
 800ce2a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	881b      	ldrh	r3, [r3, #0]
 800ce30:	461a      	mov	r2, r3
 800ce32:	68bb      	ldr	r3, [r7, #8]
 800ce34:	4413      	add	r3, r2
 800ce36:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	60fb      	str	r3, [r7, #12]
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	885b      	ldrh	r3, [r3, #2]
 800ce42:	461a      	mov	r2, r3
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	4293      	cmp	r3, r2
 800ce48:	dbe7      	blt.n	800ce1a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800ce4a:	bf00      	nop
 800ce4c:	3714      	adds	r7, #20
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	bc80      	pop	{r7}
 800ce52:	4770      	bx	lr

0800ce54 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b082      	sub	sp, #8
 800ce58:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	80fb      	strh	r3, [r7, #6]
 800ce5e:	e009      	b.n	800ce74 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800ce60:	88fb      	ldrh	r3, [r7, #6]
 800ce62:	4a08      	ldr	r2, [pc, #32]	; (800ce84 <memp_init+0x30>)
 800ce64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce68:	4618      	mov	r0, r3
 800ce6a:	f7ff ffc5 	bl	800cdf8 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800ce6e:	88fb      	ldrh	r3, [r7, #6]
 800ce70:	3301      	adds	r3, #1
 800ce72:	80fb      	strh	r3, [r7, #6]
 800ce74:	88fb      	ldrh	r3, [r7, #6]
 800ce76:	2b05      	cmp	r3, #5
 800ce78:	d9f2      	bls.n	800ce60 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800ce7a:	bf00      	nop
 800ce7c:	3708      	adds	r7, #8
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}
 800ce82:	bf00      	nop
 800ce84:	08013d2c 	.word	0x08013d2c

0800ce88 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	b084      	sub	sp, #16
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	689b      	ldr	r3, [r3, #8]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d012      	beq.n	800cec4 <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	689b      	ldr	r3, [r3, #8]
 800cea2:	68fa      	ldr	r2, [r7, #12]
 800cea4:	6812      	ldr	r2, [r2, #0]
 800cea6:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	f003 0303 	and.w	r3, r3, #3
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d006      	beq.n	800cec0 <do_memp_malloc_pool+0x38>
 800ceb2:	4b07      	ldr	r3, [pc, #28]	; (800ced0 <do_memp_malloc_pool+0x48>)
 800ceb4:	f240 1249 	movw	r2, #329	; 0x149
 800ceb8:	4906      	ldr	r1, [pc, #24]	; (800ced4 <do_memp_malloc_pool+0x4c>)
 800ceba:	4807      	ldr	r0, [pc, #28]	; (800ced8 <do_memp_malloc_pool+0x50>)
 800cebc:	f004 fd6c 	bl	8011998 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	e000      	b.n	800cec6 <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 800cec4:	2300      	movs	r3, #0
}
 800cec6:	4618      	mov	r0, r3
 800cec8:	3710      	adds	r7, #16
 800ceca:	46bd      	mov	sp, r7
 800cecc:	bd80      	pop	{r7, pc}
 800cece:	bf00      	nop
 800ced0:	08012e24 	.word	0x08012e24
 800ced4:	08012e54 	.word	0x08012e54
 800ced8:	08012e78 	.word	0x08012e78

0800cedc <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b084      	sub	sp, #16
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	4603      	mov	r3, r0
 800cee4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800cee6:	79fb      	ldrb	r3, [r7, #7]
 800cee8:	2b05      	cmp	r3, #5
 800ceea:	d908      	bls.n	800cefe <memp_malloc+0x22>
 800ceec:	4b0a      	ldr	r3, [pc, #40]	; (800cf18 <memp_malloc+0x3c>)
 800ceee:	f240 1287 	movw	r2, #391	; 0x187
 800cef2:	490a      	ldr	r1, [pc, #40]	; (800cf1c <memp_malloc+0x40>)
 800cef4:	480a      	ldr	r0, [pc, #40]	; (800cf20 <memp_malloc+0x44>)
 800cef6:	f004 fd4f 	bl	8011998 <iprintf>
 800cefa:	2300      	movs	r3, #0
 800cefc:	e008      	b.n	800cf10 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800cefe:	79fb      	ldrb	r3, [r7, #7]
 800cf00:	4a08      	ldr	r2, [pc, #32]	; (800cf24 <memp_malloc+0x48>)
 800cf02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf06:	4618      	mov	r0, r3
 800cf08:	f7ff ffbe 	bl	800ce88 <do_memp_malloc_pool>
 800cf0c:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
}
 800cf10:	4618      	mov	r0, r3
 800cf12:	3710      	adds	r7, #16
 800cf14:	46bd      	mov	sp, r7
 800cf16:	bd80      	pop	{r7, pc}
 800cf18:	08012e24 	.word	0x08012e24
 800cf1c:	08012eb4 	.word	0x08012eb4
 800cf20:	08012e78 	.word	0x08012e78
 800cf24:	08013d2c 	.word	0x08013d2c

0800cf28 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800cf28:	b580      	push	{r7, lr}
 800cf2a:	b084      	sub	sp, #16
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	6078      	str	r0, [r7, #4]
 800cf30:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800cf32:	683b      	ldr	r3, [r7, #0]
 800cf34:	f003 0303 	and.w	r3, r3, #3
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d006      	beq.n	800cf4a <do_memp_free_pool+0x22>
 800cf3c:	4b0a      	ldr	r3, [pc, #40]	; (800cf68 <do_memp_free_pool+0x40>)
 800cf3e:	f240 129d 	movw	r2, #413	; 0x19d
 800cf42:	490a      	ldr	r1, [pc, #40]	; (800cf6c <do_memp_free_pool+0x44>)
 800cf44:	480a      	ldr	r0, [pc, #40]	; (800cf70 <do_memp_free_pool+0x48>)
 800cf46:	f004 fd27 	bl	8011998 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800cf4a:	683b      	ldr	r3, [r7, #0]
 800cf4c:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	681a      	ldr	r2, [r3, #0]
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	689b      	ldr	r3, [r3, #8]
 800cf5c:	68fa      	ldr	r2, [r7, #12]
 800cf5e:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800cf60:	bf00      	nop
 800cf62:	3710      	adds	r7, #16
 800cf64:	46bd      	mov	sp, r7
 800cf66:	bd80      	pop	{r7, pc}
 800cf68:	08012e24 	.word	0x08012e24
 800cf6c:	08012ed4 	.word	0x08012ed4
 800cf70:	08012e78 	.word	0x08012e78

0800cf74 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b082      	sub	sp, #8
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	6039      	str	r1, [r7, #0]
 800cf7e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800cf80:	79fb      	ldrb	r3, [r7, #7]
 800cf82:	2b05      	cmp	r3, #5
 800cf84:	d907      	bls.n	800cf96 <memp_free+0x22>
 800cf86:	4b0c      	ldr	r3, [pc, #48]	; (800cfb8 <memp_free+0x44>)
 800cf88:	f240 12db 	movw	r2, #475	; 0x1db
 800cf8c:	490b      	ldr	r1, [pc, #44]	; (800cfbc <memp_free+0x48>)
 800cf8e:	480c      	ldr	r0, [pc, #48]	; (800cfc0 <memp_free+0x4c>)
 800cf90:	f004 fd02 	bl	8011998 <iprintf>
 800cf94:	e00c      	b.n	800cfb0 <memp_free+0x3c>

  if (mem == NULL) {
 800cf96:	683b      	ldr	r3, [r7, #0]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d008      	beq.n	800cfae <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800cf9c:	79fb      	ldrb	r3, [r7, #7]
 800cf9e:	4a09      	ldr	r2, [pc, #36]	; (800cfc4 <memp_free+0x50>)
 800cfa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cfa4:	6839      	ldr	r1, [r7, #0]
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	f7ff ffbe 	bl	800cf28 <do_memp_free_pool>
 800cfac:	e000      	b.n	800cfb0 <memp_free+0x3c>
    return;
 800cfae:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800cfb0:	3708      	adds	r7, #8
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	bd80      	pop	{r7, pc}
 800cfb6:	bf00      	nop
 800cfb8:	08012e24 	.word	0x08012e24
 800cfbc:	08012ef4 	.word	0x08012ef4
 800cfc0:	08012e78 	.word	0x08012e78
 800cfc4:	08013d2c 	.word	0x08013d2c

0800cfc8 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800cfcc:	bf00      	nop
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	bc80      	pop	{r7}
 800cfd2:	4770      	bx	lr

0800cfd4 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b084      	sub	sp, #16
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	60f8      	str	r0, [r7, #12]
 800cfdc:	60b9      	str	r1, [r7, #8]
 800cfde:	607a      	str	r2, [r7, #4]
 800cfe0:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800cfe2:	69fb      	ldr	r3, [r7, #28]
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	d105      	bne.n	800cff4 <netif_add+0x20>
 800cfe8:	4b21      	ldr	r3, [pc, #132]	; (800d070 <netif_add+0x9c>)
 800cfea:	22fb      	movs	r2, #251	; 0xfb
 800cfec:	4921      	ldr	r1, [pc, #132]	; (800d074 <netif_add+0xa0>)
 800cfee:	4822      	ldr	r0, [pc, #136]	; (800d078 <netif_add+0xa4>)
 800cff0:	f004 fcd2 	bl	8011998 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	2200      	movs	r2, #0
 800cff8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	2200      	movs	r2, #0
 800cffe:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	2200      	movs	r2, #0
 800d004:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	2200      	movs	r2, #0
 800d00a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	2203      	movs	r2, #3
 800d012:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	2200      	movs	r2, #0
 800d01a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	69ba      	ldr	r2, [r7, #24]
 800d020:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 800d022:	4b16      	ldr	r3, [pc, #88]	; (800d07c <netif_add+0xa8>)
 800d024:	781b      	ldrb	r3, [r3, #0]
 800d026:	1c5a      	adds	r2, r3, #1
 800d028:	b2d1      	uxtb	r1, r2
 800d02a:	4a14      	ldr	r2, [pc, #80]	; (800d07c <netif_add+0xa8>)
 800d02c:	7011      	strb	r1, [r2, #0]
 800d02e:	68fa      	ldr	r2, [r7, #12]
 800d030:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	6a3a      	ldr	r2, [r7, #32]
 800d038:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	687a      	ldr	r2, [r7, #4]
 800d03e:	68b9      	ldr	r1, [r7, #8]
 800d040:	68f8      	ldr	r0, [r7, #12]
 800d042:	f000 f81f 	bl	800d084 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800d046:	69fb      	ldr	r3, [r7, #28]
 800d048:	68f8      	ldr	r0, [r7, #12]
 800d04a:	4798      	blx	r3
 800d04c:	4603      	mov	r3, r0
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d001      	beq.n	800d056 <netif_add+0x82>
    return NULL;
 800d052:	2300      	movs	r3, #0
 800d054:	e007      	b.n	800d066 <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800d056:	4b0a      	ldr	r3, [pc, #40]	; (800d080 <netif_add+0xac>)
 800d058:	681a      	ldr	r2, [r3, #0]
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800d05e:	4a08      	ldr	r2, [pc, #32]	; (800d080 <netif_add+0xac>)
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800d064:	68fb      	ldr	r3, [r7, #12]
}
 800d066:	4618      	mov	r0, r3
 800d068:	3710      	adds	r7, #16
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
 800d06e:	bf00      	nop
 800d070:	08012f10 	.word	0x08012f10
 800d074:	08012f44 	.word	0x08012f44
 800d078:	08012f5c 	.word	0x08012f5c
 800d07c:	20000438 	.word	0x20000438
 800d080:	20006ff4 	.word	0x20006ff4

0800d084 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800d084:	b580      	push	{r7, lr}
 800d086:	b084      	sub	sp, #16
 800d088:	af00      	add	r7, sp, #0
 800d08a:	60f8      	str	r0, [r7, #12]
 800d08c:	60b9      	str	r1, [r7, #8]
 800d08e:	607a      	str	r2, [r7, #4]
 800d090:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800d092:	68bb      	ldr	r3, [r7, #8]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d003      	beq.n	800d0a0 <netif_set_addr+0x1c>
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d10c      	bne.n	800d0ba <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800d0a0:	68b9      	ldr	r1, [r7, #8]
 800d0a2:	68f8      	ldr	r0, [r7, #12]
 800d0a4:	f000 f81a 	bl	800d0dc <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800d0a8:	6879      	ldr	r1, [r7, #4]
 800d0aa:	68f8      	ldr	r0, [r7, #12]
 800d0ac:	f000 f859 	bl	800d162 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800d0b0:	6839      	ldr	r1, [r7, #0]
 800d0b2:	68f8      	ldr	r0, [r7, #12]
 800d0b4:	f000 f842 	bl	800d13c <netif_set_gw>
 800d0b8:	e00b      	b.n	800d0d2 <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800d0ba:	6879      	ldr	r1, [r7, #4]
 800d0bc:	68f8      	ldr	r0, [r7, #12]
 800d0be:	f000 f850 	bl	800d162 <netif_set_netmask>
    netif_set_gw(netif, gw);
 800d0c2:	6839      	ldr	r1, [r7, #0]
 800d0c4:	68f8      	ldr	r0, [r7, #12]
 800d0c6:	f000 f839 	bl	800d13c <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800d0ca:	68b9      	ldr	r1, [r7, #8]
 800d0cc:	68f8      	ldr	r0, [r7, #12]
 800d0ce:	f000 f805 	bl	800d0dc <netif_set_ipaddr>
  }
}
 800d0d2:	bf00      	nop
 800d0d4:	3710      	adds	r7, #16
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	bd80      	pop	{r7, pc}
	...

0800d0dc <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b084      	sub	sp, #16
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
 800d0e4:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d003      	beq.n	800d0f4 <netif_set_ipaddr+0x18>
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	60fb      	str	r3, [r7, #12]
 800d0f2:	e002      	b.n	800d0fa <netif_set_ipaddr+0x1e>
 800d0f4:	4b10      	ldr	r3, [pc, #64]	; (800d138 <netif_set_ipaddr+0x5c>)
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800d0fa:	68fa      	ldr	r2, [r7, #12]
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	3304      	adds	r3, #4
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	429a      	cmp	r2, r3
 800d104:	d014      	beq.n	800d130 <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	3304      	adds	r3, #4
 800d10a:	f107 020c 	add.w	r2, r7, #12
 800d10e:	4611      	mov	r1, r2
 800d110:	4618      	mov	r0, r3
 800d112:	f001 fad1 	bl	800e6b8 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800d116:	683b      	ldr	r3, [r7, #0]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d002      	beq.n	800d122 <netif_set_ipaddr+0x46>
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	e000      	b.n	800d124 <netif_set_ipaddr+0x48>
 800d122:	2300      	movs	r3, #0
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800d128:	2101      	movs	r1, #1
 800d12a:	6878      	ldr	r0, [r7, #4]
 800d12c:	f000 f85d 	bl	800d1ea <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800d130:	bf00      	nop
 800d132:	3710      	adds	r7, #16
 800d134:	46bd      	mov	sp, r7
 800d136:	bd80      	pop	{r7, pc}
 800d138:	08013d54 	.word	0x08013d54

0800d13c <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800d13c:	b480      	push	{r7}
 800d13e:	b083      	sub	sp, #12
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
 800d144:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d002      	beq.n	800d152 <netif_set_gw+0x16>
 800d14c:	683b      	ldr	r3, [r7, #0]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	e000      	b.n	800d154 <netif_set_gw+0x18>
 800d152:	2300      	movs	r3, #0
 800d154:	687a      	ldr	r2, [r7, #4]
 800d156:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800d158:	bf00      	nop
 800d15a:	370c      	adds	r7, #12
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bc80      	pop	{r7}
 800d160:	4770      	bx	lr

0800d162 <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800d162:	b480      	push	{r7}
 800d164:	b083      	sub	sp, #12
 800d166:	af00      	add	r7, sp, #0
 800d168:	6078      	str	r0, [r7, #4]
 800d16a:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	d002      	beq.n	800d178 <netif_set_netmask+0x16>
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	e000      	b.n	800d17a <netif_set_netmask+0x18>
 800d178:	2300      	movs	r3, #0
 800d17a:	687a      	ldr	r2, [r7, #4]
 800d17c:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800d17e:	bf00      	nop
 800d180:	370c      	adds	r7, #12
 800d182:	46bd      	mov	sp, r7
 800d184:	bc80      	pop	{r7}
 800d186:	4770      	bx	lr

0800d188 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800d188:	b480      	push	{r7}
 800d18a:	b083      	sub	sp, #12
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800d190:	4a03      	ldr	r2, [pc, #12]	; (800d1a0 <netif_set_default+0x18>)
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800d196:	bf00      	nop
 800d198:	370c      	adds	r7, #12
 800d19a:	46bd      	mov	sp, r7
 800d19c:	bc80      	pop	{r7}
 800d19e:	4770      	bx	lr
 800d1a0:	20006ff8 	.word	0x20006ff8

0800d1a4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b082      	sub	sp, #8
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1b2:	f003 0301 	and.w	r3, r3, #1
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d113      	bne.n	800d1e2 <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1c0:	f043 0301 	orr.w	r3, r3, #1
 800d1c4:	b2da      	uxtb	r2, r3
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1d2:	f003 0304 	and.w	r3, r3, #4
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d003      	beq.n	800d1e2 <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800d1da:	2103      	movs	r1, #3
 800d1dc:	6878      	ldr	r0, [r7, #4]
 800d1de:	f000 f804 	bl	800d1ea <netif_issue_reports>
    }
  }
}
 800d1e2:	bf00      	nop
 800d1e4:	3708      	adds	r7, #8
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}

0800d1ea <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800d1ea:	b580      	push	{r7, lr}
 800d1ec:	b082      	sub	sp, #8
 800d1ee:	af00      	add	r7, sp, #0
 800d1f0:	6078      	str	r0, [r7, #4]
 800d1f2:	460b      	mov	r3, r1
 800d1f4:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d1f6:	78fb      	ldrb	r3, [r7, #3]
 800d1f8:	f003 0301 	and.w	r3, r3, #1
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d011      	beq.n	800d224 <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	3304      	adds	r3, #4
 800d204:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800d206:	2b00      	cmp	r3, #0
 800d208:	d00c      	beq.n	800d224 <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d210:	f003 0308 	and.w	r3, r3, #8
 800d214:	2b00      	cmp	r3, #0
 800d216:	d005      	beq.n	800d224 <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	3304      	adds	r3, #4
 800d21c:	4619      	mov	r1, r3
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f002 f97c 	bl	800f51c <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800d224:	bf00      	nop
 800d226:	3708      	adds	r7, #8
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}

0800d22c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b082      	sub	sp, #8
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d23a:	f003 0301 	and.w	r3, r3, #1
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d012      	beq.n	800d268 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d248:	f023 0301 	bic.w	r3, r3, #1
 800d24c:	b2da      	uxtb	r2, r3
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d25a:	f003 0308 	and.w	r3, r3, #8
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d002      	beq.n	800d268 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800d262:	6878      	ldr	r0, [r7, #4]
 800d264:	f001 fd20 	bl	800eca8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800d268:	bf00      	nop
 800d26a:	3708      	adds	r7, #8
 800d26c:	46bd      	mov	sp, r7
 800d26e:	bd80      	pop	{r7, pc}

0800d270 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800d270:	b480      	push	{r7}
 800d272:	b083      	sub	sp, #12
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
 800d278:	6039      	str	r1, [r7, #0]
  if (netif) {
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d002      	beq.n	800d286 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	683a      	ldr	r2, [r7, #0]
 800d284:	61da      	str	r2, [r3, #28]
  }
}
 800d286:	bf00      	nop
 800d288:	370c      	adds	r7, #12
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bc80      	pop	{r7}
 800d28e:	4770      	bx	lr

0800d290 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800d290:	b580      	push	{r7, lr}
 800d292:	b088      	sub	sp, #32
 800d294:	af00      	add	r7, sp, #0
 800d296:	4603      	mov	r3, r0
 800d298:	71fb      	strb	r3, [r7, #7]
 800d29a:	460b      	mov	r3, r1
 800d29c:	80bb      	strh	r3, [r7, #4]
 800d29e:	4613      	mov	r3, r2
 800d2a0:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800d2a2:	79fb      	ldrb	r3, [r7, #7]
 800d2a4:	2b04      	cmp	r3, #4
 800d2a6:	d81c      	bhi.n	800d2e2 <pbuf_alloc+0x52>
 800d2a8:	a201      	add	r2, pc, #4	; (adr r2, 800d2b0 <pbuf_alloc+0x20>)
 800d2aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2ae:	bf00      	nop
 800d2b0:	0800d2c5 	.word	0x0800d2c5
 800d2b4:	0800d2cb 	.word	0x0800d2cb
 800d2b8:	0800d2d1 	.word	0x0800d2d1
 800d2bc:	0800d2d7 	.word	0x0800d2d7
 800d2c0:	0800d2dd 	.word	0x0800d2dd
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800d2c4:	2336      	movs	r3, #54	; 0x36
 800d2c6:	82fb      	strh	r3, [r7, #22]
    break;
 800d2c8:	e014      	b.n	800d2f4 <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800d2ca:	2322      	movs	r3, #34	; 0x22
 800d2cc:	82fb      	strh	r3, [r7, #22]
    break;
 800d2ce:	e011      	b.n	800d2f4 <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800d2d0:	230e      	movs	r3, #14
 800d2d2:	82fb      	strh	r3, [r7, #22]
    break;
 800d2d4:	e00e      	b.n	800d2f4 <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	82fb      	strh	r3, [r7, #22]
    break;
 800d2da:	e00b      	b.n	800d2f4 <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800d2dc:	2300      	movs	r3, #0
 800d2de:	82fb      	strh	r3, [r7, #22]
    break;
 800d2e0:	e008      	b.n	800d2f4 <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800d2e2:	4ba3      	ldr	r3, [pc, #652]	; (800d570 <pbuf_alloc+0x2e0>)
 800d2e4:	f44f 728b 	mov.w	r2, #278	; 0x116
 800d2e8:	49a2      	ldr	r1, [pc, #648]	; (800d574 <pbuf_alloc+0x2e4>)
 800d2ea:	48a3      	ldr	r0, [pc, #652]	; (800d578 <pbuf_alloc+0x2e8>)
 800d2ec:	f004 fb54 	bl	8011998 <iprintf>
    return NULL;
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	e159      	b.n	800d5a8 <pbuf_alloc+0x318>
  }

  switch (type) {
 800d2f4:	79bb      	ldrb	r3, [r7, #6]
 800d2f6:	2b03      	cmp	r3, #3
 800d2f8:	f200 8130 	bhi.w	800d55c <pbuf_alloc+0x2cc>
 800d2fc:	a201      	add	r2, pc, #4	; (adr r2, 800d304 <pbuf_alloc+0x74>)
 800d2fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d302:	bf00      	nop
 800d304:	0800d49d 	.word	0x0800d49d
 800d308:	0800d529 	.word	0x0800d529
 800d30c:	0800d529 	.word	0x0800d529
 800d310:	0800d315 	.word	0x0800d315
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d314:	2005      	movs	r0, #5
 800d316:	f7ff fde1 	bl	800cedc <memp_malloc>
 800d31a:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800d31c:	69fb      	ldr	r3, [r7, #28]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d101      	bne.n	800d326 <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 800d322:	2300      	movs	r3, #0
 800d324:	e140      	b.n	800d5a8 <pbuf_alloc+0x318>
    }
    p->type = type;
 800d326:	69fb      	ldr	r3, [r7, #28]
 800d328:	79ba      	ldrb	r2, [r7, #6]
 800d32a:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800d32c:	69fb      	ldr	r3, [r7, #28]
 800d32e:	2200      	movs	r2, #0
 800d330:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800d332:	8afb      	ldrh	r3, [r7, #22]
 800d334:	3310      	adds	r3, #16
 800d336:	69fa      	ldr	r2, [r7, #28]
 800d338:	4413      	add	r3, r2
 800d33a:	3303      	adds	r3, #3
 800d33c:	f023 0303 	bic.w	r3, r3, #3
 800d340:	461a      	mov	r2, r3
 800d342:	69fb      	ldr	r3, [r7, #28]
 800d344:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800d346:	69fb      	ldr	r3, [r7, #28]
 800d348:	685b      	ldr	r3, [r3, #4]
 800d34a:	f003 0303 	and.w	r3, r3, #3
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d006      	beq.n	800d360 <pbuf_alloc+0xd0>
 800d352:	4b87      	ldr	r3, [pc, #540]	; (800d570 <pbuf_alloc+0x2e0>)
 800d354:	f240 1229 	movw	r2, #297	; 0x129
 800d358:	4988      	ldr	r1, [pc, #544]	; (800d57c <pbuf_alloc+0x2ec>)
 800d35a:	4887      	ldr	r0, [pc, #540]	; (800d578 <pbuf_alloc+0x2e8>)
 800d35c:	f004 fb1c 	bl	8011998 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800d360:	69fb      	ldr	r3, [r7, #28]
 800d362:	88ba      	ldrh	r2, [r7, #4]
 800d364:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800d366:	8afb      	ldrh	r3, [r7, #22]
 800d368:	3303      	adds	r3, #3
 800d36a:	f023 0303 	bic.w	r3, r3, #3
 800d36e:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 800d372:	88bb      	ldrh	r3, [r7, #4]
 800d374:	4293      	cmp	r3, r2
 800d376:	bf28      	it	cs
 800d378:	4613      	movcs	r3, r2
 800d37a:	b29a      	uxth	r2, r3
 800d37c:	69fb      	ldr	r3, [r7, #28]
 800d37e:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800d380:	69fb      	ldr	r3, [r7, #28]
 800d382:	685b      	ldr	r3, [r3, #4]
 800d384:	69fa      	ldr	r2, [r7, #28]
 800d386:	8952      	ldrh	r2, [r2, #10]
 800d388:	441a      	add	r2, r3
 800d38a:	69fb      	ldr	r3, [r7, #28]
 800d38c:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d390:	429a      	cmp	r2, r3
 800d392:	d906      	bls.n	800d3a2 <pbuf_alloc+0x112>
 800d394:	4b76      	ldr	r3, [pc, #472]	; (800d570 <pbuf_alloc+0x2e0>)
 800d396:	f44f 7298 	mov.w	r2, #304	; 0x130
 800d39a:	4979      	ldr	r1, [pc, #484]	; (800d580 <pbuf_alloc+0x2f0>)
 800d39c:	4876      	ldr	r0, [pc, #472]	; (800d578 <pbuf_alloc+0x2e8>)
 800d39e:	f004 fafb 	bl	8011998 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800d3a2:	8afb      	ldrh	r3, [r7, #22]
 800d3a4:	3303      	adds	r3, #3
 800d3a6:	f023 0303 	bic.w	r3, r3, #3
 800d3aa:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800d3ae:	d106      	bne.n	800d3be <pbuf_alloc+0x12e>
 800d3b0:	4b6f      	ldr	r3, [pc, #444]	; (800d570 <pbuf_alloc+0x2e0>)
 800d3b2:	f44f 7299 	mov.w	r2, #306	; 0x132
 800d3b6:	4973      	ldr	r1, [pc, #460]	; (800d584 <pbuf_alloc+0x2f4>)
 800d3b8:	486f      	ldr	r0, [pc, #444]	; (800d578 <pbuf_alloc+0x2e8>)
 800d3ba:	f004 faed 	bl	8011998 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800d3be:	69fb      	ldr	r3, [r7, #28]
 800d3c0:	2201      	movs	r2, #1
 800d3c2:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800d3c4:	69fb      	ldr	r3, [r7, #28]
 800d3c6:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800d3c8:	88bb      	ldrh	r3, [r7, #4]
 800d3ca:	69fa      	ldr	r2, [r7, #28]
 800d3cc:	8952      	ldrh	r2, [r2, #10]
 800d3ce:	1a9b      	subs	r3, r3, r2
 800d3d0:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800d3d2:	e05f      	b.n	800d494 <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800d3d4:	2005      	movs	r0, #5
 800d3d6:	f7ff fd81 	bl	800cedc <memp_malloc>
 800d3da:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d104      	bne.n	800d3ec <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 800d3e2:	69f8      	ldr	r0, [r7, #28]
 800d3e4:	f000 fac2 	bl	800d96c <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	e0dd      	b.n	800d5a8 <pbuf_alloc+0x318>
      }
      q->type = type;
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	79ba      	ldrb	r2, [r7, #6]
 800d3f0:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800d3fe:	69bb      	ldr	r3, [r7, #24]
 800d400:	68fa      	ldr	r2, [r7, #12]
 800d402:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800d404:	693b      	ldr	r3, [r7, #16]
 800d406:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d40a:	4293      	cmp	r3, r2
 800d40c:	dd06      	ble.n	800d41c <pbuf_alloc+0x18c>
 800d40e:	4b58      	ldr	r3, [pc, #352]	; (800d570 <pbuf_alloc+0x2e0>)
 800d410:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800d414:	495c      	ldr	r1, [pc, #368]	; (800d588 <pbuf_alloc+0x2f8>)
 800d416:	4858      	ldr	r0, [pc, #352]	; (800d578 <pbuf_alloc+0x2e8>)
 800d418:	f004 fabe 	bl	8011998 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800d41c:	693b      	ldr	r3, [r7, #16]
 800d41e:	b29a      	uxth	r2, r3
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	b29b      	uxth	r3, r3
 800d428:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800d42c:	bf28      	it	cs
 800d42e:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800d432:	b29a      	uxth	r2, r3
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	f103 0210 	add.w	r2, r3, #16
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	685b      	ldr	r3, [r3, #4]
 800d446:	f003 0303 	and.w	r3, r3, #3
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d006      	beq.n	800d45c <pbuf_alloc+0x1cc>
 800d44e:	4b48      	ldr	r3, [pc, #288]	; (800d570 <pbuf_alloc+0x2e0>)
 800d450:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800d454:	494d      	ldr	r1, [pc, #308]	; (800d58c <pbuf_alloc+0x2fc>)
 800d456:	4848      	ldr	r0, [pc, #288]	; (800d578 <pbuf_alloc+0x2e8>)
 800d458:	f004 fa9e 	bl	8011998 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800d45c:	69fb      	ldr	r3, [r7, #28]
 800d45e:	685b      	ldr	r3, [r3, #4]
 800d460:	69fa      	ldr	r2, [r7, #28]
 800d462:	8952      	ldrh	r2, [r2, #10]
 800d464:	441a      	add	r2, r3
 800d466:	69fb      	ldr	r3, [r7, #28]
 800d468:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d906      	bls.n	800d47e <pbuf_alloc+0x1ee>
 800d470:	4b3f      	ldr	r3, [pc, #252]	; (800d570 <pbuf_alloc+0x2e0>)
 800d472:	f240 1255 	movw	r2, #341	; 0x155
 800d476:	4942      	ldr	r1, [pc, #264]	; (800d580 <pbuf_alloc+0x2f0>)
 800d478:	483f      	ldr	r0, [pc, #252]	; (800d578 <pbuf_alloc+0x2e8>)
 800d47a:	f004 fa8d 	bl	8011998 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	2201      	movs	r2, #1
 800d482:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	895b      	ldrh	r3, [r3, #10]
 800d488:	461a      	mov	r2, r3
 800d48a:	693b      	ldr	r3, [r7, #16]
 800d48c:	1a9b      	subs	r3, r3, r2
 800d48e:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800d494:	693b      	ldr	r3, [r7, #16]
 800d496:	2b00      	cmp	r3, #0
 800d498:	dc9c      	bgt.n	800d3d4 <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800d49a:	e07e      	b.n	800d59a <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800d49c:	8afb      	ldrh	r3, [r7, #22]
 800d49e:	3313      	adds	r3, #19
 800d4a0:	b29b      	uxth	r3, r3
 800d4a2:	f023 0303 	bic.w	r3, r3, #3
 800d4a6:	b29a      	uxth	r2, r3
 800d4a8:	88bb      	ldrh	r3, [r7, #4]
 800d4aa:	3303      	adds	r3, #3
 800d4ac:	b29b      	uxth	r3, r3
 800d4ae:	f023 0303 	bic.w	r3, r3, #3
 800d4b2:	b29b      	uxth	r3, r3
 800d4b4:	4413      	add	r3, r2
 800d4b6:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800d4b8:	897a      	ldrh	r2, [r7, #10]
 800d4ba:	88bb      	ldrh	r3, [r7, #4]
 800d4bc:	3303      	adds	r3, #3
 800d4be:	f023 0303 	bic.w	r3, r3, #3
 800d4c2:	429a      	cmp	r2, r3
 800d4c4:	d201      	bcs.n	800d4ca <pbuf_alloc+0x23a>
        return NULL;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	e06e      	b.n	800d5a8 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800d4ca:	897b      	ldrh	r3, [r7, #10]
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	f7ff fba9 	bl	800cc24 <mem_malloc>
 800d4d2:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 800d4d4:	69fb      	ldr	r3, [r7, #28]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d101      	bne.n	800d4de <pbuf_alloc+0x24e>
      return NULL;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	e064      	b.n	800d5a8 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800d4de:	8afb      	ldrh	r3, [r7, #22]
 800d4e0:	3310      	adds	r3, #16
 800d4e2:	69fa      	ldr	r2, [r7, #28]
 800d4e4:	4413      	add	r3, r2
 800d4e6:	3303      	adds	r3, #3
 800d4e8:	f023 0303 	bic.w	r3, r3, #3
 800d4ec:	461a      	mov	r2, r3
 800d4ee:	69fb      	ldr	r3, [r7, #28]
 800d4f0:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800d4f2:	69fb      	ldr	r3, [r7, #28]
 800d4f4:	88ba      	ldrh	r2, [r7, #4]
 800d4f6:	811a      	strh	r2, [r3, #8]
 800d4f8:	69fb      	ldr	r3, [r7, #28]
 800d4fa:	891a      	ldrh	r2, [r3, #8]
 800d4fc:	69fb      	ldr	r3, [r7, #28]
 800d4fe:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800d500:	69fb      	ldr	r3, [r7, #28]
 800d502:	2200      	movs	r2, #0
 800d504:	601a      	str	r2, [r3, #0]
    p->type = type;
 800d506:	69fb      	ldr	r3, [r7, #28]
 800d508:	79ba      	ldrb	r2, [r7, #6]
 800d50a:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800d50c:	69fb      	ldr	r3, [r7, #28]
 800d50e:	685b      	ldr	r3, [r3, #4]
 800d510:	f003 0303 	and.w	r3, r3, #3
 800d514:	2b00      	cmp	r3, #0
 800d516:	d03f      	beq.n	800d598 <pbuf_alloc+0x308>
 800d518:	4b15      	ldr	r3, [pc, #84]	; (800d570 <pbuf_alloc+0x2e0>)
 800d51a:	f240 1277 	movw	r2, #375	; 0x177
 800d51e:	491c      	ldr	r1, [pc, #112]	; (800d590 <pbuf_alloc+0x300>)
 800d520:	4815      	ldr	r0, [pc, #84]	; (800d578 <pbuf_alloc+0x2e8>)
 800d522:	f004 fa39 	bl	8011998 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800d526:	e037      	b.n	800d598 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800d528:	2004      	movs	r0, #4
 800d52a:	f7ff fcd7 	bl	800cedc <memp_malloc>
 800d52e:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 800d530:	69fb      	ldr	r3, [r7, #28]
 800d532:	2b00      	cmp	r3, #0
 800d534:	d101      	bne.n	800d53a <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800d536:	2300      	movs	r3, #0
 800d538:	e036      	b.n	800d5a8 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800d53a:	69fb      	ldr	r3, [r7, #28]
 800d53c:	2200      	movs	r2, #0
 800d53e:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800d540:	69fb      	ldr	r3, [r7, #28]
 800d542:	88ba      	ldrh	r2, [r7, #4]
 800d544:	811a      	strh	r2, [r3, #8]
 800d546:	69fb      	ldr	r3, [r7, #28]
 800d548:	891a      	ldrh	r2, [r3, #8]
 800d54a:	69fb      	ldr	r3, [r7, #28]
 800d54c:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800d54e:	69fb      	ldr	r3, [r7, #28]
 800d550:	2200      	movs	r2, #0
 800d552:	601a      	str	r2, [r3, #0]
    p->type = type;
 800d554:	69fb      	ldr	r3, [r7, #28]
 800d556:	79ba      	ldrb	r2, [r7, #6]
 800d558:	731a      	strb	r2, [r3, #12]
    break;
 800d55a:	e01e      	b.n	800d59a <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800d55c:	4b04      	ldr	r3, [pc, #16]	; (800d570 <pbuf_alloc+0x2e0>)
 800d55e:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800d562:	490c      	ldr	r1, [pc, #48]	; (800d594 <pbuf_alloc+0x304>)
 800d564:	4804      	ldr	r0, [pc, #16]	; (800d578 <pbuf_alloc+0x2e8>)
 800d566:	f004 fa17 	bl	8011998 <iprintf>
    return NULL;
 800d56a:	2300      	movs	r3, #0
 800d56c:	e01c      	b.n	800d5a8 <pbuf_alloc+0x318>
 800d56e:	bf00      	nop
 800d570:	08012f84 	.word	0x08012f84
 800d574:	08012fb4 	.word	0x08012fb4
 800d578:	08012fd0 	.word	0x08012fd0
 800d57c:	08012ff8 	.word	0x08012ff8
 800d580:	08013028 	.word	0x08013028
 800d584:	0801305c 	.word	0x0801305c
 800d588:	08013090 	.word	0x08013090
 800d58c:	080130a4 	.word	0x080130a4
 800d590:	080130d4 	.word	0x080130d4
 800d594:	08013100 	.word	0x08013100
    break;
 800d598:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800d59a:	69fb      	ldr	r3, [r7, #28]
 800d59c:	2201      	movs	r2, #1
 800d59e:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800d5a0:	69fb      	ldr	r3, [r7, #28]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800d5a6:	69fb      	ldr	r3, [r7, #28]
}
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	3720      	adds	r7, #32
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}

0800d5b0 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b084      	sub	sp, #16
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	603b      	str	r3, [r7, #0]
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	71fb      	strb	r3, [r7, #7]
 800d5bc:	460b      	mov	r3, r1
 800d5be:	80bb      	strh	r3, [r7, #4]
 800d5c0:	4613      	mov	r3, r2
 800d5c2:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800d5c4:	79fb      	ldrb	r3, [r7, #7]
 800d5c6:	2b04      	cmp	r3, #4
 800d5c8:	d81b      	bhi.n	800d602 <pbuf_alloced_custom+0x52>
 800d5ca:	a201      	add	r2, pc, #4	; (adr r2, 800d5d0 <pbuf_alloced_custom+0x20>)
 800d5cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5d0:	0800d5e5 	.word	0x0800d5e5
 800d5d4:	0800d5eb 	.word	0x0800d5eb
 800d5d8:	0800d5f1 	.word	0x0800d5f1
 800d5dc:	0800d5f7 	.word	0x0800d5f7
 800d5e0:	0800d5fd 	.word	0x0800d5fd
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800d5e4:	2336      	movs	r3, #54	; 0x36
 800d5e6:	81fb      	strh	r3, [r7, #14]
    break;
 800d5e8:	e014      	b.n	800d614 <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800d5ea:	2322      	movs	r3, #34	; 0x22
 800d5ec:	81fb      	strh	r3, [r7, #14]
    break;
 800d5ee:	e011      	b.n	800d614 <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800d5f0:	230e      	movs	r3, #14
 800d5f2:	81fb      	strh	r3, [r7, #14]
    break;
 800d5f4:	e00e      	b.n	800d614 <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	81fb      	strh	r3, [r7, #14]
    break;
 800d5fa:	e00b      	b.n	800d614 <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	81fb      	strh	r3, [r7, #14]
    break;
 800d600:	e008      	b.n	800d614 <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800d602:	4b1d      	ldr	r3, [pc, #116]	; (800d678 <pbuf_alloced_custom+0xc8>)
 800d604:	f240 12c5 	movw	r2, #453	; 0x1c5
 800d608:	491c      	ldr	r1, [pc, #112]	; (800d67c <pbuf_alloced_custom+0xcc>)
 800d60a:	481d      	ldr	r0, [pc, #116]	; (800d680 <pbuf_alloced_custom+0xd0>)
 800d60c:	f004 f9c4 	bl	8011998 <iprintf>
    return NULL;
 800d610:	2300      	movs	r3, #0
 800d612:	e02d      	b.n	800d670 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800d614:	89fb      	ldrh	r3, [r7, #14]
 800d616:	3303      	adds	r3, #3
 800d618:	f023 0203 	bic.w	r2, r3, #3
 800d61c:	88bb      	ldrh	r3, [r7, #4]
 800d61e:	441a      	add	r2, r3
 800d620:	8bbb      	ldrh	r3, [r7, #28]
 800d622:	429a      	cmp	r2, r3
 800d624:	d901      	bls.n	800d62a <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800d626:	2300      	movs	r3, #0
 800d628:	e022      	b.n	800d670 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	2200      	movs	r2, #0
 800d62e:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800d630:	69bb      	ldr	r3, [r7, #24]
 800d632:	2b00      	cmp	r3, #0
 800d634:	d008      	beq.n	800d648 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800d636:	89fb      	ldrh	r3, [r7, #14]
 800d638:	3303      	adds	r3, #3
 800d63a:	f023 0303 	bic.w	r3, r3, #3
 800d63e:	69ba      	ldr	r2, [r7, #24]
 800d640:	441a      	add	r2, r3
 800d642:	683b      	ldr	r3, [r7, #0]
 800d644:	605a      	str	r2, [r3, #4]
 800d646:	e002      	b.n	800d64e <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800d648:	683b      	ldr	r3, [r7, #0]
 800d64a:	2200      	movs	r2, #0
 800d64c:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	2202      	movs	r2, #2
 800d652:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	88ba      	ldrh	r2, [r7, #4]
 800d658:	811a      	strh	r2, [r3, #8]
 800d65a:	683b      	ldr	r3, [r7, #0]
 800d65c:	891a      	ldrh	r2, [r3, #8]
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800d662:	683b      	ldr	r3, [r7, #0]
 800d664:	79ba      	ldrb	r2, [r7, #6]
 800d666:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800d668:	683b      	ldr	r3, [r7, #0]
 800d66a:	2201      	movs	r2, #1
 800d66c:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800d66e:	683b      	ldr	r3, [r7, #0]
}
 800d670:	4618      	mov	r0, r3
 800d672:	3710      	adds	r7, #16
 800d674:	46bd      	mov	sp, r7
 800d676:	bd80      	pop	{r7, pc}
 800d678:	08012f84 	.word	0x08012f84
 800d67c:	0801311c 	.word	0x0801311c
 800d680:	08012fd0 	.word	0x08012fd0

0800d684 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b086      	sub	sp, #24
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
 800d68c:	460b      	mov	r3, r1
 800d68e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d106      	bne.n	800d6a4 <pbuf_realloc+0x20>
 800d696:	4b4b      	ldr	r3, [pc, #300]	; (800d7c4 <pbuf_realloc+0x140>)
 800d698:	f240 12f3 	movw	r2, #499	; 0x1f3
 800d69c:	494a      	ldr	r1, [pc, #296]	; (800d7c8 <pbuf_realloc+0x144>)
 800d69e:	484b      	ldr	r0, [pc, #300]	; (800d7cc <pbuf_realloc+0x148>)
 800d6a0:	f004 f97a 	bl	8011998 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	7b1b      	ldrb	r3, [r3, #12]
 800d6a8:	2b03      	cmp	r3, #3
 800d6aa:	d012      	beq.n	800d6d2 <pbuf_realloc+0x4e>
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	7b1b      	ldrb	r3, [r3, #12]
 800d6b0:	2b01      	cmp	r3, #1
 800d6b2:	d00e      	beq.n	800d6d2 <pbuf_realloc+0x4e>
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	7b1b      	ldrb	r3, [r3, #12]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d00a      	beq.n	800d6d2 <pbuf_realloc+0x4e>
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	7b1b      	ldrb	r3, [r3, #12]
 800d6c0:	2b02      	cmp	r3, #2
 800d6c2:	d006      	beq.n	800d6d2 <pbuf_realloc+0x4e>
 800d6c4:	4b3f      	ldr	r3, [pc, #252]	; (800d7c4 <pbuf_realloc+0x140>)
 800d6c6:	f240 12f7 	movw	r2, #503	; 0x1f7
 800d6ca:	4941      	ldr	r1, [pc, #260]	; (800d7d0 <pbuf_realloc+0x14c>)
 800d6cc:	483f      	ldr	r0, [pc, #252]	; (800d7cc <pbuf_realloc+0x148>)
 800d6ce:	f004 f963 	bl	8011998 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	891b      	ldrh	r3, [r3, #8]
 800d6d6:	887a      	ldrh	r2, [r7, #2]
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	d26f      	bcs.n	800d7bc <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800d6dc:	887b      	ldrh	r3, [r7, #2]
 800d6de:	687a      	ldr	r2, [r7, #4]
 800d6e0:	8912      	ldrh	r2, [r2, #8]
 800d6e2:	1a9b      	subs	r3, r3, r2
 800d6e4:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800d6e6:	887b      	ldrh	r3, [r7, #2]
 800d6e8:	827b      	strh	r3, [r7, #18]
  q = p;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800d6ee:	e025      	b.n	800d73c <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800d6f0:	697b      	ldr	r3, [r7, #20]
 800d6f2:	895b      	ldrh	r3, [r3, #10]
 800d6f4:	8a7a      	ldrh	r2, [r7, #18]
 800d6f6:	1ad3      	subs	r3, r2, r3
 800d6f8:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800d700:	4293      	cmp	r3, r2
 800d702:	dd06      	ble.n	800d712 <pbuf_realloc+0x8e>
 800d704:	4b2f      	ldr	r3, [pc, #188]	; (800d7c4 <pbuf_realloc+0x140>)
 800d706:	f240 220b 	movw	r2, #523	; 0x20b
 800d70a:	4932      	ldr	r1, [pc, #200]	; (800d7d4 <pbuf_realloc+0x150>)
 800d70c:	482f      	ldr	r0, [pc, #188]	; (800d7cc <pbuf_realloc+0x148>)
 800d70e:	f004 f943 	bl	8011998 <iprintf>
    q->tot_len += (u16_t)grow;
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	891a      	ldrh	r2, [r3, #8]
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	b29b      	uxth	r3, r3
 800d71a:	4413      	add	r3, r2
 800d71c:	b29a      	uxth	r2, r3
 800d71e:	697b      	ldr	r3, [r7, #20]
 800d720:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800d722:	697b      	ldr	r3, [r7, #20]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800d728:	697b      	ldr	r3, [r7, #20]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d106      	bne.n	800d73c <pbuf_realloc+0xb8>
 800d72e:	4b25      	ldr	r3, [pc, #148]	; (800d7c4 <pbuf_realloc+0x140>)
 800d730:	f240 220f 	movw	r2, #527	; 0x20f
 800d734:	4928      	ldr	r1, [pc, #160]	; (800d7d8 <pbuf_realloc+0x154>)
 800d736:	4825      	ldr	r0, [pc, #148]	; (800d7cc <pbuf_realloc+0x148>)
 800d738:	f004 f92e 	bl	8011998 <iprintf>
  while (rem_len > q->len) {
 800d73c:	697b      	ldr	r3, [r7, #20]
 800d73e:	895b      	ldrh	r3, [r3, #10]
 800d740:	8a7a      	ldrh	r2, [r7, #18]
 800d742:	429a      	cmp	r2, r3
 800d744:	d8d4      	bhi.n	800d6f0 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800d746:	697b      	ldr	r3, [r7, #20]
 800d748:	7b1b      	ldrb	r3, [r3, #12]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d122      	bne.n	800d794 <pbuf_realloc+0x110>
 800d74e:	697b      	ldr	r3, [r7, #20]
 800d750:	895b      	ldrh	r3, [r3, #10]
 800d752:	8a7a      	ldrh	r2, [r7, #18]
 800d754:	429a      	cmp	r2, r3
 800d756:	d01d      	beq.n	800d794 <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800d758:	697b      	ldr	r3, [r7, #20]
 800d75a:	7b5b      	ldrb	r3, [r3, #13]
 800d75c:	f003 0302 	and.w	r3, r3, #2
 800d760:	2b00      	cmp	r3, #0
 800d762:	d117      	bne.n	800d794 <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800d764:	697b      	ldr	r3, [r7, #20]
 800d766:	685b      	ldr	r3, [r3, #4]
 800d768:	461a      	mov	r2, r3
 800d76a:	697b      	ldr	r3, [r7, #20]
 800d76c:	1ad3      	subs	r3, r2, r3
 800d76e:	b29a      	uxth	r2, r3
 800d770:	8a7b      	ldrh	r3, [r7, #18]
 800d772:	4413      	add	r3, r2
 800d774:	b29b      	uxth	r3, r3
 800d776:	4619      	mov	r1, r3
 800d778:	6978      	ldr	r0, [r7, #20]
 800d77a:	f7ff f977 	bl	800ca6c <mem_trim>
 800d77e:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800d780:	697b      	ldr	r3, [r7, #20]
 800d782:	2b00      	cmp	r3, #0
 800d784:	d106      	bne.n	800d794 <pbuf_realloc+0x110>
 800d786:	4b0f      	ldr	r3, [pc, #60]	; (800d7c4 <pbuf_realloc+0x140>)
 800d788:	f240 221d 	movw	r2, #541	; 0x21d
 800d78c:	4913      	ldr	r1, [pc, #76]	; (800d7dc <pbuf_realloc+0x158>)
 800d78e:	480f      	ldr	r0, [pc, #60]	; (800d7cc <pbuf_realloc+0x148>)
 800d790:	f004 f902 	bl	8011998 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800d794:	697b      	ldr	r3, [r7, #20]
 800d796:	8a7a      	ldrh	r2, [r7, #18]
 800d798:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800d79a:	697b      	ldr	r3, [r7, #20]
 800d79c:	895a      	ldrh	r2, [r3, #10]
 800d79e:	697b      	ldr	r3, [r7, #20]
 800d7a0:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800d7a2:	697b      	ldr	r3, [r7, #20]
 800d7a4:	681b      	ldr	r3, [r3, #0]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d004      	beq.n	800d7b4 <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f000 f8dc 	bl	800d96c <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800d7b4:	697b      	ldr	r3, [r7, #20]
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	601a      	str	r2, [r3, #0]
 800d7ba:	e000      	b.n	800d7be <pbuf_realloc+0x13a>
    return;
 800d7bc:	bf00      	nop

}
 800d7be:	3718      	adds	r7, #24
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd80      	pop	{r7, pc}
 800d7c4:	08012f84 	.word	0x08012f84
 800d7c8:	08013140 	.word	0x08013140
 800d7cc:	08012fd0 	.word	0x08012fd0
 800d7d0:	08013158 	.word	0x08013158
 800d7d4:	08013174 	.word	0x08013174
 800d7d8:	08013188 	.word	0x08013188
 800d7dc:	080131a0 	.word	0x080131a0

0800d7e0 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b084      	sub	sp, #16
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
 800d7e8:	460b      	mov	r3, r1
 800d7ea:	807b      	strh	r3, [r7, #2]
 800d7ec:	4613      	mov	r3, r2
 800d7ee:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d106      	bne.n	800d804 <pbuf_header_impl+0x24>
 800d7f6:	4b46      	ldr	r3, [pc, #280]	; (800d910 <pbuf_header_impl+0x130>)
 800d7f8:	f240 223f 	movw	r2, #575	; 0x23f
 800d7fc:	4945      	ldr	r1, [pc, #276]	; (800d914 <pbuf_header_impl+0x134>)
 800d7fe:	4846      	ldr	r0, [pc, #280]	; (800d918 <pbuf_header_impl+0x138>)
 800d800:	f004 f8ca 	bl	8011998 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800d804:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d002      	beq.n	800d812 <pbuf_header_impl+0x32>
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d101      	bne.n	800d816 <pbuf_header_impl+0x36>
    return 0;
 800d812:	2300      	movs	r3, #0
 800d814:	e078      	b.n	800d908 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800d816:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	da10      	bge.n	800d840 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800d81e:	887b      	ldrh	r3, [r7, #2]
 800d820:	425b      	negs	r3, r3
 800d822:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	895b      	ldrh	r3, [r3, #10]
 800d828:	89fa      	ldrh	r2, [r7, #14]
 800d82a:	429a      	cmp	r2, r3
 800d82c:	d90a      	bls.n	800d844 <pbuf_header_impl+0x64>
 800d82e:	4b38      	ldr	r3, [pc, #224]	; (800d910 <pbuf_header_impl+0x130>)
 800d830:	f240 2247 	movw	r2, #583	; 0x247
 800d834:	4939      	ldr	r1, [pc, #228]	; (800d91c <pbuf_header_impl+0x13c>)
 800d836:	4838      	ldr	r0, [pc, #224]	; (800d918 <pbuf_header_impl+0x138>)
 800d838:	f004 f8ae 	bl	8011998 <iprintf>
 800d83c:	2301      	movs	r3, #1
 800d83e:	e063      	b.n	800d908 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800d840:	887b      	ldrh	r3, [r7, #2]
 800d842:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	7b1b      	ldrb	r3, [r3, #12]
 800d848:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	685b      	ldr	r3, [r3, #4]
 800d84e:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800d850:	89bb      	ldrh	r3, [r7, #12]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d002      	beq.n	800d85c <pbuf_header_impl+0x7c>
 800d856:	89bb      	ldrh	r3, [r7, #12]
 800d858:	2b03      	cmp	r3, #3
 800d85a:	d112      	bne.n	800d882 <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	685a      	ldr	r2, [r3, #4]
 800d860:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d864:	425b      	negs	r3, r3
 800d866:	441a      	add	r2, r3
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	685a      	ldr	r2, [r3, #4]
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	3310      	adds	r3, #16
 800d874:	429a      	cmp	r2, r3
 800d876:	d238      	bcs.n	800d8ea <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	68ba      	ldr	r2, [r7, #8]
 800d87c:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800d87e:	2301      	movs	r3, #1
 800d880:	e042      	b.n	800d908 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800d882:	89bb      	ldrh	r3, [r7, #12]
 800d884:	2b02      	cmp	r3, #2
 800d886:	d002      	beq.n	800d88e <pbuf_header_impl+0xae>
 800d888:	89bb      	ldrh	r3, [r7, #12]
 800d88a:	2b01      	cmp	r3, #1
 800d88c:	d124      	bne.n	800d8d8 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800d88e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d892:	2b00      	cmp	r3, #0
 800d894:	da0d      	bge.n	800d8b2 <pbuf_header_impl+0xd2>
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	895b      	ldrh	r3, [r3, #10]
 800d89a:	89fa      	ldrh	r2, [r7, #14]
 800d89c:	429a      	cmp	r2, r3
 800d89e:	d808      	bhi.n	800d8b2 <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	685a      	ldr	r2, [r3, #4]
 800d8a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8a8:	425b      	negs	r3, r3
 800d8aa:	441a      	add	r2, r3
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	605a      	str	r2, [r3, #4]
 800d8b0:	e011      	b.n	800d8d6 <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 800d8b2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	dd0b      	ble.n	800d8d2 <pbuf_header_impl+0xf2>
 800d8ba:	787b      	ldrb	r3, [r7, #1]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d008      	beq.n	800d8d2 <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	685a      	ldr	r2, [r3, #4]
 800d8c4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d8c8:	425b      	negs	r3, r3
 800d8ca:	441a      	add	r2, r3
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	605a      	str	r2, [r3, #4]
 800d8d0:	e001      	b.n	800d8d6 <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800d8d2:	2301      	movs	r3, #1
 800d8d4:	e018      	b.n	800d908 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 800d8d6:	e008      	b.n	800d8ea <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 800d8d8:	4b0d      	ldr	r3, [pc, #52]	; (800d910 <pbuf_header_impl+0x130>)
 800d8da:	f240 2277 	movw	r2, #631	; 0x277
 800d8de:	4910      	ldr	r1, [pc, #64]	; (800d920 <pbuf_header_impl+0x140>)
 800d8e0:	480d      	ldr	r0, [pc, #52]	; (800d918 <pbuf_header_impl+0x138>)
 800d8e2:	f004 f859 	bl	8011998 <iprintf>
    return 1;
 800d8e6:	2301      	movs	r3, #1
 800d8e8:	e00e      	b.n	800d908 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	895a      	ldrh	r2, [r3, #10]
 800d8ee:	887b      	ldrh	r3, [r7, #2]
 800d8f0:	4413      	add	r3, r2
 800d8f2:	b29a      	uxth	r2, r3
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	891a      	ldrh	r2, [r3, #8]
 800d8fc:	887b      	ldrh	r3, [r7, #2]
 800d8fe:	4413      	add	r3, r2
 800d900:	b29a      	uxth	r2, r3
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 800d906:	2300      	movs	r3, #0
}
 800d908:	4618      	mov	r0, r3
 800d90a:	3710      	adds	r7, #16
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}
 800d910:	08012f84 	.word	0x08012f84
 800d914:	080131bc 	.word	0x080131bc
 800d918:	08012fd0 	.word	0x08012fd0
 800d91c:	080131c8 	.word	0x080131c8
 800d920:	080131e8 	.word	0x080131e8

0800d924 <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b082      	sub	sp, #8
 800d928:	af00      	add	r7, sp, #0
 800d92a:	6078      	str	r0, [r7, #4]
 800d92c:	460b      	mov	r3, r1
 800d92e:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 800d930:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d934:	2200      	movs	r2, #0
 800d936:	4619      	mov	r1, r3
 800d938:	6878      	ldr	r0, [r7, #4]
 800d93a:	f7ff ff51 	bl	800d7e0 <pbuf_header_impl>
 800d93e:	4603      	mov	r3, r0
}
 800d940:	4618      	mov	r0, r3
 800d942:	3708      	adds	r7, #8
 800d944:	46bd      	mov	sp, r7
 800d946:	bd80      	pop	{r7, pc}

0800d948 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b082      	sub	sp, #8
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
 800d950:	460b      	mov	r3, r1
 800d952:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 800d954:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800d958:	2201      	movs	r2, #1
 800d95a:	4619      	mov	r1, r3
 800d95c:	6878      	ldr	r0, [r7, #4]
 800d95e:	f7ff ff3f 	bl	800d7e0 <pbuf_header_impl>
 800d962:	4603      	mov	r3, r0
}
 800d964:	4618      	mov	r0, r3
 800d966:	3708      	adds	r7, #8
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}

0800d96c <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b086      	sub	sp, #24
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d10b      	bne.n	800d992 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d106      	bne.n	800d98e <pbuf_free+0x22>
 800d980:	4b3e      	ldr	r3, [pc, #248]	; (800da7c <pbuf_free+0x110>)
 800d982:	f240 22d2 	movw	r2, #722	; 0x2d2
 800d986:	493e      	ldr	r1, [pc, #248]	; (800da80 <pbuf_free+0x114>)
 800d988:	483e      	ldr	r0, [pc, #248]	; (800da84 <pbuf_free+0x118>)
 800d98a:	f004 f805 	bl	8011998 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800d98e:	2300      	movs	r3, #0
 800d990:	e070      	b.n	800da74 <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	7b1b      	ldrb	r3, [r3, #12]
 800d996:	2b00      	cmp	r3, #0
 800d998:	d012      	beq.n	800d9c0 <pbuf_free+0x54>
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	7b1b      	ldrb	r3, [r3, #12]
 800d99e:	2b01      	cmp	r3, #1
 800d9a0:	d00e      	beq.n	800d9c0 <pbuf_free+0x54>
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	7b1b      	ldrb	r3, [r3, #12]
 800d9a6:	2b02      	cmp	r3, #2
 800d9a8:	d00a      	beq.n	800d9c0 <pbuf_free+0x54>
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	7b1b      	ldrb	r3, [r3, #12]
 800d9ae:	2b03      	cmp	r3, #3
 800d9b0:	d006      	beq.n	800d9c0 <pbuf_free+0x54>
 800d9b2:	4b32      	ldr	r3, [pc, #200]	; (800da7c <pbuf_free+0x110>)
 800d9b4:	f240 22de 	movw	r2, #734	; 0x2de
 800d9b8:	4933      	ldr	r1, [pc, #204]	; (800da88 <pbuf_free+0x11c>)
 800d9ba:	4832      	ldr	r0, [pc, #200]	; (800da84 <pbuf_free+0x118>)
 800d9bc:	f003 ffec 	bl	8011998 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800d9c4:	e052      	b.n	800da6c <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	89db      	ldrh	r3, [r3, #14]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d106      	bne.n	800d9dc <pbuf_free+0x70>
 800d9ce:	4b2b      	ldr	r3, [pc, #172]	; (800da7c <pbuf_free+0x110>)
 800d9d0:	f240 22eb 	movw	r2, #747	; 0x2eb
 800d9d4:	492d      	ldr	r1, [pc, #180]	; (800da8c <pbuf_free+0x120>)
 800d9d6:	482b      	ldr	r0, [pc, #172]	; (800da84 <pbuf_free+0x118>)
 800d9d8:	f003 ffde 	bl	8011998 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	89db      	ldrh	r3, [r3, #14]
 800d9e0:	3b01      	subs	r3, #1
 800d9e2:	b29a      	uxth	r2, r3
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	81da      	strh	r2, [r3, #14]
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	89db      	ldrh	r3, [r3, #14]
 800d9ec:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800d9ee:	8abb      	ldrh	r3, [r7, #20]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d139      	bne.n	800da68 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	7b1b      	ldrb	r3, [r3, #12]
 800d9fe:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	7b5b      	ldrb	r3, [r3, #13]
 800da04:	f003 0302 	and.w	r3, r3, #2
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d011      	beq.n	800da30 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800da10:	68bb      	ldr	r3, [r7, #8]
 800da12:	691b      	ldr	r3, [r3, #16]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d106      	bne.n	800da26 <pbuf_free+0xba>
 800da18:	4b18      	ldr	r3, [pc, #96]	; (800da7c <pbuf_free+0x110>)
 800da1a:	f240 22f9 	movw	r2, #761	; 0x2f9
 800da1e:	491c      	ldr	r1, [pc, #112]	; (800da90 <pbuf_free+0x124>)
 800da20:	4818      	ldr	r0, [pc, #96]	; (800da84 <pbuf_free+0x118>)
 800da22:	f003 ffb9 	bl	8011998 <iprintf>
        pc->custom_free_function(p);
 800da26:	68bb      	ldr	r3, [r7, #8]
 800da28:	691b      	ldr	r3, [r3, #16]
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	4798      	blx	r3
 800da2e:	e015      	b.n	800da5c <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 800da30:	89fb      	ldrh	r3, [r7, #14]
 800da32:	2b03      	cmp	r3, #3
 800da34:	d104      	bne.n	800da40 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 800da36:	6879      	ldr	r1, [r7, #4]
 800da38:	2005      	movs	r0, #5
 800da3a:	f7ff fa9b 	bl	800cf74 <memp_free>
 800da3e:	e00d      	b.n	800da5c <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 800da40:	89fb      	ldrh	r3, [r7, #14]
 800da42:	2b01      	cmp	r3, #1
 800da44:	d002      	beq.n	800da4c <pbuf_free+0xe0>
 800da46:	89fb      	ldrh	r3, [r7, #14]
 800da48:	2b02      	cmp	r3, #2
 800da4a:	d104      	bne.n	800da56 <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 800da4c:	6879      	ldr	r1, [r7, #4]
 800da4e:	2004      	movs	r0, #4
 800da50:	f7ff fa90 	bl	800cf74 <memp_free>
 800da54:	e002      	b.n	800da5c <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 800da56:	6878      	ldr	r0, [r7, #4]
 800da58:	f7fe ffa6 	bl	800c9a8 <mem_free>
        }
      }
      count++;
 800da5c:	7dfb      	ldrb	r3, [r7, #23]
 800da5e:	3301      	adds	r3, #1
 800da60:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800da62:	693b      	ldr	r3, [r7, #16]
 800da64:	607b      	str	r3, [r7, #4]
 800da66:	e001      	b.n	800da6c <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 800da68:	2300      	movs	r3, #0
 800da6a:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d1a9      	bne.n	800d9c6 <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800da72:	7dfb      	ldrb	r3, [r7, #23]
}
 800da74:	4618      	mov	r0, r3
 800da76:	3718      	adds	r7, #24
 800da78:	46bd      	mov	sp, r7
 800da7a:	bd80      	pop	{r7, pc}
 800da7c:	08012f84 	.word	0x08012f84
 800da80:	080131bc 	.word	0x080131bc
 800da84:	08012fd0 	.word	0x08012fd0
 800da88:	080131f8 	.word	0x080131f8
 800da8c:	08013210 	.word	0x08013210
 800da90:	08013228 	.word	0x08013228

0800da94 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800da94:	b480      	push	{r7}
 800da96:	b085      	sub	sp, #20
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800da9c:	2300      	movs	r3, #0
 800da9e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800daa0:	e005      	b.n	800daae <pbuf_clen+0x1a>
    ++len;
 800daa2:	89fb      	ldrh	r3, [r7, #14]
 800daa4:	3301      	adds	r3, #1
 800daa6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	2b00      	cmp	r3, #0
 800dab2:	d1f6      	bne.n	800daa2 <pbuf_clen+0xe>
  }
  return len;
 800dab4:	89fb      	ldrh	r3, [r7, #14]
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3714      	adds	r7, #20
 800daba:	46bd      	mov	sp, r7
 800dabc:	bc80      	pop	{r7}
 800dabe:	4770      	bx	lr

0800dac0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b082      	sub	sp, #8
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d010      	beq.n	800daf0 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	89db      	ldrh	r3, [r3, #14]
 800dad2:	3301      	adds	r3, #1
 800dad4:	b29a      	uxth	r2, r3
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	89db      	ldrh	r3, [r3, #14]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d106      	bne.n	800daf0 <pbuf_ref+0x30>
 800dae2:	4b05      	ldr	r3, [pc, #20]	; (800daf8 <pbuf_ref+0x38>)
 800dae4:	f240 3239 	movw	r2, #825	; 0x339
 800dae8:	4904      	ldr	r1, [pc, #16]	; (800dafc <pbuf_ref+0x3c>)
 800daea:	4805      	ldr	r0, [pc, #20]	; (800db00 <pbuf_ref+0x40>)
 800daec:	f003 ff54 	bl	8011998 <iprintf>
  }
}
 800daf0:	bf00      	nop
 800daf2:	3708      	adds	r7, #8
 800daf4:	46bd      	mov	sp, r7
 800daf6:	bd80      	pop	{r7, pc}
 800daf8:	08012f84 	.word	0x08012f84
 800dafc:	0801324c 	.word	0x0801324c
 800db00:	08012fd0 	.word	0x08012fd0

0800db04 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b084      	sub	sp, #16
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
 800db0c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d002      	beq.n	800db1a <pbuf_cat+0x16>
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d107      	bne.n	800db2a <pbuf_cat+0x26>
 800db1a:	4b20      	ldr	r3, [pc, #128]	; (800db9c <pbuf_cat+0x98>)
 800db1c:	f240 324d 	movw	r2, #845	; 0x34d
 800db20:	491f      	ldr	r1, [pc, #124]	; (800dba0 <pbuf_cat+0x9c>)
 800db22:	4820      	ldr	r0, [pc, #128]	; (800dba4 <pbuf_cat+0xa0>)
 800db24:	f003 ff38 	bl	8011998 <iprintf>
 800db28:	e034      	b.n	800db94 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	60fb      	str	r3, [r7, #12]
 800db2e:	e00a      	b.n	800db46 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 800db30:	68fb      	ldr	r3, [r7, #12]
 800db32:	891a      	ldrh	r2, [r3, #8]
 800db34:	683b      	ldr	r3, [r7, #0]
 800db36:	891b      	ldrh	r3, [r3, #8]
 800db38:	4413      	add	r3, r2
 800db3a:	b29a      	uxth	r2, r3
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	60fb      	str	r3, [r7, #12]
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d1f0      	bne.n	800db30 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	891a      	ldrh	r2, [r3, #8]
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	895b      	ldrh	r3, [r3, #10]
 800db56:	429a      	cmp	r2, r3
 800db58:	d006      	beq.n	800db68 <pbuf_cat+0x64>
 800db5a:	4b10      	ldr	r3, [pc, #64]	; (800db9c <pbuf_cat+0x98>)
 800db5c:	f240 3255 	movw	r2, #853	; 0x355
 800db60:	4911      	ldr	r1, [pc, #68]	; (800dba8 <pbuf_cat+0xa4>)
 800db62:	4810      	ldr	r0, [pc, #64]	; (800dba4 <pbuf_cat+0xa0>)
 800db64:	f003 ff18 	bl	8011998 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	681b      	ldr	r3, [r3, #0]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d006      	beq.n	800db7e <pbuf_cat+0x7a>
 800db70:	4b0a      	ldr	r3, [pc, #40]	; (800db9c <pbuf_cat+0x98>)
 800db72:	f240 3256 	movw	r2, #854	; 0x356
 800db76:	490d      	ldr	r1, [pc, #52]	; (800dbac <pbuf_cat+0xa8>)
 800db78:	480a      	ldr	r0, [pc, #40]	; (800dba4 <pbuf_cat+0xa0>)
 800db7a:	f003 ff0d 	bl	8011998 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	891a      	ldrh	r2, [r3, #8]
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	891b      	ldrh	r3, [r3, #8]
 800db86:	4413      	add	r3, r2
 800db88:	b29a      	uxth	r2, r3
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	683a      	ldr	r2, [r7, #0]
 800db92:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800db94:	3710      	adds	r7, #16
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}
 800db9a:	bf00      	nop
 800db9c:	08012f84 	.word	0x08012f84
 800dba0:	08013260 	.word	0x08013260
 800dba4:	08012fd0 	.word	0x08012fd0
 800dba8:	08013298 	.word	0x08013298
 800dbac:	080132c8 	.word	0x080132c8

0800dbb0 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	b082      	sub	sp, #8
 800dbb4:	af00      	add	r7, sp, #0
 800dbb6:	6078      	str	r0, [r7, #4]
 800dbb8:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800dbba:	6839      	ldr	r1, [r7, #0]
 800dbbc:	6878      	ldr	r0, [r7, #4]
 800dbbe:	f7ff ffa1 	bl	800db04 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800dbc2:	6838      	ldr	r0, [r7, #0]
 800dbc4:	f7ff ff7c 	bl	800dac0 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800dbc8:	bf00      	nop
 800dbca:	3708      	adds	r7, #8
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	bd80      	pop	{r7, pc}

0800dbd0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b084      	sub	sp, #16
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	6078      	str	r0, [r7, #4]
 800dbd8:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 800dbda:	2300      	movs	r3, #0
 800dbdc:	81fb      	strh	r3, [r7, #14]
 800dbde:	2300      	movs	r3, #0
 800dbe0:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d008      	beq.n	800dbfa <pbuf_copy+0x2a>
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d005      	beq.n	800dbfa <pbuf_copy+0x2a>
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	891a      	ldrh	r2, [r3, #8]
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	891b      	ldrh	r3, [r3, #8]
 800dbf6:	429a      	cmp	r2, r3
 800dbf8:	d209      	bcs.n	800dc0e <pbuf_copy+0x3e>
 800dbfa:	4b54      	ldr	r3, [pc, #336]	; (800dd4c <pbuf_copy+0x17c>)
 800dbfc:	f240 32bd 	movw	r2, #957	; 0x3bd
 800dc00:	4953      	ldr	r1, [pc, #332]	; (800dd50 <pbuf_copy+0x180>)
 800dc02:	4854      	ldr	r0, [pc, #336]	; (800dd54 <pbuf_copy+0x184>)
 800dc04:	f003 fec8 	bl	8011998 <iprintf>
 800dc08:	f06f 030f 	mvn.w	r3, #15
 800dc0c:	e099      	b.n	800dd42 <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	895b      	ldrh	r3, [r3, #10]
 800dc12:	461a      	mov	r2, r3
 800dc14:	89fb      	ldrh	r3, [r7, #14]
 800dc16:	1ad2      	subs	r2, r2, r3
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	895b      	ldrh	r3, [r3, #10]
 800dc1c:	4619      	mov	r1, r3
 800dc1e:	89bb      	ldrh	r3, [r7, #12]
 800dc20:	1acb      	subs	r3, r1, r3
 800dc22:	429a      	cmp	r2, r3
 800dc24:	db05      	blt.n	800dc32 <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800dc26:	683b      	ldr	r3, [r7, #0]
 800dc28:	895a      	ldrh	r2, [r3, #10]
 800dc2a:	89bb      	ldrh	r3, [r7, #12]
 800dc2c:	1ad3      	subs	r3, r2, r3
 800dc2e:	817b      	strh	r3, [r7, #10]
 800dc30:	e004      	b.n	800dc3c <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	895a      	ldrh	r2, [r3, #10]
 800dc36:	89fb      	ldrh	r3, [r7, #14]
 800dc38:	1ad3      	subs	r3, r2, r3
 800dc3a:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	685a      	ldr	r2, [r3, #4]
 800dc40:	89fb      	ldrh	r3, [r7, #14]
 800dc42:	18d0      	adds	r0, r2, r3
 800dc44:	683b      	ldr	r3, [r7, #0]
 800dc46:	685a      	ldr	r2, [r3, #4]
 800dc48:	89bb      	ldrh	r3, [r7, #12]
 800dc4a:	4413      	add	r3, r2
 800dc4c:	897a      	ldrh	r2, [r7, #10]
 800dc4e:	4619      	mov	r1, r3
 800dc50:	f003 fde9 	bl	8011826 <memcpy>
    offset_to += len;
 800dc54:	89fa      	ldrh	r2, [r7, #14]
 800dc56:	897b      	ldrh	r3, [r7, #10]
 800dc58:	4413      	add	r3, r2
 800dc5a:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 800dc5c:	89ba      	ldrh	r2, [r7, #12]
 800dc5e:	897b      	ldrh	r3, [r7, #10]
 800dc60:	4413      	add	r3, r2
 800dc62:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	895b      	ldrh	r3, [r3, #10]
 800dc68:	89fa      	ldrh	r2, [r7, #14]
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d906      	bls.n	800dc7c <pbuf_copy+0xac>
 800dc6e:	4b37      	ldr	r3, [pc, #220]	; (800dd4c <pbuf_copy+0x17c>)
 800dc70:	f240 32cd 	movw	r2, #973	; 0x3cd
 800dc74:	4938      	ldr	r1, [pc, #224]	; (800dd58 <pbuf_copy+0x188>)
 800dc76:	4837      	ldr	r0, [pc, #220]	; (800dd54 <pbuf_copy+0x184>)
 800dc78:	f003 fe8e 	bl	8011998 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800dc7c:	683b      	ldr	r3, [r7, #0]
 800dc7e:	895b      	ldrh	r3, [r3, #10]
 800dc80:	89ba      	ldrh	r2, [r7, #12]
 800dc82:	429a      	cmp	r2, r3
 800dc84:	d906      	bls.n	800dc94 <pbuf_copy+0xc4>
 800dc86:	4b31      	ldr	r3, [pc, #196]	; (800dd4c <pbuf_copy+0x17c>)
 800dc88:	f240 32ce 	movw	r2, #974	; 0x3ce
 800dc8c:	4933      	ldr	r1, [pc, #204]	; (800dd5c <pbuf_copy+0x18c>)
 800dc8e:	4831      	ldr	r0, [pc, #196]	; (800dd54 <pbuf_copy+0x184>)
 800dc90:	f003 fe82 	bl	8011998 <iprintf>
    if (offset_from >= p_from->len) {
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	895b      	ldrh	r3, [r3, #10]
 800dc98:	89ba      	ldrh	r2, [r7, #12]
 800dc9a:	429a      	cmp	r2, r3
 800dc9c:	d304      	bcc.n	800dca8 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 800dc9e:	2300      	movs	r3, #0
 800dca0:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	895b      	ldrh	r3, [r3, #10]
 800dcac:	89fa      	ldrh	r2, [r7, #14]
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	d114      	bne.n	800dcdc <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d10c      	bne.n	800dcdc <pbuf_copy+0x10c>
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d009      	beq.n	800dcdc <pbuf_copy+0x10c>
 800dcc8:	4b20      	ldr	r3, [pc, #128]	; (800dd4c <pbuf_copy+0x17c>)
 800dcca:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800dcce:	4924      	ldr	r1, [pc, #144]	; (800dd60 <pbuf_copy+0x190>)
 800dcd0:	4820      	ldr	r0, [pc, #128]	; (800dd54 <pbuf_copy+0x184>)
 800dcd2:	f003 fe61 	bl	8011998 <iprintf>
 800dcd6:	f06f 030f 	mvn.w	r3, #15
 800dcda:	e032      	b.n	800dd42 <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800dcdc:	683b      	ldr	r3, [r7, #0]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d013      	beq.n	800dd0a <pbuf_copy+0x13a>
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	895a      	ldrh	r2, [r3, #10]
 800dce6:	683b      	ldr	r3, [r7, #0]
 800dce8:	891b      	ldrh	r3, [r3, #8]
 800dcea:	429a      	cmp	r2, r3
 800dcec:	d10d      	bne.n	800dd0a <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d009      	beq.n	800dd0a <pbuf_copy+0x13a>
 800dcf6:	4b15      	ldr	r3, [pc, #84]	; (800dd4c <pbuf_copy+0x17c>)
 800dcf8:	f240 32de 	movw	r2, #990	; 0x3de
 800dcfc:	4919      	ldr	r1, [pc, #100]	; (800dd64 <pbuf_copy+0x194>)
 800dcfe:	4815      	ldr	r0, [pc, #84]	; (800dd54 <pbuf_copy+0x184>)
 800dd00:	f003 fe4a 	bl	8011998 <iprintf>
 800dd04:	f06f 0305 	mvn.w	r3, #5
 800dd08:	e01b      	b.n	800dd42 <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d013      	beq.n	800dd38 <pbuf_copy+0x168>
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	895a      	ldrh	r2, [r3, #10]
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	891b      	ldrh	r3, [r3, #8]
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d10d      	bne.n	800dd38 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d009      	beq.n	800dd38 <pbuf_copy+0x168>
 800dd24:	4b09      	ldr	r3, [pc, #36]	; (800dd4c <pbuf_copy+0x17c>)
 800dd26:	f240 32e3 	movw	r2, #995	; 0x3e3
 800dd2a:	490e      	ldr	r1, [pc, #56]	; (800dd64 <pbuf_copy+0x194>)
 800dd2c:	4809      	ldr	r0, [pc, #36]	; (800dd54 <pbuf_copy+0x184>)
 800dd2e:	f003 fe33 	bl	8011998 <iprintf>
 800dd32:	f06f 0305 	mvn.w	r3, #5
 800dd36:	e004      	b.n	800dd42 <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800dd38:	683b      	ldr	r3, [r7, #0]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	f47f af67 	bne.w	800dc0e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800dd40:	2300      	movs	r3, #0
}
 800dd42:	4618      	mov	r0, r3
 800dd44:	3710      	adds	r7, #16
 800dd46:	46bd      	mov	sp, r7
 800dd48:	bd80      	pop	{r7, pc}
 800dd4a:	bf00      	nop
 800dd4c:	08012f84 	.word	0x08012f84
 800dd50:	08013314 	.word	0x08013314
 800dd54:	08012fd0 	.word	0x08012fd0
 800dd58:	08013344 	.word	0x08013344
 800dd5c:	0801335c 	.word	0x0801335c
 800dd60:	08013378 	.word	0x08013378
 800dd64:	08013388 	.word	0x08013388

0800dd68 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b084      	sub	sp, #16
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	685b      	ldr	r3, [r3, #4]
 800dd78:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	687a      	ldr	r2, [r7, #4]
 800dd80:	4903      	ldr	r1, [pc, #12]	; (800dd90 <cyclic_timer+0x28>)
 800dd82:	4618      	mov	r0, r3
 800dd84:	f000 f82e 	bl	800dde4 <sys_timeout>
}
 800dd88:	bf00      	nop
 800dd8a:	3710      	adds	r7, #16
 800dd8c:	46bd      	mov	sp, r7
 800dd8e:	bd80      	pop	{r7, pc}
 800dd90:	0800dd69 	.word	0x0800dd69

0800dd94 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b082      	sub	sp, #8
 800dd98:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	607b      	str	r3, [r7, #4]
 800dd9e:	e00e      	b.n	800ddbe <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 800dda0:	4a0d      	ldr	r2, [pc, #52]	; (800ddd8 <sys_timeouts_init+0x44>)
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	00db      	lsls	r3, r3, #3
 800ddac:	4a0a      	ldr	r2, [pc, #40]	; (800ddd8 <sys_timeouts_init+0x44>)
 800ddae:	4413      	add	r3, r2
 800ddb0:	461a      	mov	r2, r3
 800ddb2:	490a      	ldr	r1, [pc, #40]	; (800dddc <sys_timeouts_init+0x48>)
 800ddb4:	f000 f816 	bl	800dde4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	3301      	adds	r3, #1
 800ddbc:	607b      	str	r3, [r7, #4]
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	2b01      	cmp	r3, #1
 800ddc2:	d9ed      	bls.n	800dda0 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 800ddc4:	f7fc ff86 	bl	800acd4 <sys_now>
 800ddc8:	4602      	mov	r2, r0
 800ddca:	4b05      	ldr	r3, [pc, #20]	; (800dde0 <sys_timeouts_init+0x4c>)
 800ddcc:	601a      	str	r2, [r3, #0]
}
 800ddce:	bf00      	nop
 800ddd0:	3708      	adds	r7, #8
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	bd80      	pop	{r7, pc}
 800ddd6:	bf00      	nop
 800ddd8:	08013d44 	.word	0x08013d44
 800dddc:	0800dd69 	.word	0x0800dd69
 800dde0:	20000440 	.word	0x20000440

0800dde4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	b088      	sub	sp, #32
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	60f8      	str	r0, [r7, #12]
 800ddec:	60b9      	str	r1, [r7, #8]
 800ddee:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800ddf0:	2003      	movs	r0, #3
 800ddf2:	f7ff f873 	bl	800cedc <memp_malloc>
 800ddf6:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 800ddf8:	697b      	ldr	r3, [r7, #20]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d10a      	bne.n	800de14 <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800ddfe:	697b      	ldr	r3, [r7, #20]
 800de00:	2b00      	cmp	r3, #0
 800de02:	f040 8084 	bne.w	800df0e <sys_timeout+0x12a>
 800de06:	4b44      	ldr	r3, [pc, #272]	; (800df18 <sys_timeout+0x134>)
 800de08:	22d4      	movs	r2, #212	; 0xd4
 800de0a:	4944      	ldr	r1, [pc, #272]	; (800df1c <sys_timeout+0x138>)
 800de0c:	4844      	ldr	r0, [pc, #272]	; (800df20 <sys_timeout+0x13c>)
 800de0e:	f003 fdc3 	bl	8011998 <iprintf>
    return;
 800de12:	e07c      	b.n	800df0e <sys_timeout+0x12a>
  }

  now = sys_now();
 800de14:	f7fc ff5e 	bl	800acd4 <sys_now>
 800de18:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 800de1a:	4b42      	ldr	r3, [pc, #264]	; (800df24 <sys_timeout+0x140>)
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d105      	bne.n	800de2e <sys_timeout+0x4a>
    diff = 0;
 800de22:	2300      	movs	r3, #0
 800de24:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 800de26:	4a40      	ldr	r2, [pc, #256]	; (800df28 <sys_timeout+0x144>)
 800de28:	693b      	ldr	r3, [r7, #16]
 800de2a:	6013      	str	r3, [r2, #0]
 800de2c:	e004      	b.n	800de38 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 800de2e:	4b3e      	ldr	r3, [pc, #248]	; (800df28 <sys_timeout+0x144>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	693a      	ldr	r2, [r7, #16]
 800de34:	1ad3      	subs	r3, r2, r3
 800de36:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 800de38:	697b      	ldr	r3, [r7, #20]
 800de3a:	2200      	movs	r2, #0
 800de3c:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800de3e:	697b      	ldr	r3, [r7, #20]
 800de40:	68ba      	ldr	r2, [r7, #8]
 800de42:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800de44:	697b      	ldr	r3, [r7, #20]
 800de46:	687a      	ldr	r2, [r7, #4]
 800de48:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 800de4a:	68fa      	ldr	r2, [r7, #12]
 800de4c:	69bb      	ldr	r3, [r7, #24]
 800de4e:	441a      	add	r2, r3
 800de50:	697b      	ldr	r3, [r7, #20]
 800de52:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800de54:	4b33      	ldr	r3, [pc, #204]	; (800df24 <sys_timeout+0x140>)
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d103      	bne.n	800de64 <sys_timeout+0x80>
    next_timeout = timeout;
 800de5c:	4a31      	ldr	r2, [pc, #196]	; (800df24 <sys_timeout+0x140>)
 800de5e:	697b      	ldr	r3, [r7, #20]
 800de60:	6013      	str	r3, [r2, #0]
    return;
 800de62:	e055      	b.n	800df10 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 800de64:	4b2f      	ldr	r3, [pc, #188]	; (800df24 <sys_timeout+0x140>)
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	685b      	ldr	r3, [r3, #4]
 800de6a:	68fa      	ldr	r2, [r7, #12]
 800de6c:	429a      	cmp	r2, r3
 800de6e:	d20f      	bcs.n	800de90 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 800de70:	4b2c      	ldr	r3, [pc, #176]	; (800df24 <sys_timeout+0x140>)
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	6859      	ldr	r1, [r3, #4]
 800de76:	4b2b      	ldr	r3, [pc, #172]	; (800df24 <sys_timeout+0x140>)
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	68fa      	ldr	r2, [r7, #12]
 800de7c:	1a8a      	subs	r2, r1, r2
 800de7e:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 800de80:	4b28      	ldr	r3, [pc, #160]	; (800df24 <sys_timeout+0x140>)
 800de82:	681a      	ldr	r2, [r3, #0]
 800de84:	697b      	ldr	r3, [r7, #20]
 800de86:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800de88:	4a26      	ldr	r2, [pc, #152]	; (800df24 <sys_timeout+0x140>)
 800de8a:	697b      	ldr	r3, [r7, #20]
 800de8c:	6013      	str	r3, [r2, #0]
 800de8e:	e03f      	b.n	800df10 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800de90:	4b24      	ldr	r3, [pc, #144]	; (800df24 <sys_timeout+0x140>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	61fb      	str	r3, [r7, #28]
 800de96:	e036      	b.n	800df06 <sys_timeout+0x122>
      timeout->time -= t->time;
 800de98:	697b      	ldr	r3, [r7, #20]
 800de9a:	685a      	ldr	r2, [r3, #4]
 800de9c:	69fb      	ldr	r3, [r7, #28]
 800de9e:	685b      	ldr	r3, [r3, #4]
 800dea0:	1ad2      	subs	r2, r2, r3
 800dea2:	697b      	ldr	r3, [r7, #20]
 800dea4:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 800dea6:	69fb      	ldr	r3, [r7, #28]
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d006      	beq.n	800debc <sys_timeout+0xd8>
 800deae:	69fb      	ldr	r3, [r7, #28]
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	685a      	ldr	r2, [r3, #4]
 800deb4:	697b      	ldr	r3, [r7, #20]
 800deb6:	685b      	ldr	r3, [r3, #4]
 800deb8:	429a      	cmp	r2, r3
 800deba:	d921      	bls.n	800df00 <sys_timeout+0x11c>
        if (t->next != NULL) {
 800debc:	69fb      	ldr	r3, [r7, #28]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d009      	beq.n	800ded8 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 800dec4:	69fb      	ldr	r3, [r7, #28]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	6859      	ldr	r1, [r3, #4]
 800deca:	697b      	ldr	r3, [r7, #20]
 800decc:	685a      	ldr	r2, [r3, #4]
 800dece:	69fb      	ldr	r3, [r7, #28]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	1a8a      	subs	r2, r1, r2
 800ded4:	605a      	str	r2, [r3, #4]
 800ded6:	e00b      	b.n	800def0 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 800ded8:	697b      	ldr	r3, [r7, #20]
 800deda:	685b      	ldr	r3, [r3, #4]
 800dedc:	68fa      	ldr	r2, [r7, #12]
 800dede:	429a      	cmp	r2, r3
 800dee0:	d206      	bcs.n	800def0 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 800dee2:	4b10      	ldr	r3, [pc, #64]	; (800df24 <sys_timeout+0x140>)
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	685a      	ldr	r2, [r3, #4]
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	441a      	add	r2, r3
 800deec:	697b      	ldr	r3, [r7, #20]
 800deee:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 800def0:	69fb      	ldr	r3, [r7, #28]
 800def2:	681a      	ldr	r2, [r3, #0]
 800def4:	697b      	ldr	r3, [r7, #20]
 800def6:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800def8:	69fb      	ldr	r3, [r7, #28]
 800defa:	697a      	ldr	r2, [r7, #20]
 800defc:	601a      	str	r2, [r3, #0]
        break;
 800defe:	e007      	b.n	800df10 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 800df00:	69fb      	ldr	r3, [r7, #28]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	61fb      	str	r3, [r7, #28]
 800df06:	69fb      	ldr	r3, [r7, #28]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d1c5      	bne.n	800de98 <sys_timeout+0xb4>
 800df0c:	e000      	b.n	800df10 <sys_timeout+0x12c>
    return;
 800df0e:	bf00      	nop
      }
    }
  }
}
 800df10:	3720      	adds	r7, #32
 800df12:	46bd      	mov	sp, r7
 800df14:	bd80      	pop	{r7, pc}
 800df16:	bf00      	nop
 800df18:	08013490 	.word	0x08013490
 800df1c:	080134c4 	.word	0x080134c4
 800df20:	08013504 	.word	0x08013504
 800df24:	2000043c 	.word	0x2000043c
 800df28:	20000440 	.word	0x20000440

0800df2c <sys_check_timeouts>:
#if !NO_SYS && !defined __DOXYGEN__
static
#endif /* !NO_SYS */
void
sys_check_timeouts(void)
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b086      	sub	sp, #24
 800df30:	af00      	add	r7, sp, #0
  if (next_timeout) {
 800df32:	4b21      	ldr	r3, [pc, #132]	; (800dfb8 <sys_check_timeouts+0x8c>)
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d039      	beq.n	800dfae <sys_check_timeouts+0x82>
    sys_timeout_handler handler;
    void *arg;
    u8_t had_one;
    u32_t now;

    now = sys_now();
 800df3a:	f7fc fecb 	bl	800acd4 <sys_now>
 800df3e:	60f8      	str	r0, [r7, #12]
    /* this cares for wraparounds */
    diff = now - timeouts_last_time;
 800df40:	4b1e      	ldr	r3, [pc, #120]	; (800dfbc <sys_check_timeouts+0x90>)
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	68fa      	ldr	r2, [r7, #12]
 800df46:	1ad3      	subs	r3, r2, r3
 800df48:	617b      	str	r3, [r7, #20]
    do {
      PBUF_CHECK_FREE_OOSEQ();
      had_one = 0;
 800df4a:	2300      	movs	r3, #0
 800df4c:	74fb      	strb	r3, [r7, #19]
      tmptimeout = next_timeout;
 800df4e:	4b1a      	ldr	r3, [pc, #104]	; (800dfb8 <sys_check_timeouts+0x8c>)
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	60bb      	str	r3, [r7, #8]
      if (tmptimeout && (tmptimeout->time <= diff)) {
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d026      	beq.n	800dfa8 <sys_check_timeouts+0x7c>
 800df5a:	68bb      	ldr	r3, [r7, #8]
 800df5c:	685b      	ldr	r3, [r3, #4]
 800df5e:	697a      	ldr	r2, [r7, #20]
 800df60:	429a      	cmp	r2, r3
 800df62:	d321      	bcc.n	800dfa8 <sys_check_timeouts+0x7c>
        /* timeout has expired */
        had_one = 1;
 800df64:	2301      	movs	r3, #1
 800df66:	74fb      	strb	r3, [r7, #19]
        timeouts_last_time += tmptimeout->time;
 800df68:	68bb      	ldr	r3, [r7, #8]
 800df6a:	685a      	ldr	r2, [r3, #4]
 800df6c:	4b13      	ldr	r3, [pc, #76]	; (800dfbc <sys_check_timeouts+0x90>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	4413      	add	r3, r2
 800df72:	4a12      	ldr	r2, [pc, #72]	; (800dfbc <sys_check_timeouts+0x90>)
 800df74:	6013      	str	r3, [r2, #0]
        diff -= tmptimeout->time;
 800df76:	68bb      	ldr	r3, [r7, #8]
 800df78:	685b      	ldr	r3, [r3, #4]
 800df7a:	697a      	ldr	r2, [r7, #20]
 800df7c:	1ad3      	subs	r3, r2, r3
 800df7e:	617b      	str	r3, [r7, #20]
        next_timeout = tmptimeout->next;
 800df80:	68bb      	ldr	r3, [r7, #8]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	4a0c      	ldr	r2, [pc, #48]	; (800dfb8 <sys_check_timeouts+0x8c>)
 800df86:	6013      	str	r3, [r2, #0]
        handler = tmptimeout->h;
 800df88:	68bb      	ldr	r3, [r7, #8]
 800df8a:	689b      	ldr	r3, [r3, #8]
 800df8c:	607b      	str	r3, [r7, #4]
        arg = tmptimeout->arg;
 800df8e:	68bb      	ldr	r3, [r7, #8]
 800df90:	68db      	ldr	r3, [r3, #12]
 800df92:	603b      	str	r3, [r7, #0]
        if (handler != NULL) {
          LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s arg=%p\n",
            tmptimeout->handler_name, arg));
        }
#endif /* LWIP_DEBUG_TIMERNAMES */
        memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 800df94:	68b9      	ldr	r1, [r7, #8]
 800df96:	2003      	movs	r0, #3
 800df98:	f7fe ffec 	bl	800cf74 <memp_free>
        if (handler != NULL) {
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d002      	beq.n	800dfa8 <sys_check_timeouts+0x7c>
#if !NO_SYS
          /* For LWIP_TCPIP_CORE_LOCKING, lock the core before calling the
             timeout handler function. */
          LOCK_TCPIP_CORE();
#endif /* !NO_SYS */
          handler(arg);
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	6838      	ldr	r0, [r7, #0]
 800dfa6:	4798      	blx	r3
#endif /* !NO_SYS */
        }
        LWIP_TCPIP_THREAD_ALIVE();
      }
    /* repeat until all expired timers have been called */
    } while (had_one);
 800dfa8:	7cfb      	ldrb	r3, [r7, #19]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d1cd      	bne.n	800df4a <sys_check_timeouts+0x1e>
  }
}
 800dfae:	bf00      	nop
 800dfb0:	3718      	adds	r7, #24
 800dfb2:	46bd      	mov	sp, r7
 800dfb4:	bd80      	pop	{r7, pc}
 800dfb6:	bf00      	nop
 800dfb8:	2000043c 	.word	0x2000043c
 800dfbc:	20000440 	.word	0x20000440

0800dfc0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800dfc0:	b480      	push	{r7}
 800dfc2:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 800dfc4:	bf00      	nop
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	bc80      	pop	{r7}
 800dfca:	4770      	bx	lr

0800dfcc <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 800dfcc:	b480      	push	{r7}
 800dfce:	b083      	sub	sp, #12
 800dfd0:	af00      	add	r7, sp, #0
  u16_t n = 0;
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 800dfd6:	4b17      	ldr	r3, [pc, #92]	; (800e034 <udp_new_port+0x68>)
 800dfd8:	881b      	ldrh	r3, [r3, #0]
 800dfda:	1c5a      	adds	r2, r3, #1
 800dfdc:	b291      	uxth	r1, r2
 800dfde:	4a15      	ldr	r2, [pc, #84]	; (800e034 <udp_new_port+0x68>)
 800dfe0:	8011      	strh	r1, [r2, #0]
 800dfe2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dfe6:	4293      	cmp	r3, r2
 800dfe8:	d103      	bne.n	800dff2 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 800dfea:	4b12      	ldr	r3, [pc, #72]	; (800e034 <udp_new_port+0x68>)
 800dfec:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800dff0:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800dff2:	4b11      	ldr	r3, [pc, #68]	; (800e038 <udp_new_port+0x6c>)
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	603b      	str	r3, [r7, #0]
 800dff8:	e011      	b.n	800e01e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	8a5a      	ldrh	r2, [r3, #18]
 800dffe:	4b0d      	ldr	r3, [pc, #52]	; (800e034 <udp_new_port+0x68>)
 800e000:	881b      	ldrh	r3, [r3, #0]
 800e002:	429a      	cmp	r2, r3
 800e004:	d108      	bne.n	800e018 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 800e006:	88fb      	ldrh	r3, [r7, #6]
 800e008:	3301      	adds	r3, #1
 800e00a:	80fb      	strh	r3, [r7, #6]
 800e00c:	88fb      	ldrh	r3, [r7, #6]
 800e00e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e012:	d3e0      	bcc.n	800dfd6 <udp_new_port+0xa>
        return 0;
 800e014:	2300      	movs	r3, #0
 800e016:	e007      	b.n	800e028 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e018:	683b      	ldr	r3, [r7, #0]
 800e01a:	68db      	ldr	r3, [r3, #12]
 800e01c:	603b      	str	r3, [r7, #0]
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d1ea      	bne.n	800dffa <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 800e024:	4b03      	ldr	r3, [pc, #12]	; (800e034 <udp_new_port+0x68>)
 800e026:	881b      	ldrh	r3, [r3, #0]
}
 800e028:	4618      	mov	r0, r3
 800e02a:	370c      	adds	r7, #12
 800e02c:	46bd      	mov	sp, r7
 800e02e:	bc80      	pop	{r7}
 800e030:	4770      	bx	lr
 800e032:	bf00      	nop
 800e034:	20000120 	.word	0x20000120
 800e038:	20006ffc 	.word	0x20006ffc

0800e03c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800e03c:	b480      	push	{r7}
 800e03e:	b085      	sub	sp, #20
 800e040:	af00      	add	r7, sp, #0
 800e042:	60f8      	str	r0, [r7, #12]
 800e044:	60b9      	str	r1, [r7, #8]
 800e046:	4613      	mov	r3, r2
 800e048:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800e04a:	79fb      	ldrb	r3, [r7, #7]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d018      	beq.n	800e082 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d013      	beq.n	800e07e <udp_input_local_match+0x42>
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d00f      	beq.n	800e07e <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800e05e:	4b13      	ldr	r3, [pc, #76]	; (800e0ac <udp_input_local_match+0x70>)
 800e060:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e062:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e066:	d00a      	beq.n	800e07e <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800e068:	68fb      	ldr	r3, [r7, #12]
 800e06a:	681a      	ldr	r2, [r3, #0]
 800e06c:	4b0f      	ldr	r3, [pc, #60]	; (800e0ac <udp_input_local_match+0x70>)
 800e06e:	695b      	ldr	r3, [r3, #20]
 800e070:	405a      	eors	r2, r3
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	3308      	adds	r3, #8
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d110      	bne.n	800e0a0 <udp_input_local_match+0x64>
          return 1;
 800e07e:	2301      	movs	r3, #1
 800e080:	e00f      	b.n	800e0a2 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	2b00      	cmp	r3, #0
 800e086:	d009      	beq.n	800e09c <udp_input_local_match+0x60>
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d005      	beq.n	800e09c <udp_input_local_match+0x60>
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	681a      	ldr	r2, [r3, #0]
 800e094:	4b05      	ldr	r3, [pc, #20]	; (800e0ac <udp_input_local_match+0x70>)
 800e096:	695b      	ldr	r3, [r3, #20]
 800e098:	429a      	cmp	r2, r3
 800e09a:	d101      	bne.n	800e0a0 <udp_input_local_match+0x64>
      return 1;
 800e09c:	2301      	movs	r3, #1
 800e09e:	e000      	b.n	800e0a2 <udp_input_local_match+0x66>
    }
  }

  return 0;
 800e0a0:	2300      	movs	r3, #0
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	3714      	adds	r7, #20
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	bc80      	pop	{r7}
 800e0aa:	4770      	bx	lr
 800e0ac:	20003fc8 	.word	0x20003fc8

0800e0b0 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800e0b0:	b590      	push	{r4, r7, lr}
 800e0b2:	b08d      	sub	sp, #52	; 0x34
 800e0b4:	af02      	add	r7, sp, #8
 800e0b6:	6078      	str	r0, [r7, #4]
 800e0b8:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800e0ba:	2300      	movs	r3, #0
 800e0bc:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	895b      	ldrh	r3, [r3, #10]
 800e0c2:	2b07      	cmp	r3, #7
 800e0c4:	d803      	bhi.n	800e0ce <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800e0c6:	6878      	ldr	r0, [r7, #4]
 800e0c8:	f7ff fc50 	bl	800d96c <pbuf_free>
    goto end;
 800e0cc:	e0c6      	b.n	800e25c <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	685b      	ldr	r3, [r3, #4]
 800e0d2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800e0d4:	4b63      	ldr	r3, [pc, #396]	; (800e264 <udp_input+0x1b4>)
 800e0d6:	695a      	ldr	r2, [r3, #20]
 800e0d8:	4b62      	ldr	r3, [pc, #392]	; (800e264 <udp_input+0x1b4>)
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	4619      	mov	r1, r3
 800e0de:	4610      	mov	r0, r2
 800e0e0:	f001 fe2e 	bl	800fd40 <ip4_addr_isbroadcast_u32>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800e0e8:	697b      	ldr	r3, [r7, #20]
 800e0ea:	881b      	ldrh	r3, [r3, #0]
 800e0ec:	b29b      	uxth	r3, r3
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	f7fe fb66 	bl	800c7c0 <lwip_htons>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800e0f8:	697b      	ldr	r3, [r7, #20]
 800e0fa:	885b      	ldrh	r3, [r3, #2]
 800e0fc:	b29b      	uxth	r3, r3
 800e0fe:	4618      	mov	r0, r3
 800e100:	f7fe fb5e 	bl	800c7c0 <lwip_htons>
 800e104:	4603      	mov	r3, r0
 800e106:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800e108:	2300      	movs	r3, #0
 800e10a:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 800e10c:	2300      	movs	r3, #0
 800e10e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800e110:	2300      	movs	r3, #0
 800e112:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e114:	4b54      	ldr	r3, [pc, #336]	; (800e268 <udp_input+0x1b8>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	627b      	str	r3, [r7, #36]	; 0x24
 800e11a:	e03b      	b.n	800e194 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800e11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e11e:	8a5b      	ldrh	r3, [r3, #18]
 800e120:	89fa      	ldrh	r2, [r7, #14]
 800e122:	429a      	cmp	r2, r3
 800e124:	d131      	bne.n	800e18a <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800e126:	7cfb      	ldrb	r3, [r7, #19]
 800e128:	461a      	mov	r2, r3
 800e12a:	6839      	ldr	r1, [r7, #0]
 800e12c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e12e:	f7ff ff85 	bl	800e03c <udp_input_local_match>
 800e132:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800e134:	2b00      	cmp	r3, #0
 800e136:	d028      	beq.n	800e18a <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 800e138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e13a:	7c1b      	ldrb	r3, [r3, #16]
 800e13c:	f003 0304 	and.w	r3, r3, #4
 800e140:	2b00      	cmp	r3, #0
 800e142:	d104      	bne.n	800e14e <udp_input+0x9e>
 800e144:	69fb      	ldr	r3, [r7, #28]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d101      	bne.n	800e14e <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 800e14a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e14c:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800e14e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e150:	8a9b      	ldrh	r3, [r3, #20]
 800e152:	8a3a      	ldrh	r2, [r7, #16]
 800e154:	429a      	cmp	r2, r3
 800e156:	d118      	bne.n	800e18a <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800e158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e15a:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d005      	beq.n	800e16c <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800e160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e162:	685a      	ldr	r2, [r3, #4]
 800e164:	4b3f      	ldr	r3, [pc, #252]	; (800e264 <udp_input+0x1b4>)
 800e166:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800e168:	429a      	cmp	r2, r3
 800e16a:	d10e      	bne.n	800e18a <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800e16c:	6a3b      	ldr	r3, [r7, #32]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d014      	beq.n	800e19c <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800e172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e174:	68da      	ldr	r2, [r3, #12]
 800e176:	6a3b      	ldr	r3, [r7, #32]
 800e178:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800e17a:	4b3b      	ldr	r3, [pc, #236]	; (800e268 <udp_input+0x1b8>)
 800e17c:	681a      	ldr	r2, [r3, #0]
 800e17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e180:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800e182:	4a39      	ldr	r2, [pc, #228]	; (800e268 <udp_input+0x1b8>)
 800e184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e186:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800e188:	e008      	b.n	800e19c <udp_input+0xec>
      }
    }

    prev = pcb;
 800e18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e18c:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800e18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e190:	68db      	ldr	r3, [r3, #12]
 800e192:	627b      	str	r3, [r7, #36]	; 0x24
 800e194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e196:	2b00      	cmp	r3, #0
 800e198:	d1c0      	bne.n	800e11c <udp_input+0x6c>
 800e19a:	e000      	b.n	800e19e <udp_input+0xee>
        break;
 800e19c:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800e19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d101      	bne.n	800e1a8 <udp_input+0xf8>
    pcb = uncon_pcb;
 800e1a4:	69fb      	ldr	r3, [r7, #28]
 800e1a6:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800e1a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d002      	beq.n	800e1b4 <udp_input+0x104>
    for_us = 1;
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	76fb      	strb	r3, [r7, #27]
 800e1b2:	e00a      	b.n	800e1ca <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	3304      	adds	r3, #4
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	4b2a      	ldr	r3, [pc, #168]	; (800e264 <udp_input+0x1b4>)
 800e1bc:	695b      	ldr	r3, [r3, #20]
 800e1be:	429a      	cmp	r2, r3
 800e1c0:	bf0c      	ite	eq
 800e1c2:	2301      	moveq	r3, #1
 800e1c4:	2300      	movne	r3, #0
 800e1c6:	b2db      	uxtb	r3, r3
 800e1c8:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800e1ca:	7efb      	ldrb	r3, [r7, #27]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d042      	beq.n	800e256 <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 800e1d0:	f06f 0107 	mvn.w	r1, #7
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f7ff fba5 	bl	800d924 <pbuf_header>
 800e1da:	4603      	mov	r3, r0
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	d00a      	beq.n	800e1f6 <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 800e1e0:	4b22      	ldr	r3, [pc, #136]	; (800e26c <udp_input+0x1bc>)
 800e1e2:	f240 1255 	movw	r2, #341	; 0x155
 800e1e6:	4922      	ldr	r1, [pc, #136]	; (800e270 <udp_input+0x1c0>)
 800e1e8:	4822      	ldr	r0, [pc, #136]	; (800e274 <udp_input+0x1c4>)
 800e1ea:	f003 fbd5 	bl	8011998 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800e1ee:	6878      	ldr	r0, [r7, #4]
 800e1f0:	f7ff fbbc 	bl	800d96c <pbuf_free>
      goto end;
 800e1f4:	e032      	b.n	800e25c <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 800e1f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d012      	beq.n	800e222 <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800e1fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1fe:	699b      	ldr	r3, [r3, #24]
 800e200:	2b00      	cmp	r3, #0
 800e202:	d00a      	beq.n	800e21a <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800e204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e206:	699c      	ldr	r4, [r3, #24]
 800e208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e20a:	69d8      	ldr	r0, [r3, #28]
 800e20c:	8a3b      	ldrh	r3, [r7, #16]
 800e20e:	9300      	str	r3, [sp, #0]
 800e210:	4b19      	ldr	r3, [pc, #100]	; (800e278 <udp_input+0x1c8>)
 800e212:	687a      	ldr	r2, [r7, #4]
 800e214:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e216:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800e218:	e021      	b.n	800e25e <udp_input+0x1ae>
        pbuf_free(p);
 800e21a:	6878      	ldr	r0, [r7, #4]
 800e21c:	f7ff fba6 	bl	800d96c <pbuf_free>
        goto end;
 800e220:	e01c      	b.n	800e25c <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800e222:	7cfb      	ldrb	r3, [r7, #19]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d112      	bne.n	800e24e <udp_input+0x19e>
 800e228:	4b0e      	ldr	r3, [pc, #56]	; (800e264 <udp_input+0x1b4>)
 800e22a:	695b      	ldr	r3, [r3, #20]
 800e22c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e230:	2be0      	cmp	r3, #224	; 0xe0
 800e232:	d00c      	beq.n	800e24e <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800e234:	4b0b      	ldr	r3, [pc, #44]	; (800e264 <udp_input+0x1b4>)
 800e236:	899b      	ldrh	r3, [r3, #12]
 800e238:	3308      	adds	r3, #8
 800e23a:	b29b      	uxth	r3, r3
 800e23c:	b21b      	sxth	r3, r3
 800e23e:	4619      	mov	r1, r3
 800e240:	6878      	ldr	r0, [r7, #4]
 800e242:	f7ff fb81 	bl	800d948 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800e246:	2103      	movs	r1, #3
 800e248:	6878      	ldr	r0, [r7, #4]
 800e24a:	f001 fa7f 	bl	800f74c <icmp_dest_unreach>
      pbuf_free(p);
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	f7ff fb8c 	bl	800d96c <pbuf_free>
  return;
 800e254:	e003      	b.n	800e25e <udp_input+0x1ae>
    pbuf_free(p);
 800e256:	6878      	ldr	r0, [r7, #4]
 800e258:	f7ff fb88 	bl	800d96c <pbuf_free>
  return;
 800e25c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800e25e:	372c      	adds	r7, #44	; 0x2c
 800e260:	46bd      	mov	sp, r7
 800e262:	bd90      	pop	{r4, r7, pc}
 800e264:	20003fc8 	.word	0x20003fc8
 800e268:	20006ffc 	.word	0x20006ffc
 800e26c:	0801352c 	.word	0x0801352c
 800e270:	0801355c 	.word	0x0801355c
 800e274:	08013570 	.word	0x08013570
 800e278:	20003fd8 	.word	0x20003fd8

0800e27c <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b082      	sub	sp, #8
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
 800e284:	6039      	str	r1, [r7, #0]
  if ((pcb == NULL) || IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d102      	bne.n	800e292 <udp_send+0x16>
    return ERR_VAL;
 800e28c:	f06f 0305 	mvn.w	r3, #5
 800e290:	e008      	b.n	800e2a4 <udp_send+0x28>
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	1d1a      	adds	r2, r3, #4
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	8a9b      	ldrh	r3, [r3, #20]
 800e29a:	6839      	ldr	r1, [r7, #0]
 800e29c:	6878      	ldr	r0, [r7, #4]
 800e29e:	f000 f805 	bl	800e2ac <udp_sendto>
 800e2a2:	4603      	mov	r3, r0
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	3708      	adds	r7, #8
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	bd80      	pop	{r7, pc}

0800e2ac <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b088      	sub	sp, #32
 800e2b0:	af02      	add	r7, sp, #8
 800e2b2:	60f8      	str	r0, [r7, #12]
 800e2b4:	60b9      	str	r1, [r7, #8]
 800e2b6:	607a      	str	r2, [r7, #4]
 800e2b8:	807b      	strh	r3, [r7, #2]
udp_sendto_chksum(struct udp_pcb *pcb, struct pbuf *p, const ip_addr_t *dst_ip,
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;
  const ip_addr_t *dst_ip_route = dst_ip;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	617b      	str	r3, [r7, #20]

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d002      	beq.n	800e2ca <udp_sendto+0x1e>
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d102      	bne.n	800e2d0 <udp_sendto+0x24>
    return ERR_VAL;
 800e2ca:	f06f 0305 	mvn.w	r3, #5
 800e2ce:	e013      	b.n	800e2f8 <udp_sendto+0x4c>
  /* find the outgoing network interface for this packet */
  if(IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    /* Don't call ip_route() with IP_ANY_TYPE */
    netif = ip_route(IP46_ADDR_ANY(IP_GET_TYPE(dst_ip_route)), dst_ip_route);
  } else {
    netif = ip_route(&pcb->local_ip, dst_ip_route);
 800e2d0:	6978      	ldr	r0, [r7, #20]
 800e2d2:	f001 fac3 	bl	800f85c <ip4_route>
 800e2d6:	6138      	str	r0, [r7, #16]
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 800e2d8:	693b      	ldr	r3, [r7, #16]
 800e2da:	2b00      	cmp	r3, #0
 800e2dc:	d102      	bne.n	800e2e4 <udp_sendto+0x38>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 800e2de:	f06f 0303 	mvn.w	r3, #3
 800e2e2:	e009      	b.n	800e2f8 <udp_sendto+0x4c>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 800e2e4:	887a      	ldrh	r2, [r7, #2]
 800e2e6:	693b      	ldr	r3, [r7, #16]
 800e2e8:	9300      	str	r3, [sp, #0]
 800e2ea:	4613      	mov	r3, r2
 800e2ec:	687a      	ldr	r2, [r7, #4]
 800e2ee:	68b9      	ldr	r1, [r7, #8]
 800e2f0:	68f8      	ldr	r0, [r7, #12]
 800e2f2:	f000 f805 	bl	800e300 <udp_sendto_if>
 800e2f6:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	3718      	adds	r7, #24
 800e2fc:	46bd      	mov	sp, r7
 800e2fe:	bd80      	pop	{r7, pc}

0800e300 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b088      	sub	sp, #32
 800e304:	af02      	add	r7, sp, #8
 800e306:	60f8      	str	r0, [r7, #12]
 800e308:	60b9      	str	r1, [r7, #8]
 800e30a:	607a      	str	r2, [r7, #4]
 800e30c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d002      	beq.n	800e31a <udp_sendto_if+0x1a>
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d102      	bne.n	800e320 <udp_sendto_if+0x20>
    return ERR_VAL;
 800e31a:	f06f 0305 	mvn.w	r3, #5
 800e31e:	e028      	b.n	800e372 <udp_sendto_if+0x72>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d009      	beq.n	800e33a <udp_sendto_if+0x3a>
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d005      	beq.n	800e33a <udp_sendto_if+0x3a>
      ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800e336:	2be0      	cmp	r3, #224	; 0xe0
 800e338:	d103      	bne.n	800e342 <udp_sendto_if+0x42>
    /* if the local_ip is any or multicast
     * use the outgoing network interface IP address as source address */
    src_ip = netif_ip_addr4(netif);
 800e33a:	6a3b      	ldr	r3, [r7, #32]
 800e33c:	3304      	adds	r3, #4
 800e33e:	617b      	str	r3, [r7, #20]
 800e340:	e00b      	b.n	800e35a <udp_sendto_if+0x5a>
  } else {
    /* check if UDP PCB local IP address is correct
     * this could be an old address if netif->ip_addr has changed */
    if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	681a      	ldr	r2, [r3, #0]
 800e346:	6a3b      	ldr	r3, [r7, #32]
 800e348:	3304      	adds	r3, #4
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	429a      	cmp	r2, r3
 800e34e:	d002      	beq.n	800e356 <udp_sendto_if+0x56>
      /* local_ip doesn't match, drop the packet */
      return ERR_RTE;
 800e350:	f06f 0303 	mvn.w	r3, #3
 800e354:	e00d      	b.n	800e372 <udp_sendto_if+0x72>
    }
    /* use UDP PCB local IP address as source address */
    src_ip = &pcb->local_ip;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	617b      	str	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 800e35a:	887a      	ldrh	r2, [r7, #2]
 800e35c:	697b      	ldr	r3, [r7, #20]
 800e35e:	9301      	str	r3, [sp, #4]
 800e360:	6a3b      	ldr	r3, [r7, #32]
 800e362:	9300      	str	r3, [sp, #0]
 800e364:	4613      	mov	r3, r2
 800e366:	687a      	ldr	r2, [r7, #4]
 800e368:	68b9      	ldr	r1, [r7, #8]
 800e36a:	68f8      	ldr	r0, [r7, #12]
 800e36c:	f000 f806 	bl	800e37c <udp_sendto_if_src>
 800e370:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 800e372:	4618      	mov	r0, r3
 800e374:	3718      	adds	r7, #24
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
	...

0800e37c <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 800e37c:	b580      	push	{r7, lr}
 800e37e:	b08c      	sub	sp, #48	; 0x30
 800e380:	af04      	add	r7, sp, #16
 800e382:	60f8      	str	r0, [r7, #12]
 800e384:	60b9      	str	r1, [r7, #8]
 800e386:	607a      	str	r2, [r7, #4]
 800e388:	807b      	strh	r3, [r7, #2]
  err_t err;
  struct pbuf *q; /* q will be sent down the stack */
  u8_t ip_proto;
  u8_t ttl;

  if ((pcb == NULL) || (dst_ip == NULL) || !IP_ADDR_PCB_VERSION_MATCH(pcb, src_ip) ||
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d002      	beq.n	800e396 <udp_sendto_if_src+0x1a>
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d102      	bne.n	800e39c <udp_sendto_if_src+0x20>
      !IP_ADDR_PCB_VERSION_MATCH(pcb, dst_ip)) {
    return ERR_VAL;
 800e396:	f06f 0305 	mvn.w	r3, #5
 800e39a:	e07e      	b.n	800e49a <udp_sendto_if_src+0x11e>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	8a5b      	ldrh	r3, [r3, #18]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d10f      	bne.n	800e3c4 <udp_sendto_if_src+0x48>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800e3a4:	68f9      	ldr	r1, [r7, #12]
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	8a5b      	ldrh	r3, [r3, #18]
 800e3aa:	461a      	mov	r2, r3
 800e3ac:	68f8      	ldr	r0, [r7, #12]
 800e3ae:	f000 f87f 	bl	800e4b0 <udp_bind>
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 800e3b6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d002      	beq.n	800e3c4 <udp_sendto_if_src+0x48>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 800e3be:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800e3c2:	e06a      	b.n	800e49a <udp_sendto_if_src+0x11e>
    }
  }

  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_header(p, UDP_HLEN)) {
 800e3c4:	2108      	movs	r1, #8
 800e3c6:	68b8      	ldr	r0, [r7, #8]
 800e3c8:	f7ff faac 	bl	800d924 <pbuf_header>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d014      	beq.n	800e3fc <udp_sendto_if_src+0x80>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	2108      	movs	r1, #8
 800e3d6:	2001      	movs	r0, #1
 800e3d8:	f7fe ff5a 	bl	800d290 <pbuf_alloc>
 800e3dc:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 800e3de:	69fb      	ldr	r3, [r7, #28]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d102      	bne.n	800e3ea <udp_sendto_if_src+0x6e>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 800e3e4:	f04f 33ff 	mov.w	r3, #4294967295
 800e3e8:	e057      	b.n	800e49a <udp_sendto_if_src+0x11e>
    }
    if (p->tot_len != 0) {
 800e3ea:	68bb      	ldr	r3, [r7, #8]
 800e3ec:	891b      	ldrh	r3, [r3, #8]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d006      	beq.n	800e400 <udp_sendto_if_src+0x84>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 800e3f2:	68b9      	ldr	r1, [r7, #8]
 800e3f4:	69f8      	ldr	r0, [r7, #28]
 800e3f6:	f7ff fbdb 	bl	800dbb0 <pbuf_chain>
 800e3fa:	e001      	b.n	800e400 <udp_sendto_if_src+0x84>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 800e3fc:	68bb      	ldr	r3, [r7, #8]
 800e3fe:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 800e400:	69fb      	ldr	r3, [r7, #28]
 800e402:	895b      	ldrh	r3, [r3, #10]
 800e404:	2b07      	cmp	r3, #7
 800e406:	d806      	bhi.n	800e416 <udp_sendto_if_src+0x9a>
 800e408:	4b26      	ldr	r3, [pc, #152]	; (800e4a4 <udp_sendto_if_src+0x128>)
 800e40a:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800e40e:	4926      	ldr	r1, [pc, #152]	; (800e4a8 <udp_sendto_if_src+0x12c>)
 800e410:	4826      	ldr	r0, [pc, #152]	; (800e4ac <udp_sendto_if_src+0x130>)
 800e412:	f003 fac1 	bl	8011998 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 800e416:	69fb      	ldr	r3, [r7, #28]
 800e418:	685b      	ldr	r3, [r3, #4]
 800e41a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	8a5b      	ldrh	r3, [r3, #18]
 800e420:	4618      	mov	r0, r3
 800e422:	f7fe f9cd 	bl	800c7c0 <lwip_htons>
 800e426:	4603      	mov	r3, r0
 800e428:	461a      	mov	r2, r3
 800e42a:	697b      	ldr	r3, [r7, #20]
 800e42c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 800e42e:	887b      	ldrh	r3, [r7, #2]
 800e430:	4618      	mov	r0, r3
 800e432:	f7fe f9c5 	bl	800c7c0 <lwip_htons>
 800e436:	4603      	mov	r3, r0
 800e438:	461a      	mov	r2, r3
 800e43a:	697b      	ldr	r3, [r7, #20]
 800e43c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 800e43e:	697b      	ldr	r3, [r7, #20]
 800e440:	2200      	movs	r2, #0
 800e442:	719a      	strb	r2, [r3, #6]
 800e444:	2200      	movs	r2, #0
 800e446:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 800e448:	69fb      	ldr	r3, [r7, #28]
 800e44a:	891b      	ldrh	r3, [r3, #8]
 800e44c:	4618      	mov	r0, r3
 800e44e:	f7fe f9b7 	bl	800c7c0 <lwip_htons>
 800e452:	4603      	mov	r3, r0
 800e454:	461a      	mov	r2, r3
 800e456:	697b      	ldr	r3, [r7, #20]
 800e458:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 800e45a:	2311      	movs	r3, #17
 800e45c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	7a9b      	ldrb	r3, [r3, #10]
 800e462:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HWADDRHINT(netif, &(pcb->addr_hint));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	7a5b      	ldrb	r3, [r3, #9]
 800e468:	7cb9      	ldrb	r1, [r7, #18]
 800e46a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e46c:	9202      	str	r2, [sp, #8]
 800e46e:	7cfa      	ldrb	r2, [r7, #19]
 800e470:	9201      	str	r2, [sp, #4]
 800e472:	9300      	str	r3, [sp, #0]
 800e474:	460b      	mov	r3, r1
 800e476:	687a      	ldr	r2, [r7, #4]
 800e478:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e47a:	69f8      	ldr	r0, [r7, #28]
 800e47c:	f001 fbb8 	bl	800fbf0 <ip4_output_if_src>
 800e480:	4603      	mov	r3, r0
 800e482:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 800e484:	69fa      	ldr	r2, [r7, #28]
 800e486:	68bb      	ldr	r3, [r7, #8]
 800e488:	429a      	cmp	r2, r3
 800e48a:	d004      	beq.n	800e496 <udp_sendto_if_src+0x11a>
    /* free the header pbuf */
    pbuf_free(q);
 800e48c:	69f8      	ldr	r0, [r7, #28]
 800e48e:	f7ff fa6d 	bl	800d96c <pbuf_free>
    q = NULL;
 800e492:	2300      	movs	r3, #0
 800e494:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 800e496:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 800e49a:	4618      	mov	r0, r3
 800e49c:	3720      	adds	r7, #32
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	bd80      	pop	{r7, pc}
 800e4a2:	bf00      	nop
 800e4a4:	0801352c 	.word	0x0801352c
 800e4a8:	08013598 	.word	0x08013598
 800e4ac:	08013570 	.word	0x08013570

0800e4b0 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b086      	sub	sp, #24
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	60f8      	str	r0, [r7, #12]
 800e4b8:	60b9      	str	r1, [r7, #8]
 800e4ba:	4613      	mov	r3, r2
 800e4bc:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;
  u8_t rebind;

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	d101      	bne.n	800e4c8 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 800e4c4:	4b30      	ldr	r3, [pc, #192]	; (800e588 <udp_bind+0xd8>)
 800e4c6:	60bb      	str	r3, [r7, #8]
  }
#endif /* LWIP_IPV4 */

  /* still need to check for ipaddr == NULL in IPv6 only case */
  if ((pcb == NULL) || (ipaddr == NULL)) {
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d002      	beq.n	800e4d4 <udp_bind+0x24>
 800e4ce:	68bb      	ldr	r3, [r7, #8]
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	d102      	bne.n	800e4da <udp_bind+0x2a>
    return ERR_VAL;
 800e4d4:	f06f 0305 	mvn.w	r3, #5
 800e4d8:	e052      	b.n	800e580 <udp_bind+0xd0>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 800e4da:	2300      	movs	r3, #0
 800e4dc:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e4de:	4b2b      	ldr	r3, [pc, #172]	; (800e58c <udp_bind+0xdc>)
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	617b      	str	r3, [r7, #20]
 800e4e4:	e009      	b.n	800e4fa <udp_bind+0x4a>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 800e4e6:	68fa      	ldr	r2, [r7, #12]
 800e4e8:	697b      	ldr	r3, [r7, #20]
 800e4ea:	429a      	cmp	r2, r3
 800e4ec:	d102      	bne.n	800e4f4 <udp_bind+0x44>
      rebind = 1;
 800e4ee:	2301      	movs	r3, #1
 800e4f0:	74fb      	strb	r3, [r7, #19]
      break;
 800e4f2:	e005      	b.n	800e500 <udp_bind+0x50>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	68db      	ldr	r3, [r3, #12]
 800e4f8:	617b      	str	r3, [r7, #20]
 800e4fa:	697b      	ldr	r3, [r7, #20]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d1f2      	bne.n	800e4e6 <udp_bind+0x36>
    }
  }

  /* no port specified? */
  if (port == 0) {
 800e500:	88fb      	ldrh	r3, [r7, #6]
 800e502:	2b00      	cmp	r3, #0
 800e504:	d109      	bne.n	800e51a <udp_bind+0x6a>
    port = udp_new_port();
 800e506:	f7ff fd61 	bl	800dfcc <udp_new_port>
 800e50a:	4603      	mov	r3, r0
 800e50c:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 800e50e:	88fb      	ldrh	r3, [r7, #6]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d11e      	bne.n	800e552 <udp_bind+0xa2>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 800e514:	f06f 0307 	mvn.w	r3, #7
 800e518:	e032      	b.n	800e580 <udp_bind+0xd0>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e51a:	4b1c      	ldr	r3, [pc, #112]	; (800e58c <udp_bind+0xdc>)
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	617b      	str	r3, [r7, #20]
 800e520:	e014      	b.n	800e54c <udp_bind+0x9c>
      if (pcb != ipcb) {
 800e522:	68fa      	ldr	r2, [r7, #12]
 800e524:	697b      	ldr	r3, [r7, #20]
 800e526:	429a      	cmp	r2, r3
 800e528:	d00d      	beq.n	800e546 <udp_bind+0x96>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 800e52a:	697b      	ldr	r3, [r7, #20]
 800e52c:	8a5b      	ldrh	r3, [r3, #18]
 800e52e:	88fa      	ldrh	r2, [r7, #6]
 800e530:	429a      	cmp	r2, r3
 800e532:	d108      	bne.n	800e546 <udp_bind+0x96>
              /* IP address matches? */
              ip_addr_cmp(&ipcb->local_ip, ipaddr)) {
 800e534:	697b      	ldr	r3, [r7, #20]
 800e536:	681a      	ldr	r2, [r3, #0]
 800e538:	68bb      	ldr	r3, [r7, #8]
 800e53a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 800e53c:	429a      	cmp	r2, r3
 800e53e:	d102      	bne.n	800e546 <udp_bind+0x96>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 800e540:	f06f 0307 	mvn.w	r3, #7
 800e544:	e01c      	b.n	800e580 <udp_bind+0xd0>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	68db      	ldr	r3, [r3, #12]
 800e54a:	617b      	str	r3, [r7, #20]
 800e54c:	697b      	ldr	r3, [r7, #20]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d1e7      	bne.n	800e522 <udp_bind+0x72>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 800e552:	68bb      	ldr	r3, [r7, #8]
 800e554:	2b00      	cmp	r3, #0
 800e556:	d002      	beq.n	800e55e <udp_bind+0xae>
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	681b      	ldr	r3, [r3, #0]
 800e55c:	e000      	b.n	800e560 <udp_bind+0xb0>
 800e55e:	2300      	movs	r3, #0
 800e560:	68fa      	ldr	r2, [r7, #12]
 800e562:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	88fa      	ldrh	r2, [r7, #6]
 800e568:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 800e56a:	7cfb      	ldrb	r3, [r7, #19]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d106      	bne.n	800e57e <udp_bind+0xce>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 800e570:	4b06      	ldr	r3, [pc, #24]	; (800e58c <udp_bind+0xdc>)
 800e572:	681a      	ldr	r2, [r3, #0]
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 800e578:	4a04      	ldr	r2, [pc, #16]	; (800e58c <udp_bind+0xdc>)
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, &pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 800e57e:	2300      	movs	r3, #0
}
 800e580:	4618      	mov	r0, r3
 800e582:	3718      	adds	r7, #24
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}
 800e588:	08013d54 	.word	0x08013d54
 800e58c:	20006ffc 	.word	0x20006ffc

0800e590 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b086      	sub	sp, #24
 800e594:	af00      	add	r7, sp, #0
 800e596:	60f8      	str	r0, [r7, #12]
 800e598:	60b9      	str	r1, [r7, #8]
 800e59a:	4613      	mov	r3, r2
 800e59c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  if ((pcb == NULL) || (ipaddr == NULL)) {
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d002      	beq.n	800e5aa <udp_connect+0x1a>
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d102      	bne.n	800e5b0 <udp_connect+0x20>
    return ERR_VAL;
 800e5aa:	f06f 0305 	mvn.w	r3, #5
 800e5ae:	e03e      	b.n	800e62e <udp_connect+0x9e>
  }

  if (pcb->local_port == 0) {
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	8a5b      	ldrh	r3, [r3, #18]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d10f      	bne.n	800e5d8 <udp_connect+0x48>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 800e5b8:	68f9      	ldr	r1, [r7, #12]
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	8a5b      	ldrh	r3, [r3, #18]
 800e5be:	461a      	mov	r2, r3
 800e5c0:	68f8      	ldr	r0, [r7, #12]
 800e5c2:	f7ff ff75 	bl	800e4b0 <udp_bind>
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800e5ca:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d002      	beq.n	800e5d8 <udp_connect+0x48>
      return err;
 800e5d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e5d6:	e02a      	b.n	800e62e <udp_connect+0x9e>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 800e5d8:	68bb      	ldr	r3, [r7, #8]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d002      	beq.n	800e5e4 <udp_connect+0x54>
 800e5de:	68bb      	ldr	r3, [r7, #8]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	e000      	b.n	800e5e6 <udp_connect+0x56>
 800e5e4:	2300      	movs	r3, #0
 800e5e6:	68fa      	ldr	r2, [r7, #12]
 800e5e8:	6053      	str	r3, [r2, #4]
  pcb->remote_port = port;
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	88fa      	ldrh	r2, [r7, #6]
 800e5ee:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	7c1b      	ldrb	r3, [r3, #16]
 800e5f4:	f043 0304 	orr.w	r3, r3, #4
 800e5f8:	b2da      	uxtb	r2, r3
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                      &pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e5fe:	4b0e      	ldr	r3, [pc, #56]	; (800e638 <udp_connect+0xa8>)
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	617b      	str	r3, [r7, #20]
 800e604:	e008      	b.n	800e618 <udp_connect+0x88>
    if (pcb == ipcb) {
 800e606:	68fa      	ldr	r2, [r7, #12]
 800e608:	697b      	ldr	r3, [r7, #20]
 800e60a:	429a      	cmp	r2, r3
 800e60c:	d101      	bne.n	800e612 <udp_connect+0x82>
      /* already on the list, just return */
      return ERR_OK;
 800e60e:	2300      	movs	r3, #0
 800e610:	e00d      	b.n	800e62e <udp_connect+0x9e>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 800e612:	697b      	ldr	r3, [r7, #20]
 800e614:	68db      	ldr	r3, [r3, #12]
 800e616:	617b      	str	r3, [r7, #20]
 800e618:	697b      	ldr	r3, [r7, #20]
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d1f3      	bne.n	800e606 <udp_connect+0x76>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 800e61e:	4b06      	ldr	r3, [pc, #24]	; (800e638 <udp_connect+0xa8>)
 800e620:	681a      	ldr	r2, [r3, #0]
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 800e626:	4a04      	ldr	r2, [pc, #16]	; (800e638 <udp_connect+0xa8>)
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 800e62c:	2300      	movs	r3, #0
}
 800e62e:	4618      	mov	r0, r3
 800e630:	3718      	adds	r7, #24
 800e632:	46bd      	mov	sp, r7
 800e634:	bd80      	pop	{r7, pc}
 800e636:	bf00      	nop
 800e638:	20006ffc 	.word	0x20006ffc

0800e63c <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 800e63c:	b480      	push	{r7}
 800e63e:	b083      	sub	sp, #12
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2200      	movs	r2, #0
 800e648:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	2200      	movs	r2, #0
 800e64e:	829a      	strh	r2, [r3, #20]
  /* mark PCB as unconnected */
  pcb->flags &= ~UDP_FLAGS_CONNECTED;
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	7c1b      	ldrb	r3, [r3, #16]
 800e654:	f023 0304 	bic.w	r3, r3, #4
 800e658:	b2da      	uxtb	r2, r3
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	741a      	strb	r2, [r3, #16]
}
 800e65e:	bf00      	nop
 800e660:	370c      	adds	r7, #12
 800e662:	46bd      	mov	sp, r7
 800e664:	bc80      	pop	{r7}
 800e666:	4770      	bx	lr

0800e668 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 800e668:	b480      	push	{r7}
 800e66a:	b085      	sub	sp, #20
 800e66c:	af00      	add	r7, sp, #0
 800e66e:	60f8      	str	r0, [r7, #12]
 800e670:	60b9      	str	r1, [r7, #8]
 800e672:	607a      	str	r2, [r7, #4]
  /* remember recv() callback and user data */
  pcb->recv = recv;
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	68ba      	ldr	r2, [r7, #8]
 800e678:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	687a      	ldr	r2, [r7, #4]
 800e67e:	61da      	str	r2, [r3, #28]
}
 800e680:	bf00      	nop
 800e682:	3714      	adds	r7, #20
 800e684:	46bd      	mov	sp, r7
 800e686:	bc80      	pop	{r7}
 800e688:	4770      	bx	lr

0800e68a <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 800e68a:	b580      	push	{r7, lr}
 800e68c:	b082      	sub	sp, #8
 800e68e:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;
  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 800e690:	2000      	movs	r0, #0
 800e692:	f7fe fc23 	bl	800cedc <memp_malloc>
 800e696:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d007      	beq.n	800e6ae <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 800e69e:	2220      	movs	r2, #32
 800e6a0:	2100      	movs	r1, #0
 800e6a2:	6878      	ldr	r0, [r7, #4]
 800e6a4:	f003 f8ca 	bl	801183c <memset>
    pcb->ttl = UDP_TTL;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	22ff      	movs	r2, #255	; 0xff
 800e6ac:	729a      	strb	r2, [r3, #10]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 800e6ae:	687b      	ldr	r3, [r7, #4]
}
 800e6b0:	4618      	mov	r0, r3
 800e6b2:	3708      	adds	r7, #8
 800e6b4:	46bd      	mov	sp, r7
 800e6b6:	bd80      	pop	{r7, pc}

0800e6b8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 800e6b8:	b480      	push	{r7}
 800e6ba:	b085      	sub	sp, #20
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
 800e6c0:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d01e      	beq.n	800e706 <udp_netif_ip_addr_changed+0x4e>
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d01a      	beq.n	800e706 <udp_netif_ip_addr_changed+0x4e>
 800e6d0:	683b      	ldr	r3, [r7, #0]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d017      	beq.n	800e706 <udp_netif_ip_addr_changed+0x4e>
 800e6d6:	683b      	ldr	r3, [r7, #0]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d013      	beq.n	800e706 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e6de:	4b0c      	ldr	r3, [pc, #48]	; (800e710 <udp_netif_ip_addr_changed+0x58>)
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	60fb      	str	r3, [r7, #12]
 800e6e4:	e00c      	b.n	800e700 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	681a      	ldr	r2, [r3, #0]
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	429a      	cmp	r2, r3
 800e6f0:	d103      	bne.n	800e6fa <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	681a      	ldr	r2, [r3, #0]
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	68db      	ldr	r3, [r3, #12]
 800e6fe:	60fb      	str	r3, [r7, #12]
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d1ef      	bne.n	800e6e6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800e706:	bf00      	nop
 800e708:	3714      	adds	r7, #20
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bc80      	pop	{r7}
 800e70e:	4770      	bx	lr
 800e710:	20006ffc 	.word	0x20006ffc

0800e714 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b082      	sub	sp, #8
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800e71c:	4915      	ldr	r1, [pc, #84]	; (800e774 <etharp_free_entry+0x60>)
 800e71e:	687a      	ldr	r2, [r7, #4]
 800e720:	4613      	mov	r3, r2
 800e722:	005b      	lsls	r3, r3, #1
 800e724:	4413      	add	r3, r2
 800e726:	00db      	lsls	r3, r3, #3
 800e728:	440b      	add	r3, r1
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d013      	beq.n	800e758 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800e730:	4910      	ldr	r1, [pc, #64]	; (800e774 <etharp_free_entry+0x60>)
 800e732:	687a      	ldr	r2, [r7, #4]
 800e734:	4613      	mov	r3, r2
 800e736:	005b      	lsls	r3, r3, #1
 800e738:	4413      	add	r3, r2
 800e73a:	00db      	lsls	r3, r3, #3
 800e73c:	440b      	add	r3, r1
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	4618      	mov	r0, r3
 800e742:	f7ff f913 	bl	800d96c <pbuf_free>
    arp_table[i].q = NULL;
 800e746:	490b      	ldr	r1, [pc, #44]	; (800e774 <etharp_free_entry+0x60>)
 800e748:	687a      	ldr	r2, [r7, #4]
 800e74a:	4613      	mov	r3, r2
 800e74c:	005b      	lsls	r3, r3, #1
 800e74e:	4413      	add	r3, r2
 800e750:	00db      	lsls	r3, r3, #3
 800e752:	440b      	add	r3, r1
 800e754:	2200      	movs	r2, #0
 800e756:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800e758:	4906      	ldr	r1, [pc, #24]	; (800e774 <etharp_free_entry+0x60>)
 800e75a:	687a      	ldr	r2, [r7, #4]
 800e75c:	4613      	mov	r3, r2
 800e75e:	005b      	lsls	r3, r3, #1
 800e760:	4413      	add	r3, r2
 800e762:	00db      	lsls	r3, r3, #3
 800e764:	440b      	add	r3, r1
 800e766:	3314      	adds	r3, #20
 800e768:	2200      	movs	r2, #0
 800e76a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800e76c:	bf00      	nop
 800e76e:	3708      	adds	r7, #8
 800e770:	46bd      	mov	sp, r7
 800e772:	bd80      	pop	{r7, pc}
 800e774:	20000444 	.word	0x20000444

0800e778 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	b082      	sub	sp, #8
 800e77c:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e77e:	2300      	movs	r3, #0
 800e780:	71fb      	strb	r3, [r7, #7]
 800e782:	e096      	b.n	800e8b2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800e784:	79fa      	ldrb	r2, [r7, #7]
 800e786:	494f      	ldr	r1, [pc, #316]	; (800e8c4 <etharp_tmr+0x14c>)
 800e788:	4613      	mov	r3, r2
 800e78a:	005b      	lsls	r3, r3, #1
 800e78c:	4413      	add	r3, r2
 800e78e:	00db      	lsls	r3, r3, #3
 800e790:	440b      	add	r3, r1
 800e792:	3314      	adds	r3, #20
 800e794:	781b      	ldrb	r3, [r3, #0]
 800e796:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 800e798:	79bb      	ldrb	r3, [r7, #6]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	f000 8086 	beq.w	800e8ac <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 800e7a0:	79fa      	ldrb	r2, [r7, #7]
 800e7a2:	4948      	ldr	r1, [pc, #288]	; (800e8c4 <etharp_tmr+0x14c>)
 800e7a4:	4613      	mov	r3, r2
 800e7a6:	005b      	lsls	r3, r3, #1
 800e7a8:	4413      	add	r3, r2
 800e7aa:	00db      	lsls	r3, r3, #3
 800e7ac:	440b      	add	r3, r1
 800e7ae:	3312      	adds	r3, #18
 800e7b0:	881b      	ldrh	r3, [r3, #0]
 800e7b2:	3301      	adds	r3, #1
 800e7b4:	b298      	uxth	r0, r3
 800e7b6:	4943      	ldr	r1, [pc, #268]	; (800e8c4 <etharp_tmr+0x14c>)
 800e7b8:	4613      	mov	r3, r2
 800e7ba:	005b      	lsls	r3, r3, #1
 800e7bc:	4413      	add	r3, r2
 800e7be:	00db      	lsls	r3, r3, #3
 800e7c0:	440b      	add	r3, r1
 800e7c2:	3312      	adds	r3, #18
 800e7c4:	4602      	mov	r2, r0
 800e7c6:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800e7c8:	79fa      	ldrb	r2, [r7, #7]
 800e7ca:	493e      	ldr	r1, [pc, #248]	; (800e8c4 <etharp_tmr+0x14c>)
 800e7cc:	4613      	mov	r3, r2
 800e7ce:	005b      	lsls	r3, r3, #1
 800e7d0:	4413      	add	r3, r2
 800e7d2:	00db      	lsls	r3, r3, #3
 800e7d4:	440b      	add	r3, r1
 800e7d6:	3312      	adds	r3, #18
 800e7d8:	881b      	ldrh	r3, [r3, #0]
 800e7da:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800e7de:	d215      	bcs.n	800e80c <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800e7e0:	79fa      	ldrb	r2, [r7, #7]
 800e7e2:	4938      	ldr	r1, [pc, #224]	; (800e8c4 <etharp_tmr+0x14c>)
 800e7e4:	4613      	mov	r3, r2
 800e7e6:	005b      	lsls	r3, r3, #1
 800e7e8:	4413      	add	r3, r2
 800e7ea:	00db      	lsls	r3, r3, #3
 800e7ec:	440b      	add	r3, r1
 800e7ee:	3314      	adds	r3, #20
 800e7f0:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800e7f2:	2b01      	cmp	r3, #1
 800e7f4:	d10f      	bne.n	800e816 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800e7f6:	79fa      	ldrb	r2, [r7, #7]
 800e7f8:	4932      	ldr	r1, [pc, #200]	; (800e8c4 <etharp_tmr+0x14c>)
 800e7fa:	4613      	mov	r3, r2
 800e7fc:	005b      	lsls	r3, r3, #1
 800e7fe:	4413      	add	r3, r2
 800e800:	00db      	lsls	r3, r3, #3
 800e802:	440b      	add	r3, r1
 800e804:	3312      	adds	r3, #18
 800e806:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800e808:	2b04      	cmp	r3, #4
 800e80a:	d904      	bls.n	800e816 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800e80c:	79fb      	ldrb	r3, [r7, #7]
 800e80e:	4618      	mov	r0, r3
 800e810:	f7ff ff80 	bl	800e714 <etharp_free_entry>
 800e814:	e04a      	b.n	800e8ac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800e816:	79fa      	ldrb	r2, [r7, #7]
 800e818:	492a      	ldr	r1, [pc, #168]	; (800e8c4 <etharp_tmr+0x14c>)
 800e81a:	4613      	mov	r3, r2
 800e81c:	005b      	lsls	r3, r3, #1
 800e81e:	4413      	add	r3, r2
 800e820:	00db      	lsls	r3, r3, #3
 800e822:	440b      	add	r3, r1
 800e824:	3314      	adds	r3, #20
 800e826:	781b      	ldrb	r3, [r3, #0]
 800e828:	2b03      	cmp	r3, #3
 800e82a:	d10a      	bne.n	800e842 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800e82c:	79fa      	ldrb	r2, [r7, #7]
 800e82e:	4925      	ldr	r1, [pc, #148]	; (800e8c4 <etharp_tmr+0x14c>)
 800e830:	4613      	mov	r3, r2
 800e832:	005b      	lsls	r3, r3, #1
 800e834:	4413      	add	r3, r2
 800e836:	00db      	lsls	r3, r3, #3
 800e838:	440b      	add	r3, r1
 800e83a:	3314      	adds	r3, #20
 800e83c:	2204      	movs	r2, #4
 800e83e:	701a      	strb	r2, [r3, #0]
 800e840:	e034      	b.n	800e8ac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800e842:	79fa      	ldrb	r2, [r7, #7]
 800e844:	491f      	ldr	r1, [pc, #124]	; (800e8c4 <etharp_tmr+0x14c>)
 800e846:	4613      	mov	r3, r2
 800e848:	005b      	lsls	r3, r3, #1
 800e84a:	4413      	add	r3, r2
 800e84c:	00db      	lsls	r3, r3, #3
 800e84e:	440b      	add	r3, r1
 800e850:	3314      	adds	r3, #20
 800e852:	781b      	ldrb	r3, [r3, #0]
 800e854:	2b04      	cmp	r3, #4
 800e856:	d10a      	bne.n	800e86e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800e858:	79fa      	ldrb	r2, [r7, #7]
 800e85a:	491a      	ldr	r1, [pc, #104]	; (800e8c4 <etharp_tmr+0x14c>)
 800e85c:	4613      	mov	r3, r2
 800e85e:	005b      	lsls	r3, r3, #1
 800e860:	4413      	add	r3, r2
 800e862:	00db      	lsls	r3, r3, #3
 800e864:	440b      	add	r3, r1
 800e866:	3314      	adds	r3, #20
 800e868:	2202      	movs	r2, #2
 800e86a:	701a      	strb	r2, [r3, #0]
 800e86c:	e01e      	b.n	800e8ac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800e86e:	79fa      	ldrb	r2, [r7, #7]
 800e870:	4914      	ldr	r1, [pc, #80]	; (800e8c4 <etharp_tmr+0x14c>)
 800e872:	4613      	mov	r3, r2
 800e874:	005b      	lsls	r3, r3, #1
 800e876:	4413      	add	r3, r2
 800e878:	00db      	lsls	r3, r3, #3
 800e87a:	440b      	add	r3, r1
 800e87c:	3314      	adds	r3, #20
 800e87e:	781b      	ldrb	r3, [r3, #0]
 800e880:	2b01      	cmp	r3, #1
 800e882:	d113      	bne.n	800e8ac <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800e884:	79fa      	ldrb	r2, [r7, #7]
 800e886:	490f      	ldr	r1, [pc, #60]	; (800e8c4 <etharp_tmr+0x14c>)
 800e888:	4613      	mov	r3, r2
 800e88a:	005b      	lsls	r3, r3, #1
 800e88c:	4413      	add	r3, r2
 800e88e:	00db      	lsls	r3, r3, #3
 800e890:	440b      	add	r3, r1
 800e892:	3308      	adds	r3, #8
 800e894:	6818      	ldr	r0, [r3, #0]
 800e896:	79fa      	ldrb	r2, [r7, #7]
 800e898:	4613      	mov	r3, r2
 800e89a:	005b      	lsls	r3, r3, #1
 800e89c:	4413      	add	r3, r2
 800e89e:	00db      	lsls	r3, r3, #3
 800e8a0:	4a08      	ldr	r2, [pc, #32]	; (800e8c4 <etharp_tmr+0x14c>)
 800e8a2:	4413      	add	r3, r2
 800e8a4:	3304      	adds	r3, #4
 800e8a6:	4619      	mov	r1, r3
 800e8a8:	f000 fe38 	bl	800f51c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e8ac:	79fb      	ldrb	r3, [r7, #7]
 800e8ae:	3301      	adds	r3, #1
 800e8b0:	71fb      	strb	r3, [r7, #7]
 800e8b2:	79fb      	ldrb	r3, [r7, #7]
 800e8b4:	2b09      	cmp	r3, #9
 800e8b6:	f67f af65 	bls.w	800e784 <etharp_tmr+0xc>
      }
    }
  }
}
 800e8ba:	bf00      	nop
 800e8bc:	3708      	adds	r7, #8
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	bd80      	pop	{r7, pc}
 800e8c2:	bf00      	nop
 800e8c4:	20000444 	.word	0x20000444

0800e8c8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b088      	sub	sp, #32
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	60f8      	str	r0, [r7, #12]
 800e8d0:	460b      	mov	r3, r1
 800e8d2:	607a      	str	r2, [r7, #4]
 800e8d4:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800e8d6:	230a      	movs	r3, #10
 800e8d8:	77fb      	strb	r3, [r7, #31]
 800e8da:	230a      	movs	r3, #10
 800e8dc:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 800e8de:	230a      	movs	r3, #10
 800e8e0:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 800e8e6:	230a      	movs	r3, #10
 800e8e8:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	833b      	strh	r3, [r7, #24]
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	82fb      	strh	r3, [r7, #22]
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800e8f6:	2300      	movs	r3, #0
 800e8f8:	773b      	strb	r3, [r7, #28]
 800e8fa:	e093      	b.n	800ea24 <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 800e8fc:	7f3a      	ldrb	r2, [r7, #28]
 800e8fe:	4990      	ldr	r1, [pc, #576]	; (800eb40 <etharp_find_entry+0x278>)
 800e900:	4613      	mov	r3, r2
 800e902:	005b      	lsls	r3, r3, #1
 800e904:	4413      	add	r3, r2
 800e906:	00db      	lsls	r3, r3, #3
 800e908:	440b      	add	r3, r1
 800e90a:	3314      	adds	r3, #20
 800e90c:	781b      	ldrb	r3, [r3, #0]
 800e90e:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800e910:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e914:	2b0a      	cmp	r3, #10
 800e916:	d105      	bne.n	800e924 <etharp_find_entry+0x5c>
 800e918:	7cfb      	ldrb	r3, [r7, #19]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d102      	bne.n	800e924 <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 800e91e:	7f3b      	ldrb	r3, [r7, #28]
 800e920:	777b      	strb	r3, [r7, #29]
 800e922:	e07c      	b.n	800ea1e <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 800e924:	7cfb      	ldrb	r3, [r7, #19]
 800e926:	2b00      	cmp	r3, #0
 800e928:	d079      	beq.n	800ea1e <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800e92a:	7cfb      	ldrb	r3, [r7, #19]
 800e92c:	2b01      	cmp	r3, #1
 800e92e:	d009      	beq.n	800e944 <etharp_find_entry+0x7c>
 800e930:	7cfb      	ldrb	r3, [r7, #19]
 800e932:	2b01      	cmp	r3, #1
 800e934:	d806      	bhi.n	800e944 <etharp_find_entry+0x7c>
 800e936:	4b83      	ldr	r3, [pc, #524]	; (800eb44 <etharp_find_entry+0x27c>)
 800e938:	f44f 7293 	mov.w	r2, #294	; 0x126
 800e93c:	4982      	ldr	r1, [pc, #520]	; (800eb48 <etharp_find_entry+0x280>)
 800e93e:	4883      	ldr	r0, [pc, #524]	; (800eb4c <etharp_find_entry+0x284>)
 800e940:	f003 f82a 	bl	8011998 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	2b00      	cmp	r3, #0
 800e948:	d00f      	beq.n	800e96a <etharp_find_entry+0xa2>
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	6819      	ldr	r1, [r3, #0]
 800e94e:	7f3a      	ldrb	r2, [r7, #28]
 800e950:	487b      	ldr	r0, [pc, #492]	; (800eb40 <etharp_find_entry+0x278>)
 800e952:	4613      	mov	r3, r2
 800e954:	005b      	lsls	r3, r3, #1
 800e956:	4413      	add	r3, r2
 800e958:	00db      	lsls	r3, r3, #3
 800e95a:	4403      	add	r3, r0
 800e95c:	3304      	adds	r3, #4
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	4299      	cmp	r1, r3
 800e962:	d102      	bne.n	800e96a <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 800e964:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e968:	e0e5      	b.n	800eb36 <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800e96a:	7cfb      	ldrb	r3, [r7, #19]
 800e96c:	2b01      	cmp	r3, #1
 800e96e:	d13b      	bne.n	800e9e8 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800e970:	7f3a      	ldrb	r2, [r7, #28]
 800e972:	4973      	ldr	r1, [pc, #460]	; (800eb40 <etharp_find_entry+0x278>)
 800e974:	4613      	mov	r3, r2
 800e976:	005b      	lsls	r3, r3, #1
 800e978:	4413      	add	r3, r2
 800e97a:	00db      	lsls	r3, r3, #3
 800e97c:	440b      	add	r3, r1
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d018      	beq.n	800e9b6 <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 800e984:	7f3a      	ldrb	r2, [r7, #28]
 800e986:	496e      	ldr	r1, [pc, #440]	; (800eb40 <etharp_find_entry+0x278>)
 800e988:	4613      	mov	r3, r2
 800e98a:	005b      	lsls	r3, r3, #1
 800e98c:	4413      	add	r3, r2
 800e98e:	00db      	lsls	r3, r3, #3
 800e990:	440b      	add	r3, r1
 800e992:	3312      	adds	r3, #18
 800e994:	881b      	ldrh	r3, [r3, #0]
 800e996:	8b3a      	ldrh	r2, [r7, #24]
 800e998:	429a      	cmp	r2, r3
 800e99a:	d840      	bhi.n	800ea1e <etharp_find_entry+0x156>
            old_queue = i;
 800e99c:	7f3b      	ldrb	r3, [r7, #28]
 800e99e:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 800e9a0:	7f3a      	ldrb	r2, [r7, #28]
 800e9a2:	4967      	ldr	r1, [pc, #412]	; (800eb40 <etharp_find_entry+0x278>)
 800e9a4:	4613      	mov	r3, r2
 800e9a6:	005b      	lsls	r3, r3, #1
 800e9a8:	4413      	add	r3, r2
 800e9aa:	00db      	lsls	r3, r3, #3
 800e9ac:	440b      	add	r3, r1
 800e9ae:	3312      	adds	r3, #18
 800e9b0:	881b      	ldrh	r3, [r3, #0]
 800e9b2:	833b      	strh	r3, [r7, #24]
 800e9b4:	e033      	b.n	800ea1e <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800e9b6:	7f3a      	ldrb	r2, [r7, #28]
 800e9b8:	4961      	ldr	r1, [pc, #388]	; (800eb40 <etharp_find_entry+0x278>)
 800e9ba:	4613      	mov	r3, r2
 800e9bc:	005b      	lsls	r3, r3, #1
 800e9be:	4413      	add	r3, r2
 800e9c0:	00db      	lsls	r3, r3, #3
 800e9c2:	440b      	add	r3, r1
 800e9c4:	3312      	adds	r3, #18
 800e9c6:	881b      	ldrh	r3, [r3, #0]
 800e9c8:	8afa      	ldrh	r2, [r7, #22]
 800e9ca:	429a      	cmp	r2, r3
 800e9cc:	d827      	bhi.n	800ea1e <etharp_find_entry+0x156>
            old_pending = i;
 800e9ce:	7f3b      	ldrb	r3, [r7, #28]
 800e9d0:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 800e9d2:	7f3a      	ldrb	r2, [r7, #28]
 800e9d4:	495a      	ldr	r1, [pc, #360]	; (800eb40 <etharp_find_entry+0x278>)
 800e9d6:	4613      	mov	r3, r2
 800e9d8:	005b      	lsls	r3, r3, #1
 800e9da:	4413      	add	r3, r2
 800e9dc:	00db      	lsls	r3, r3, #3
 800e9de:	440b      	add	r3, r1
 800e9e0:	3312      	adds	r3, #18
 800e9e2:	881b      	ldrh	r3, [r3, #0]
 800e9e4:	82fb      	strh	r3, [r7, #22]
 800e9e6:	e01a      	b.n	800ea1e <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800e9e8:	7cfb      	ldrb	r3, [r7, #19]
 800e9ea:	2b01      	cmp	r3, #1
 800e9ec:	d917      	bls.n	800ea1e <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800e9ee:	7f3a      	ldrb	r2, [r7, #28]
 800e9f0:	4953      	ldr	r1, [pc, #332]	; (800eb40 <etharp_find_entry+0x278>)
 800e9f2:	4613      	mov	r3, r2
 800e9f4:	005b      	lsls	r3, r3, #1
 800e9f6:	4413      	add	r3, r2
 800e9f8:	00db      	lsls	r3, r3, #3
 800e9fa:	440b      	add	r3, r1
 800e9fc:	3312      	adds	r3, #18
 800e9fe:	881b      	ldrh	r3, [r3, #0]
 800ea00:	8aba      	ldrh	r2, [r7, #20]
 800ea02:	429a      	cmp	r2, r3
 800ea04:	d80b      	bhi.n	800ea1e <etharp_find_entry+0x156>
            old_stable = i;
 800ea06:	7f3b      	ldrb	r3, [r7, #28]
 800ea08:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 800ea0a:	7f3a      	ldrb	r2, [r7, #28]
 800ea0c:	494c      	ldr	r1, [pc, #304]	; (800eb40 <etharp_find_entry+0x278>)
 800ea0e:	4613      	mov	r3, r2
 800ea10:	005b      	lsls	r3, r3, #1
 800ea12:	4413      	add	r3, r2
 800ea14:	00db      	lsls	r3, r3, #3
 800ea16:	440b      	add	r3, r1
 800ea18:	3312      	adds	r3, #18
 800ea1a:	881b      	ldrh	r3, [r3, #0]
 800ea1c:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ea1e:	7f3b      	ldrb	r3, [r7, #28]
 800ea20:	3301      	adds	r3, #1
 800ea22:	773b      	strb	r3, [r7, #28]
 800ea24:	7f3b      	ldrb	r3, [r7, #28]
 800ea26:	2b09      	cmp	r3, #9
 800ea28:	f67f af68 	bls.w	800e8fc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800ea2c:	7afb      	ldrb	r3, [r7, #11]
 800ea2e:	f003 0302 	and.w	r3, r3, #2
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d108      	bne.n	800ea48 <etharp_find_entry+0x180>
 800ea36:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800ea3a:	2b0a      	cmp	r3, #10
 800ea3c:	d107      	bne.n	800ea4e <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800ea3e:	7afb      	ldrb	r3, [r7, #11]
 800ea40:	f003 0301 	and.w	r3, r3, #1
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d102      	bne.n	800ea4e <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 800ea48:	f04f 33ff 	mov.w	r3, #4294967295
 800ea4c:	e073      	b.n	800eb36 <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800ea4e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800ea52:	2b09      	cmp	r3, #9
 800ea54:	dc02      	bgt.n	800ea5c <etharp_find_entry+0x194>
    i = empty;
 800ea56:	7f7b      	ldrb	r3, [r7, #29]
 800ea58:	773b      	strb	r3, [r7, #28]
 800ea5a:	e036      	b.n	800eaca <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800ea5c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800ea60:	2b09      	cmp	r3, #9
 800ea62:	dc13      	bgt.n	800ea8c <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 800ea64:	7fbb      	ldrb	r3, [r7, #30]
 800ea66:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800ea68:	7f3a      	ldrb	r2, [r7, #28]
 800ea6a:	4935      	ldr	r1, [pc, #212]	; (800eb40 <etharp_find_entry+0x278>)
 800ea6c:	4613      	mov	r3, r2
 800ea6e:	005b      	lsls	r3, r3, #1
 800ea70:	4413      	add	r3, r2
 800ea72:	00db      	lsls	r3, r3, #3
 800ea74:	440b      	add	r3, r1
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d018      	beq.n	800eaae <etharp_find_entry+0x1e6>
 800ea7c:	4b31      	ldr	r3, [pc, #196]	; (800eb44 <etharp_find_entry+0x27c>)
 800ea7e:	f240 126f 	movw	r2, #367	; 0x16f
 800ea82:	4933      	ldr	r1, [pc, #204]	; (800eb50 <etharp_find_entry+0x288>)
 800ea84:	4831      	ldr	r0, [pc, #196]	; (800eb4c <etharp_find_entry+0x284>)
 800ea86:	f002 ff87 	bl	8011998 <iprintf>
 800ea8a:	e010      	b.n	800eaae <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800ea8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ea90:	2b09      	cmp	r3, #9
 800ea92:	dc02      	bgt.n	800ea9a <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 800ea94:	7ffb      	ldrb	r3, [r7, #31]
 800ea96:	773b      	strb	r3, [r7, #28]
 800ea98:	e009      	b.n	800eaae <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800ea9a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ea9e:	2b09      	cmp	r3, #9
 800eaa0:	dc02      	bgt.n	800eaa8 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800eaa2:	7efb      	ldrb	r3, [r7, #27]
 800eaa4:	773b      	strb	r3, [r7, #28]
 800eaa6:	e002      	b.n	800eaae <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 800eaa8:	f04f 33ff 	mov.w	r3, #4294967295
 800eaac:	e043      	b.n	800eb36 <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800eaae:	7f3b      	ldrb	r3, [r7, #28]
 800eab0:	2b09      	cmp	r3, #9
 800eab2:	d906      	bls.n	800eac2 <etharp_find_entry+0x1fa>
 800eab4:	4b23      	ldr	r3, [pc, #140]	; (800eb44 <etharp_find_entry+0x27c>)
 800eab6:	f240 1281 	movw	r2, #385	; 0x181
 800eaba:	4926      	ldr	r1, [pc, #152]	; (800eb54 <etharp_find_entry+0x28c>)
 800eabc:	4823      	ldr	r0, [pc, #140]	; (800eb4c <etharp_find_entry+0x284>)
 800eabe:	f002 ff6b 	bl	8011998 <iprintf>
    etharp_free_entry(i);
 800eac2:	7f3b      	ldrb	r3, [r7, #28]
 800eac4:	4618      	mov	r0, r3
 800eac6:	f7ff fe25 	bl	800e714 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800eaca:	7f3b      	ldrb	r3, [r7, #28]
 800eacc:	2b09      	cmp	r3, #9
 800eace:	d906      	bls.n	800eade <etharp_find_entry+0x216>
 800ead0:	4b1c      	ldr	r3, [pc, #112]	; (800eb44 <etharp_find_entry+0x27c>)
 800ead2:	f240 1285 	movw	r2, #389	; 0x185
 800ead6:	491f      	ldr	r1, [pc, #124]	; (800eb54 <etharp_find_entry+0x28c>)
 800ead8:	481c      	ldr	r0, [pc, #112]	; (800eb4c <etharp_find_entry+0x284>)
 800eada:	f002 ff5d 	bl	8011998 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800eade:	7f3a      	ldrb	r2, [r7, #28]
 800eae0:	4917      	ldr	r1, [pc, #92]	; (800eb40 <etharp_find_entry+0x278>)
 800eae2:	4613      	mov	r3, r2
 800eae4:	005b      	lsls	r3, r3, #1
 800eae6:	4413      	add	r3, r2
 800eae8:	00db      	lsls	r3, r3, #3
 800eaea:	440b      	add	r3, r1
 800eaec:	3314      	adds	r3, #20
 800eaee:	781b      	ldrb	r3, [r3, #0]
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d006      	beq.n	800eb02 <etharp_find_entry+0x23a>
 800eaf4:	4b13      	ldr	r3, [pc, #76]	; (800eb44 <etharp_find_entry+0x27c>)
 800eaf6:	f240 1287 	movw	r2, #391	; 0x187
 800eafa:	4917      	ldr	r1, [pc, #92]	; (800eb58 <etharp_find_entry+0x290>)
 800eafc:	4813      	ldr	r0, [pc, #76]	; (800eb4c <etharp_find_entry+0x284>)
 800eafe:	f002 ff4b 	bl	8011998 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d00a      	beq.n	800eb1e <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800eb08:	7f3a      	ldrb	r2, [r7, #28]
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	6819      	ldr	r1, [r3, #0]
 800eb0e:	480c      	ldr	r0, [pc, #48]	; (800eb40 <etharp_find_entry+0x278>)
 800eb10:	4613      	mov	r3, r2
 800eb12:	005b      	lsls	r3, r3, #1
 800eb14:	4413      	add	r3, r2
 800eb16:	00db      	lsls	r3, r3, #3
 800eb18:	4403      	add	r3, r0
 800eb1a:	3304      	adds	r3, #4
 800eb1c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800eb1e:	7f3a      	ldrb	r2, [r7, #28]
 800eb20:	4907      	ldr	r1, [pc, #28]	; (800eb40 <etharp_find_entry+0x278>)
 800eb22:	4613      	mov	r3, r2
 800eb24:	005b      	lsls	r3, r3, #1
 800eb26:	4413      	add	r3, r2
 800eb28:	00db      	lsls	r3, r3, #3
 800eb2a:	440b      	add	r3, r1
 800eb2c:	3312      	adds	r3, #18
 800eb2e:	2200      	movs	r2, #0
 800eb30:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 800eb32:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 800eb36:	4618      	mov	r0, r3
 800eb38:	3720      	adds	r7, #32
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	bd80      	pop	{r7, pc}
 800eb3e:	bf00      	nop
 800eb40:	20000444 	.word	0x20000444
 800eb44:	080135c8 	.word	0x080135c8
 800eb48:	08013600 	.word	0x08013600
 800eb4c:	08013640 	.word	0x08013640
 800eb50:	08013668 	.word	0x08013668
 800eb54:	08013680 	.word	0x08013680
 800eb58:	08013694 	.word	0x08013694

0800eb5c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800eb5c:	b580      	push	{r7, lr}
 800eb5e:	b088      	sub	sp, #32
 800eb60:	af02      	add	r7, sp, #8
 800eb62:	60f8      	str	r0, [r7, #12]
 800eb64:	60b9      	str	r1, [r7, #8]
 800eb66:	607a      	str	r2, [r7, #4]
 800eb68:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eb70:	2b06      	cmp	r3, #6
 800eb72:	d006      	beq.n	800eb82 <etharp_update_arp_entry+0x26>
 800eb74:	4b48      	ldr	r3, [pc, #288]	; (800ec98 <etharp_update_arp_entry+0x13c>)
 800eb76:	f240 12ab 	movw	r2, #427	; 0x1ab
 800eb7a:	4948      	ldr	r1, [pc, #288]	; (800ec9c <etharp_update_arp_entry+0x140>)
 800eb7c:	4848      	ldr	r0, [pc, #288]	; (800eca0 <etharp_update_arp_entry+0x144>)
 800eb7e:	f002 ff0b 	bl	8011998 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800eb82:	68bb      	ldr	r3, [r7, #8]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d012      	beq.n	800ebae <etharp_update_arp_entry+0x52>
 800eb88:	68bb      	ldr	r3, [r7, #8]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	2b00      	cmp	r3, #0
 800eb8e:	d00e      	beq.n	800ebae <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800eb90:	68bb      	ldr	r3, [r7, #8]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	68f9      	ldr	r1, [r7, #12]
 800eb96:	4618      	mov	r0, r3
 800eb98:	f001 f8d2 	bl	800fd40 <ip4_addr_isbroadcast_u32>
 800eb9c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d105      	bne.n	800ebae <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800eba2:	68bb      	ldr	r3, [r7, #8]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800ebaa:	2be0      	cmp	r3, #224	; 0xe0
 800ebac:	d102      	bne.n	800ebb4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800ebae:	f06f 030f 	mvn.w	r3, #15
 800ebb2:	e06c      	b.n	800ec8e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800ebb4:	78fb      	ldrb	r3, [r7, #3]
 800ebb6:	68fa      	ldr	r2, [r7, #12]
 800ebb8:	4619      	mov	r1, r3
 800ebba:	68b8      	ldr	r0, [r7, #8]
 800ebbc:	f7ff fe84 	bl	800e8c8 <etharp_find_entry>
 800ebc0:	4603      	mov	r3, r0
 800ebc2:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 800ebc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	da02      	bge.n	800ebd2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800ebcc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ebd0:	e05d      	b.n	800ec8e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800ebd2:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ebd6:	4933      	ldr	r1, [pc, #204]	; (800eca4 <etharp_update_arp_entry+0x148>)
 800ebd8:	4613      	mov	r3, r2
 800ebda:	005b      	lsls	r3, r3, #1
 800ebdc:	4413      	add	r3, r2
 800ebde:	00db      	lsls	r3, r3, #3
 800ebe0:	440b      	add	r3, r1
 800ebe2:	3314      	adds	r3, #20
 800ebe4:	2202      	movs	r2, #2
 800ebe6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800ebe8:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ebec:	492d      	ldr	r1, [pc, #180]	; (800eca4 <etharp_update_arp_entry+0x148>)
 800ebee:	4613      	mov	r3, r2
 800ebf0:	005b      	lsls	r3, r3, #1
 800ebf2:	4413      	add	r3, r2
 800ebf4:	00db      	lsls	r3, r3, #3
 800ebf6:	440b      	add	r3, r1
 800ebf8:	3308      	adds	r3, #8
 800ebfa:	68fa      	ldr	r2, [r7, #12]
 800ebfc:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 800ebfe:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec02:	4613      	mov	r3, r2
 800ec04:	005b      	lsls	r3, r3, #1
 800ec06:	4413      	add	r3, r2
 800ec08:	00db      	lsls	r3, r3, #3
 800ec0a:	3308      	adds	r3, #8
 800ec0c:	4a25      	ldr	r2, [pc, #148]	; (800eca4 <etharp_update_arp_entry+0x148>)
 800ec0e:	4413      	add	r3, r2
 800ec10:	3304      	adds	r3, #4
 800ec12:	2206      	movs	r2, #6
 800ec14:	6879      	ldr	r1, [r7, #4]
 800ec16:	4618      	mov	r0, r3
 800ec18:	f002 fe05 	bl	8011826 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800ec1c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec20:	4920      	ldr	r1, [pc, #128]	; (800eca4 <etharp_update_arp_entry+0x148>)
 800ec22:	4613      	mov	r3, r2
 800ec24:	005b      	lsls	r3, r3, #1
 800ec26:	4413      	add	r3, r2
 800ec28:	00db      	lsls	r3, r3, #3
 800ec2a:	440b      	add	r3, r1
 800ec2c:	3312      	adds	r3, #18
 800ec2e:	2200      	movs	r2, #0
 800ec30:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800ec32:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec36:	491b      	ldr	r1, [pc, #108]	; (800eca4 <etharp_update_arp_entry+0x148>)
 800ec38:	4613      	mov	r3, r2
 800ec3a:	005b      	lsls	r3, r3, #1
 800ec3c:	4413      	add	r3, r2
 800ec3e:	00db      	lsls	r3, r3, #3
 800ec40:	440b      	add	r3, r1
 800ec42:	681b      	ldr	r3, [r3, #0]
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d021      	beq.n	800ec8c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800ec48:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec4c:	4915      	ldr	r1, [pc, #84]	; (800eca4 <etharp_update_arp_entry+0x148>)
 800ec4e:	4613      	mov	r3, r2
 800ec50:	005b      	lsls	r3, r3, #1
 800ec52:	4413      	add	r3, r2
 800ec54:	00db      	lsls	r3, r3, #3
 800ec56:	440b      	add	r3, r1
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800ec5c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800ec60:	4910      	ldr	r1, [pc, #64]	; (800eca4 <etharp_update_arp_entry+0x148>)
 800ec62:	4613      	mov	r3, r2
 800ec64:	005b      	lsls	r3, r3, #1
 800ec66:	4413      	add	r3, r2
 800ec68:	00db      	lsls	r3, r3, #3
 800ec6a:	440b      	add	r3, r1
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800ec76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ec7a:	9300      	str	r3, [sp, #0]
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	6939      	ldr	r1, [r7, #16]
 800ec80:	68f8      	ldr	r0, [r7, #12]
 800ec82:	f001 fefd 	bl	8010a80 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800ec86:	6938      	ldr	r0, [r7, #16]
 800ec88:	f7fe fe70 	bl	800d96c <pbuf_free>
  }
  return ERR_OK;
 800ec8c:	2300      	movs	r3, #0
}
 800ec8e:	4618      	mov	r0, r3
 800ec90:	3718      	adds	r7, #24
 800ec92:	46bd      	mov	sp, r7
 800ec94:	bd80      	pop	{r7, pc}
 800ec96:	bf00      	nop
 800ec98:	080135c8 	.word	0x080135c8
 800ec9c:	080136c0 	.word	0x080136c0
 800eca0:	08013640 	.word	0x08013640
 800eca4:	20000444 	.word	0x20000444

0800eca8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	b084      	sub	sp, #16
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ecb0:	2300      	movs	r3, #0
 800ecb2:	73fb      	strb	r3, [r7, #15]
 800ecb4:	e01f      	b.n	800ecf6 <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 800ecb6:	7bfa      	ldrb	r2, [r7, #15]
 800ecb8:	4912      	ldr	r1, [pc, #72]	; (800ed04 <etharp_cleanup_netif+0x5c>)
 800ecba:	4613      	mov	r3, r2
 800ecbc:	005b      	lsls	r3, r3, #1
 800ecbe:	4413      	add	r3, r2
 800ecc0:	00db      	lsls	r3, r3, #3
 800ecc2:	440b      	add	r3, r1
 800ecc4:	3314      	adds	r3, #20
 800ecc6:	781b      	ldrb	r3, [r3, #0]
 800ecc8:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800ecca:	7bbb      	ldrb	r3, [r7, #14]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d00f      	beq.n	800ecf0 <etharp_cleanup_netif+0x48>
 800ecd0:	7bfa      	ldrb	r2, [r7, #15]
 800ecd2:	490c      	ldr	r1, [pc, #48]	; (800ed04 <etharp_cleanup_netif+0x5c>)
 800ecd4:	4613      	mov	r3, r2
 800ecd6:	005b      	lsls	r3, r3, #1
 800ecd8:	4413      	add	r3, r2
 800ecda:	00db      	lsls	r3, r3, #3
 800ecdc:	440b      	add	r3, r1
 800ecde:	3308      	adds	r3, #8
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	687a      	ldr	r2, [r7, #4]
 800ece4:	429a      	cmp	r2, r3
 800ece6:	d103      	bne.n	800ecf0 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 800ece8:	7bfb      	ldrb	r3, [r7, #15]
 800ecea:	4618      	mov	r0, r3
 800ecec:	f7ff fd12 	bl	800e714 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800ecf0:	7bfb      	ldrb	r3, [r7, #15]
 800ecf2:	3301      	adds	r3, #1
 800ecf4:	73fb      	strb	r3, [r7, #15]
 800ecf6:	7bfb      	ldrb	r3, [r7, #15]
 800ecf8:	2b09      	cmp	r3, #9
 800ecfa:	d9dc      	bls.n	800ecb6 <etharp_cleanup_netif+0xe>
    }
  }
}
 800ecfc:	bf00      	nop
 800ecfe:	3710      	adds	r7, #16
 800ed00:	46bd      	mov	sp, r7
 800ed02:	bd80      	pop	{r7, pc}
 800ed04:	20000444 	.word	0x20000444

0800ed08 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800ed08:	b5b0      	push	{r4, r5, r7, lr}
 800ed0a:	b08a      	sub	sp, #40	; 0x28
 800ed0c:	af04      	add	r7, sp, #16
 800ed0e:	6078      	str	r0, [r7, #4]
 800ed10:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d107      	bne.n	800ed28 <etharp_input+0x20>
 800ed18:	4b3d      	ldr	r3, [pc, #244]	; (800ee10 <etharp_input+0x108>)
 800ed1a:	f44f 7222 	mov.w	r2, #648	; 0x288
 800ed1e:	493d      	ldr	r1, [pc, #244]	; (800ee14 <etharp_input+0x10c>)
 800ed20:	483d      	ldr	r0, [pc, #244]	; (800ee18 <etharp_input+0x110>)
 800ed22:	f002 fe39 	bl	8011998 <iprintf>
 800ed26:	e06f      	b.n	800ee08 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	685b      	ldr	r3, [r3, #4]
 800ed2c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	881b      	ldrh	r3, [r3, #0]
 800ed32:	b29b      	uxth	r3, r3
 800ed34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ed38:	d10c      	bne.n	800ed54 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 800ed3e:	2b06      	cmp	r3, #6
 800ed40:	d108      	bne.n	800ed54 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800ed42:	693b      	ldr	r3, [r7, #16]
 800ed44:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800ed46:	2b04      	cmp	r3, #4
 800ed48:	d104      	bne.n	800ed54 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800ed4a:	693b      	ldr	r3, [r7, #16]
 800ed4c:	885b      	ldrh	r3, [r3, #2]
 800ed4e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800ed50:	2b08      	cmp	r3, #8
 800ed52:	d003      	beq.n	800ed5c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800ed54:	6878      	ldr	r0, [r7, #4]
 800ed56:	f7fe fe09 	bl	800d96c <pbuf_free>
    return;
 800ed5a:	e055      	b.n	800ee08 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 800ed5c:	693b      	ldr	r3, [r7, #16]
 800ed5e:	330e      	adds	r3, #14
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 800ed64:	693b      	ldr	r3, [r7, #16]
 800ed66:	3318      	adds	r3, #24
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800ed6c:	683b      	ldr	r3, [r7, #0]
 800ed6e:	3304      	adds	r3, #4
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d102      	bne.n	800ed7c <etharp_input+0x74>
    for_us = 0;
 800ed76:	2300      	movs	r3, #0
 800ed78:	75fb      	strb	r3, [r7, #23]
 800ed7a:	e009      	b.n	800ed90 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800ed7c:	68ba      	ldr	r2, [r7, #8]
 800ed7e:	683b      	ldr	r3, [r7, #0]
 800ed80:	3304      	adds	r3, #4
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	429a      	cmp	r2, r3
 800ed86:	bf0c      	ite	eq
 800ed88:	2301      	moveq	r3, #1
 800ed8a:	2300      	movne	r3, #0
 800ed8c:	b2db      	uxtb	r3, r3
 800ed8e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800ed90:	693b      	ldr	r3, [r7, #16]
 800ed92:	f103 0208 	add.w	r2, r3, #8
 800ed96:	7dfb      	ldrb	r3, [r7, #23]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d001      	beq.n	800eda0 <etharp_input+0x98>
 800ed9c:	2301      	movs	r3, #1
 800ed9e:	e000      	b.n	800eda2 <etharp_input+0x9a>
 800eda0:	2302      	movs	r3, #2
 800eda2:	f107 010c 	add.w	r1, r7, #12
 800eda6:	6838      	ldr	r0, [r7, #0]
 800eda8:	f7ff fed8 	bl	800eb5c <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800edac:	693b      	ldr	r3, [r7, #16]
 800edae:	88db      	ldrh	r3, [r3, #6]
 800edb0:	b29b      	uxth	r3, r3
 800edb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800edb6:	d003      	beq.n	800edc0 <etharp_input+0xb8>
 800edb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800edbc:	d01e      	beq.n	800edfc <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 800edbe:	e020      	b.n	800ee02 <etharp_input+0xfa>
    if (for_us) {
 800edc0:	7dfb      	ldrb	r3, [r7, #23]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d01c      	beq.n	800ee00 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800edc6:	683b      	ldr	r3, [r7, #0]
 800edc8:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800edcc:	693b      	ldr	r3, [r7, #16]
 800edce:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800edd2:	683b      	ldr	r3, [r7, #0]
 800edd4:	f103 0529 	add.w	r5, r3, #41	; 0x29
 800edd8:	683b      	ldr	r3, [r7, #0]
 800edda:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 800eddc:	693a      	ldr	r2, [r7, #16]
 800edde:	3208      	adds	r2, #8
      etharp_raw(netif,
 800ede0:	2102      	movs	r1, #2
 800ede2:	9103      	str	r1, [sp, #12]
 800ede4:	f107 010c 	add.w	r1, r7, #12
 800ede8:	9102      	str	r1, [sp, #8]
 800edea:	9201      	str	r2, [sp, #4]
 800edec:	9300      	str	r3, [sp, #0]
 800edee:	462b      	mov	r3, r5
 800edf0:	4622      	mov	r2, r4
 800edf2:	4601      	mov	r1, r0
 800edf4:	6838      	ldr	r0, [r7, #0]
 800edf6:	f000 fae3 	bl	800f3c0 <etharp_raw>
    break;
 800edfa:	e001      	b.n	800ee00 <etharp_input+0xf8>
    break;
 800edfc:	bf00      	nop
 800edfe:	e000      	b.n	800ee02 <etharp_input+0xfa>
    break;
 800ee00:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f7fe fdb2 	bl	800d96c <pbuf_free>
}
 800ee08:	3718      	adds	r7, #24
 800ee0a:	46bd      	mov	sp, r7
 800ee0c:	bdb0      	pop	{r4, r5, r7, pc}
 800ee0e:	bf00      	nop
 800ee10:	080135c8 	.word	0x080135c8
 800ee14:	08013718 	.word	0x08013718
 800ee18:	08013640 	.word	0x08013640

0800ee1c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b086      	sub	sp, #24
 800ee20:	af02      	add	r7, sp, #8
 800ee22:	60f8      	str	r0, [r7, #12]
 800ee24:	60b9      	str	r1, [r7, #8]
 800ee26:	4613      	mov	r3, r2
 800ee28:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800ee2a:	79fa      	ldrb	r2, [r7, #7]
 800ee2c:	4944      	ldr	r1, [pc, #272]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800ee2e:	4613      	mov	r3, r2
 800ee30:	005b      	lsls	r3, r3, #1
 800ee32:	4413      	add	r3, r2
 800ee34:	00db      	lsls	r3, r3, #3
 800ee36:	440b      	add	r3, r1
 800ee38:	3314      	adds	r3, #20
 800ee3a:	781b      	ldrb	r3, [r3, #0]
 800ee3c:	2b01      	cmp	r3, #1
 800ee3e:	d806      	bhi.n	800ee4e <etharp_output_to_arp_index+0x32>
 800ee40:	4b40      	ldr	r3, [pc, #256]	; (800ef44 <etharp_output_to_arp_index+0x128>)
 800ee42:	f240 22ed 	movw	r2, #749	; 0x2ed
 800ee46:	4940      	ldr	r1, [pc, #256]	; (800ef48 <etharp_output_to_arp_index+0x12c>)
 800ee48:	4840      	ldr	r0, [pc, #256]	; (800ef4c <etharp_output_to_arp_index+0x130>)
 800ee4a:	f002 fda5 	bl	8011998 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800ee4e:	79fa      	ldrb	r2, [r7, #7]
 800ee50:	493b      	ldr	r1, [pc, #236]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800ee52:	4613      	mov	r3, r2
 800ee54:	005b      	lsls	r3, r3, #1
 800ee56:	4413      	add	r3, r2
 800ee58:	00db      	lsls	r3, r3, #3
 800ee5a:	440b      	add	r3, r1
 800ee5c:	3314      	adds	r3, #20
 800ee5e:	781b      	ldrb	r3, [r3, #0]
 800ee60:	2b02      	cmp	r3, #2
 800ee62:	d153      	bne.n	800ef0c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800ee64:	79fa      	ldrb	r2, [r7, #7]
 800ee66:	4936      	ldr	r1, [pc, #216]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800ee68:	4613      	mov	r3, r2
 800ee6a:	005b      	lsls	r3, r3, #1
 800ee6c:	4413      	add	r3, r2
 800ee6e:	00db      	lsls	r3, r3, #3
 800ee70:	440b      	add	r3, r1
 800ee72:	3312      	adds	r3, #18
 800ee74:	881b      	ldrh	r3, [r3, #0]
 800ee76:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 800ee7a:	d919      	bls.n	800eeb0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800ee7c:	79fa      	ldrb	r2, [r7, #7]
 800ee7e:	4613      	mov	r3, r2
 800ee80:	005b      	lsls	r3, r3, #1
 800ee82:	4413      	add	r3, r2
 800ee84:	00db      	lsls	r3, r3, #3
 800ee86:	4a2e      	ldr	r2, [pc, #184]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800ee88:	4413      	add	r3, r2
 800ee8a:	3304      	adds	r3, #4
 800ee8c:	4619      	mov	r1, r3
 800ee8e:	68f8      	ldr	r0, [r7, #12]
 800ee90:	f000 fb44 	bl	800f51c <etharp_request>
 800ee94:	4603      	mov	r3, r0
 800ee96:	2b00      	cmp	r3, #0
 800ee98:	d138      	bne.n	800ef0c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800ee9a:	79fa      	ldrb	r2, [r7, #7]
 800ee9c:	4928      	ldr	r1, [pc, #160]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800ee9e:	4613      	mov	r3, r2
 800eea0:	005b      	lsls	r3, r3, #1
 800eea2:	4413      	add	r3, r2
 800eea4:	00db      	lsls	r3, r3, #3
 800eea6:	440b      	add	r3, r1
 800eea8:	3314      	adds	r3, #20
 800eeaa:	2203      	movs	r2, #3
 800eeac:	701a      	strb	r2, [r3, #0]
 800eeae:	e02d      	b.n	800ef0c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800eeb0:	79fa      	ldrb	r2, [r7, #7]
 800eeb2:	4923      	ldr	r1, [pc, #140]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800eeb4:	4613      	mov	r3, r2
 800eeb6:	005b      	lsls	r3, r3, #1
 800eeb8:	4413      	add	r3, r2
 800eeba:	00db      	lsls	r3, r3, #3
 800eebc:	440b      	add	r3, r1
 800eebe:	3312      	adds	r3, #18
 800eec0:	881b      	ldrh	r3, [r3, #0]
 800eec2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 800eec6:	d321      	bcc.n	800ef0c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800eec8:	79fa      	ldrb	r2, [r7, #7]
 800eeca:	4613      	mov	r3, r2
 800eecc:	005b      	lsls	r3, r3, #1
 800eece:	4413      	add	r3, r2
 800eed0:	00db      	lsls	r3, r3, #3
 800eed2:	4a1b      	ldr	r2, [pc, #108]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800eed4:	4413      	add	r3, r2
 800eed6:	1d19      	adds	r1, r3, #4
 800eed8:	79fa      	ldrb	r2, [r7, #7]
 800eeda:	4613      	mov	r3, r2
 800eedc:	005b      	lsls	r3, r3, #1
 800eede:	4413      	add	r3, r2
 800eee0:	00db      	lsls	r3, r3, #3
 800eee2:	3308      	adds	r3, #8
 800eee4:	4a16      	ldr	r2, [pc, #88]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800eee6:	4413      	add	r3, r2
 800eee8:	3304      	adds	r3, #4
 800eeea:	461a      	mov	r2, r3
 800eeec:	68f8      	ldr	r0, [r7, #12]
 800eeee:	f000 faf3 	bl	800f4d8 <etharp_request_dst>
 800eef2:	4603      	mov	r3, r0
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d109      	bne.n	800ef0c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800eef8:	79fa      	ldrb	r2, [r7, #7]
 800eefa:	4911      	ldr	r1, [pc, #68]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800eefc:	4613      	mov	r3, r2
 800eefe:	005b      	lsls	r3, r3, #1
 800ef00:	4413      	add	r3, r2
 800ef02:	00db      	lsls	r3, r3, #3
 800ef04:	440b      	add	r3, r1
 800ef06:	3314      	adds	r3, #20
 800ef08:	2203      	movs	r2, #3
 800ef0a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	f103 0129 	add.w	r1, r3, #41	; 0x29
 800ef12:	79fa      	ldrb	r2, [r7, #7]
 800ef14:	4613      	mov	r3, r2
 800ef16:	005b      	lsls	r3, r3, #1
 800ef18:	4413      	add	r3, r2
 800ef1a:	00db      	lsls	r3, r3, #3
 800ef1c:	3308      	adds	r3, #8
 800ef1e:	4a08      	ldr	r2, [pc, #32]	; (800ef40 <etharp_output_to_arp_index+0x124>)
 800ef20:	4413      	add	r3, r2
 800ef22:	1d1a      	adds	r2, r3, #4
 800ef24:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ef28:	9300      	str	r3, [sp, #0]
 800ef2a:	4613      	mov	r3, r2
 800ef2c:	460a      	mov	r2, r1
 800ef2e:	68b9      	ldr	r1, [r7, #8]
 800ef30:	68f8      	ldr	r0, [r7, #12]
 800ef32:	f001 fda5 	bl	8010a80 <ethernet_output>
 800ef36:	4603      	mov	r3, r0
}
 800ef38:	4618      	mov	r0, r3
 800ef3a:	3710      	adds	r7, #16
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	bd80      	pop	{r7, pc}
 800ef40:	20000444 	.word	0x20000444
 800ef44:	080135c8 	.word	0x080135c8
 800ef48:	08013738 	.word	0x08013738
 800ef4c:	08013640 	.word	0x08013640

0800ef50 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b08a      	sub	sp, #40	; 0x28
 800ef54:	af02      	add	r7, sp, #8
 800ef56:	60f8      	str	r0, [r7, #12]
 800ef58:	60b9      	str	r1, [r7, #8]
 800ef5a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d106      	bne.n	800ef74 <etharp_output+0x24>
 800ef66:	4b69      	ldr	r3, [pc, #420]	; (800f10c <etharp_output+0x1bc>)
 800ef68:	f240 321b 	movw	r2, #795	; 0x31b
 800ef6c:	4968      	ldr	r1, [pc, #416]	; (800f110 <etharp_output+0x1c0>)
 800ef6e:	4869      	ldr	r0, [pc, #420]	; (800f114 <etharp_output+0x1c4>)
 800ef70:	f002 fd12 	bl	8011998 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800ef74:	68bb      	ldr	r3, [r7, #8]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d106      	bne.n	800ef88 <etharp_output+0x38>
 800ef7a:	4b64      	ldr	r3, [pc, #400]	; (800f10c <etharp_output+0x1bc>)
 800ef7c:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800ef80:	4965      	ldr	r1, [pc, #404]	; (800f118 <etharp_output+0x1c8>)
 800ef82:	4864      	ldr	r0, [pc, #400]	; (800f114 <etharp_output+0x1c4>)
 800ef84:	f002 fd08 	bl	8011998 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d106      	bne.n	800ef9c <etharp_output+0x4c>
 800ef8e:	4b5f      	ldr	r3, [pc, #380]	; (800f10c <etharp_output+0x1bc>)
 800ef90:	f240 321d 	movw	r2, #797	; 0x31d
 800ef94:	4961      	ldr	r1, [pc, #388]	; (800f11c <etharp_output+0x1cc>)
 800ef96:	485f      	ldr	r0, [pc, #380]	; (800f114 <etharp_output+0x1c4>)
 800ef98:	f002 fcfe 	bl	8011998 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	68f9      	ldr	r1, [r7, #12]
 800efa2:	4618      	mov	r0, r3
 800efa4:	f000 fecc 	bl	800fd40 <ip4_addr_isbroadcast_u32>
 800efa8:	4603      	mov	r3, r0
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d002      	beq.n	800efb4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800efae:	4b5c      	ldr	r3, [pc, #368]	; (800f120 <etharp_output+0x1d0>)
 800efb0:	61fb      	str	r3, [r7, #28]
 800efb2:	e09b      	b.n	800f0ec <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800efbc:	2be0      	cmp	r3, #224	; 0xe0
 800efbe:	d118      	bne.n	800eff2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800efc0:	2301      	movs	r3, #1
 800efc2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800efc4:	2300      	movs	r3, #0
 800efc6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800efc8:	235e      	movs	r3, #94	; 0x5e
 800efca:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	3301      	adds	r3, #1
 800efd0:	781b      	ldrb	r3, [r3, #0]
 800efd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800efd6:	b2db      	uxtb	r3, r3
 800efd8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	3302      	adds	r3, #2
 800efde:	781b      	ldrb	r3, [r3, #0]
 800efe0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	3303      	adds	r3, #3
 800efe6:	781b      	ldrb	r3, [r3, #0]
 800efe8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800efea:	f107 0310 	add.w	r3, r7, #16
 800efee:	61fb      	str	r3, [r7, #28]
 800eff0:	e07c      	b.n	800f0ec <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681a      	ldr	r2, [r3, #0]
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	3304      	adds	r3, #4
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	405a      	eors	r2, r3
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	3308      	adds	r3, #8
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	4013      	ands	r3, r2
 800f006:	2b00      	cmp	r3, #0
 800f008:	d012      	beq.n	800f030 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800f010:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 800f014:	4293      	cmp	r3, r2
 800f016:	d00b      	beq.n	800f030 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	330c      	adds	r3, #12
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d003      	beq.n	800f02a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	330c      	adds	r3, #12
 800f026:	61bb      	str	r3, [r7, #24]
 800f028:	e002      	b.n	800f030 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800f02a:	f06f 0303 	mvn.w	r3, #3
 800f02e:	e069      	b.n	800f104 <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800f030:	4b3c      	ldr	r3, [pc, #240]	; (800f124 <etharp_output+0x1d4>)
 800f032:	781b      	ldrb	r3, [r3, #0]
 800f034:	4619      	mov	r1, r3
 800f036:	4a3c      	ldr	r2, [pc, #240]	; (800f128 <etharp_output+0x1d8>)
 800f038:	460b      	mov	r3, r1
 800f03a:	005b      	lsls	r3, r3, #1
 800f03c:	440b      	add	r3, r1
 800f03e:	00db      	lsls	r3, r3, #3
 800f040:	4413      	add	r3, r2
 800f042:	3314      	adds	r3, #20
 800f044:	781b      	ldrb	r3, [r3, #0]
 800f046:	2b01      	cmp	r3, #1
 800f048:	d917      	bls.n	800f07a <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800f04a:	69bb      	ldr	r3, [r7, #24]
 800f04c:	681a      	ldr	r2, [r3, #0]
 800f04e:	4b35      	ldr	r3, [pc, #212]	; (800f124 <etharp_output+0x1d4>)
 800f050:	781b      	ldrb	r3, [r3, #0]
 800f052:	4618      	mov	r0, r3
 800f054:	4934      	ldr	r1, [pc, #208]	; (800f128 <etharp_output+0x1d8>)
 800f056:	4603      	mov	r3, r0
 800f058:	005b      	lsls	r3, r3, #1
 800f05a:	4403      	add	r3, r0
 800f05c:	00db      	lsls	r3, r3, #3
 800f05e:	440b      	add	r3, r1
 800f060:	3304      	adds	r3, #4
 800f062:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800f064:	429a      	cmp	r2, r3
 800f066:	d108      	bne.n	800f07a <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800f068:	4b2e      	ldr	r3, [pc, #184]	; (800f124 <etharp_output+0x1d4>)
 800f06a:	781b      	ldrb	r3, [r3, #0]
 800f06c:	461a      	mov	r2, r3
 800f06e:	68b9      	ldr	r1, [r7, #8]
 800f070:	68f8      	ldr	r0, [r7, #12]
 800f072:	f7ff fed3 	bl	800ee1c <etharp_output_to_arp_index>
 800f076:	4603      	mov	r3, r0
 800f078:	e044      	b.n	800f104 <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800f07a:	2300      	movs	r3, #0
 800f07c:	75fb      	strb	r3, [r7, #23]
 800f07e:	e02a      	b.n	800f0d6 <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800f080:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800f084:	4928      	ldr	r1, [pc, #160]	; (800f128 <etharp_output+0x1d8>)
 800f086:	4613      	mov	r3, r2
 800f088:	005b      	lsls	r3, r3, #1
 800f08a:	4413      	add	r3, r2
 800f08c:	00db      	lsls	r3, r3, #3
 800f08e:	440b      	add	r3, r1
 800f090:	3314      	adds	r3, #20
 800f092:	781b      	ldrb	r3, [r3, #0]
 800f094:	2b01      	cmp	r3, #1
 800f096:	d918      	bls.n	800f0ca <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800f098:	69bb      	ldr	r3, [r7, #24]
 800f09a:	6819      	ldr	r1, [r3, #0]
 800f09c:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800f0a0:	4821      	ldr	r0, [pc, #132]	; (800f128 <etharp_output+0x1d8>)
 800f0a2:	4613      	mov	r3, r2
 800f0a4:	005b      	lsls	r3, r3, #1
 800f0a6:	4413      	add	r3, r2
 800f0a8:	00db      	lsls	r3, r3, #3
 800f0aa:	4403      	add	r3, r0
 800f0ac:	3304      	adds	r3, #4
 800f0ae:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800f0b0:	4299      	cmp	r1, r3
 800f0b2:	d10a      	bne.n	800f0ca <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 800f0b4:	7dfa      	ldrb	r2, [r7, #23]
 800f0b6:	4b1b      	ldr	r3, [pc, #108]	; (800f124 <etharp_output+0x1d4>)
 800f0b8:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800f0ba:	7dfb      	ldrb	r3, [r7, #23]
 800f0bc:	461a      	mov	r2, r3
 800f0be:	68b9      	ldr	r1, [r7, #8]
 800f0c0:	68f8      	ldr	r0, [r7, #12]
 800f0c2:	f7ff feab 	bl	800ee1c <etharp_output_to_arp_index>
 800f0c6:	4603      	mov	r3, r0
 800f0c8:	e01c      	b.n	800f104 <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800f0ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f0ce:	b2db      	uxtb	r3, r3
 800f0d0:	3301      	adds	r3, #1
 800f0d2:	b2db      	uxtb	r3, r3
 800f0d4:	75fb      	strb	r3, [r7, #23]
 800f0d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f0da:	2b09      	cmp	r3, #9
 800f0dc:	ddd0      	ble.n	800f080 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800f0de:	68ba      	ldr	r2, [r7, #8]
 800f0e0:	69b9      	ldr	r1, [r7, #24]
 800f0e2:	68f8      	ldr	r0, [r7, #12]
 800f0e4:	f000 f822 	bl	800f12c <etharp_query>
 800f0e8:	4603      	mov	r3, r0
 800f0ea:	e00b      	b.n	800f104 <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	f103 0229 	add.w	r2, r3, #41	; 0x29
 800f0f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f0f6:	9300      	str	r3, [sp, #0]
 800f0f8:	69fb      	ldr	r3, [r7, #28]
 800f0fa:	68b9      	ldr	r1, [r7, #8]
 800f0fc:	68f8      	ldr	r0, [r7, #12]
 800f0fe:	f001 fcbf 	bl	8010a80 <ethernet_output>
 800f102:	4603      	mov	r3, r0
}
 800f104:	4618      	mov	r0, r3
 800f106:	3720      	adds	r7, #32
 800f108:	46bd      	mov	sp, r7
 800f10a:	bd80      	pop	{r7, pc}
 800f10c:	080135c8 	.word	0x080135c8
 800f110:	08013718 	.word	0x08013718
 800f114:	08013640 	.word	0x08013640
 800f118:	08013768 	.word	0x08013768
 800f11c:	08013708 	.word	0x08013708
 800f120:	08013d58 	.word	0x08013d58
 800f124:	20000534 	.word	0x20000534
 800f128:	20000444 	.word	0x20000444

0800f12c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b08c      	sub	sp, #48	; 0x30
 800f130:	af02      	add	r7, sp, #8
 800f132:	60f8      	str	r0, [r7, #12]
 800f134:	60b9      	str	r1, [r7, #8]
 800f136:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	3329      	adds	r3, #41	; 0x29
 800f13c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800f13e:	23ff      	movs	r3, #255	; 0xff
 800f140:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 800f144:	2300      	movs	r3, #0
 800f146:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800f148:	68bb      	ldr	r3, [r7, #8]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	68f9      	ldr	r1, [r7, #12]
 800f14e:	4618      	mov	r0, r3
 800f150:	f000 fdf6 	bl	800fd40 <ip4_addr_isbroadcast_u32>
 800f154:	4603      	mov	r3, r0
 800f156:	2b00      	cmp	r3, #0
 800f158:	d10c      	bne.n	800f174 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800f15a:	68bb      	ldr	r3, [r7, #8]
 800f15c:	681b      	ldr	r3, [r3, #0]
 800f15e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800f162:	2be0      	cmp	r3, #224	; 0xe0
 800f164:	d006      	beq.n	800f174 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800f166:	68bb      	ldr	r3, [r7, #8]
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d003      	beq.n	800f174 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800f16c:	68bb      	ldr	r3, [r7, #8]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	2b00      	cmp	r3, #0
 800f172:	d102      	bne.n	800f17a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800f174:	f06f 030f 	mvn.w	r3, #15
 800f178:	e10f      	b.n	800f39a <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800f17a:	68fa      	ldr	r2, [r7, #12]
 800f17c:	2101      	movs	r1, #1
 800f17e:	68b8      	ldr	r0, [r7, #8]
 800f180:	f7ff fba2 	bl	800e8c8 <etharp_find_entry>
 800f184:	4603      	mov	r3, r0
 800f186:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 800f188:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	da02      	bge.n	800f196 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 800f190:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800f194:	e101      	b.n	800f39a <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800f196:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f19a:	4982      	ldr	r1, [pc, #520]	; (800f3a4 <etharp_query+0x278>)
 800f19c:	4613      	mov	r3, r2
 800f19e:	005b      	lsls	r3, r3, #1
 800f1a0:	4413      	add	r3, r2
 800f1a2:	00db      	lsls	r3, r3, #3
 800f1a4:	440b      	add	r3, r1
 800f1a6:	3314      	adds	r3, #20
 800f1a8:	781b      	ldrb	r3, [r3, #0]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d117      	bne.n	800f1de <etharp_query+0xb2>
    is_new_entry = 1;
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800f1b2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f1b6:	497b      	ldr	r1, [pc, #492]	; (800f3a4 <etharp_query+0x278>)
 800f1b8:	4613      	mov	r3, r2
 800f1ba:	005b      	lsls	r3, r3, #1
 800f1bc:	4413      	add	r3, r2
 800f1be:	00db      	lsls	r3, r3, #3
 800f1c0:	440b      	add	r3, r1
 800f1c2:	3314      	adds	r3, #20
 800f1c4:	2201      	movs	r2, #1
 800f1c6:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800f1c8:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f1cc:	4975      	ldr	r1, [pc, #468]	; (800f3a4 <etharp_query+0x278>)
 800f1ce:	4613      	mov	r3, r2
 800f1d0:	005b      	lsls	r3, r3, #1
 800f1d2:	4413      	add	r3, r2
 800f1d4:	00db      	lsls	r3, r3, #3
 800f1d6:	440b      	add	r3, r1
 800f1d8:	3308      	adds	r3, #8
 800f1da:	68fa      	ldr	r2, [r7, #12]
 800f1dc:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800f1de:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f1e2:	4970      	ldr	r1, [pc, #448]	; (800f3a4 <etharp_query+0x278>)
 800f1e4:	4613      	mov	r3, r2
 800f1e6:	005b      	lsls	r3, r3, #1
 800f1e8:	4413      	add	r3, r2
 800f1ea:	00db      	lsls	r3, r3, #3
 800f1ec:	440b      	add	r3, r1
 800f1ee:	3314      	adds	r3, #20
 800f1f0:	781b      	ldrb	r3, [r3, #0]
 800f1f2:	2b01      	cmp	r3, #1
 800f1f4:	d012      	beq.n	800f21c <etharp_query+0xf0>
 800f1f6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f1fa:	496a      	ldr	r1, [pc, #424]	; (800f3a4 <etharp_query+0x278>)
 800f1fc:	4613      	mov	r3, r2
 800f1fe:	005b      	lsls	r3, r3, #1
 800f200:	4413      	add	r3, r2
 800f202:	00db      	lsls	r3, r3, #3
 800f204:	440b      	add	r3, r1
 800f206:	3314      	adds	r3, #20
 800f208:	781b      	ldrb	r3, [r3, #0]
 800f20a:	2b01      	cmp	r3, #1
 800f20c:	d806      	bhi.n	800f21c <etharp_query+0xf0>
 800f20e:	4b66      	ldr	r3, [pc, #408]	; (800f3a8 <etharp_query+0x27c>)
 800f210:	f240 32c9 	movw	r2, #969	; 0x3c9
 800f214:	4965      	ldr	r1, [pc, #404]	; (800f3ac <etharp_query+0x280>)
 800f216:	4866      	ldr	r0, [pc, #408]	; (800f3b0 <etharp_query+0x284>)
 800f218:	f002 fbbe 	bl	8011998 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800f21c:	6a3b      	ldr	r3, [r7, #32]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d102      	bne.n	800f228 <etharp_query+0xfc>
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d10c      	bne.n	800f242 <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800f228:	68b9      	ldr	r1, [r7, #8]
 800f22a:	68f8      	ldr	r0, [r7, #12]
 800f22c:	f000 f976 	bl	800f51c <etharp_request>
 800f230:	4603      	mov	r3, r0
 800f232:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d102      	bne.n	800f242 <etharp_query+0x116>
      return result;
 800f23c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f240:	e0ab      	b.n	800f39a <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d106      	bne.n	800f256 <etharp_query+0x12a>
 800f248:	4b57      	ldr	r3, [pc, #348]	; (800f3a8 <etharp_query+0x27c>)
 800f24a:	f240 32db 	movw	r2, #987	; 0x3db
 800f24e:	4959      	ldr	r1, [pc, #356]	; (800f3b4 <etharp_query+0x288>)
 800f250:	4857      	ldr	r0, [pc, #348]	; (800f3b0 <etharp_query+0x284>)
 800f252:	f002 fba1 	bl	8011998 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800f256:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f25a:	4952      	ldr	r1, [pc, #328]	; (800f3a4 <etharp_query+0x278>)
 800f25c:	4613      	mov	r3, r2
 800f25e:	005b      	lsls	r3, r3, #1
 800f260:	4413      	add	r3, r2
 800f262:	00db      	lsls	r3, r3, #3
 800f264:	440b      	add	r3, r1
 800f266:	3314      	adds	r3, #20
 800f268:	781b      	ldrb	r3, [r3, #0]
 800f26a:	2b01      	cmp	r3, #1
 800f26c:	d919      	bls.n	800f2a2 <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 800f26e:	7cfa      	ldrb	r2, [r7, #19]
 800f270:	4b51      	ldr	r3, [pc, #324]	; (800f3b8 <etharp_query+0x28c>)
 800f272:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800f274:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f278:	4613      	mov	r3, r2
 800f27a:	005b      	lsls	r3, r3, #1
 800f27c:	4413      	add	r3, r2
 800f27e:	00db      	lsls	r3, r3, #3
 800f280:	3308      	adds	r3, #8
 800f282:	4a48      	ldr	r2, [pc, #288]	; (800f3a4 <etharp_query+0x278>)
 800f284:	4413      	add	r3, r2
 800f286:	1d1a      	adds	r2, r3, #4
 800f288:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800f28c:	9300      	str	r3, [sp, #0]
 800f28e:	4613      	mov	r3, r2
 800f290:	697a      	ldr	r2, [r7, #20]
 800f292:	6879      	ldr	r1, [r7, #4]
 800f294:	68f8      	ldr	r0, [r7, #12]
 800f296:	f001 fbf3 	bl	8010a80 <ethernet_output>
 800f29a:	4603      	mov	r3, r0
 800f29c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f2a0:	e079      	b.n	800f396 <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800f2a2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f2a6:	493f      	ldr	r1, [pc, #252]	; (800f3a4 <etharp_query+0x278>)
 800f2a8:	4613      	mov	r3, r2
 800f2aa:	005b      	lsls	r3, r3, #1
 800f2ac:	4413      	add	r3, r2
 800f2ae:	00db      	lsls	r3, r3, #3
 800f2b0:	440b      	add	r3, r1
 800f2b2:	3314      	adds	r3, #20
 800f2b4:	781b      	ldrb	r3, [r3, #0]
 800f2b6:	2b01      	cmp	r3, #1
 800f2b8:	d16d      	bne.n	800f396 <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	61fb      	str	r3, [r7, #28]
    while (p) {
 800f2c2:	e01a      	b.n	800f2fa <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800f2c4:	69fb      	ldr	r3, [r7, #28]
 800f2c6:	895a      	ldrh	r2, [r3, #10]
 800f2c8:	69fb      	ldr	r3, [r7, #28]
 800f2ca:	891b      	ldrh	r3, [r3, #8]
 800f2cc:	429a      	cmp	r2, r3
 800f2ce:	d10a      	bne.n	800f2e6 <etharp_query+0x1ba>
 800f2d0:	69fb      	ldr	r3, [r7, #28]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d006      	beq.n	800f2e6 <etharp_query+0x1ba>
 800f2d8:	4b33      	ldr	r3, [pc, #204]	; (800f3a8 <etharp_query+0x27c>)
 800f2da:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 800f2de:	4937      	ldr	r1, [pc, #220]	; (800f3bc <etharp_query+0x290>)
 800f2e0:	4833      	ldr	r0, [pc, #204]	; (800f3b0 <etharp_query+0x284>)
 800f2e2:	f002 fb59 	bl	8011998 <iprintf>
      if (p->type != PBUF_ROM) {
 800f2e6:	69fb      	ldr	r3, [r7, #28]
 800f2e8:	7b1b      	ldrb	r3, [r3, #12]
 800f2ea:	2b01      	cmp	r3, #1
 800f2ec:	d002      	beq.n	800f2f4 <etharp_query+0x1c8>
        copy_needed = 1;
 800f2ee:	2301      	movs	r3, #1
 800f2f0:	61bb      	str	r3, [r7, #24]
        break;
 800f2f2:	e005      	b.n	800f300 <etharp_query+0x1d4>
      }
      p = p->next;
 800f2f4:	69fb      	ldr	r3, [r7, #28]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	61fb      	str	r3, [r7, #28]
    while (p) {
 800f2fa:	69fb      	ldr	r3, [r7, #28]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d1e1      	bne.n	800f2c4 <etharp_query+0x198>
    }
    if (copy_needed) {
 800f300:	69bb      	ldr	r3, [r7, #24]
 800f302:	2b00      	cmp	r3, #0
 800f304:	d017      	beq.n	800f336 <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 800f306:	69fb      	ldr	r3, [r7, #28]
 800f308:	891b      	ldrh	r3, [r3, #8]
 800f30a:	2200      	movs	r2, #0
 800f30c:	4619      	mov	r1, r3
 800f30e:	2002      	movs	r0, #2
 800f310:	f7fd ffbe 	bl	800d290 <pbuf_alloc>
 800f314:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 800f316:	69fb      	ldr	r3, [r7, #28]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d011      	beq.n	800f340 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 800f31c:	6879      	ldr	r1, [r7, #4]
 800f31e:	69f8      	ldr	r0, [r7, #28]
 800f320:	f7fe fc56 	bl	800dbd0 <pbuf_copy>
 800f324:	4603      	mov	r3, r0
 800f326:	2b00      	cmp	r3, #0
 800f328:	d00a      	beq.n	800f340 <etharp_query+0x214>
          pbuf_free(p);
 800f32a:	69f8      	ldr	r0, [r7, #28]
 800f32c:	f7fe fb1e 	bl	800d96c <pbuf_free>
          p = NULL;
 800f330:	2300      	movs	r3, #0
 800f332:	61fb      	str	r3, [r7, #28]
 800f334:	e004      	b.n	800f340 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800f33a:	69f8      	ldr	r0, [r7, #28]
 800f33c:	f7fe fbc0 	bl	800dac0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800f340:	69fb      	ldr	r3, [r7, #28]
 800f342:	2b00      	cmp	r3, #0
 800f344:	d024      	beq.n	800f390 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800f346:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f34a:	4916      	ldr	r1, [pc, #88]	; (800f3a4 <etharp_query+0x278>)
 800f34c:	4613      	mov	r3, r2
 800f34e:	005b      	lsls	r3, r3, #1
 800f350:	4413      	add	r3, r2
 800f352:	00db      	lsls	r3, r3, #3
 800f354:	440b      	add	r3, r1
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	2b00      	cmp	r3, #0
 800f35a:	d00b      	beq.n	800f374 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 800f35c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f360:	4910      	ldr	r1, [pc, #64]	; (800f3a4 <etharp_query+0x278>)
 800f362:	4613      	mov	r3, r2
 800f364:	005b      	lsls	r3, r3, #1
 800f366:	4413      	add	r3, r2
 800f368:	00db      	lsls	r3, r3, #3
 800f36a:	440b      	add	r3, r1
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	4618      	mov	r0, r3
 800f370:	f7fe fafc 	bl	800d96c <pbuf_free>
      }
      arp_table[i].q = p;
 800f374:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800f378:	490a      	ldr	r1, [pc, #40]	; (800f3a4 <etharp_query+0x278>)
 800f37a:	4613      	mov	r3, r2
 800f37c:	005b      	lsls	r3, r3, #1
 800f37e:	4413      	add	r3, r2
 800f380:	00db      	lsls	r3, r3, #3
 800f382:	440b      	add	r3, r1
 800f384:	69fa      	ldr	r2, [r7, #28]
 800f386:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800f388:	2300      	movs	r3, #0
 800f38a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f38e:	e002      	b.n	800f396 <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800f390:	23ff      	movs	r3, #255	; 0xff
 800f392:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 800f396:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800f39a:	4618      	mov	r0, r3
 800f39c:	3728      	adds	r7, #40	; 0x28
 800f39e:	46bd      	mov	sp, r7
 800f3a0:	bd80      	pop	{r7, pc}
 800f3a2:	bf00      	nop
 800f3a4:	20000444 	.word	0x20000444
 800f3a8:	080135c8 	.word	0x080135c8
 800f3ac:	08013774 	.word	0x08013774
 800f3b0:	08013640 	.word	0x08013640
 800f3b4:	08013768 	.word	0x08013768
 800f3b8:	20000534 	.word	0x20000534
 800f3bc:	0801379c 	.word	0x0801379c

0800f3c0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	b08a      	sub	sp, #40	; 0x28
 800f3c4:	af02      	add	r7, sp, #8
 800f3c6:	60f8      	str	r0, [r7, #12]
 800f3c8:	60b9      	str	r1, [r7, #8]
 800f3ca:	607a      	str	r2, [r7, #4]
 800f3cc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800f3ce:	2300      	movs	r3, #0
 800f3d0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d106      	bne.n	800f3e6 <etharp_raw+0x26>
 800f3d8:	4b3a      	ldr	r3, [pc, #232]	; (800f4c4 <etharp_raw+0x104>)
 800f3da:	f44f 628b 	mov.w	r2, #1112	; 0x458
 800f3de:	493a      	ldr	r1, [pc, #232]	; (800f4c8 <etharp_raw+0x108>)
 800f3e0:	483a      	ldr	r0, [pc, #232]	; (800f4cc <etharp_raw+0x10c>)
 800f3e2:	f002 fad9 	bl	8011998 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	211c      	movs	r1, #28
 800f3ea:	2002      	movs	r0, #2
 800f3ec:	f7fd ff50 	bl	800d290 <pbuf_alloc>
 800f3f0:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800f3f2:	69bb      	ldr	r3, [r7, #24]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d102      	bne.n	800f3fe <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800f3f8:	f04f 33ff 	mov.w	r3, #4294967295
 800f3fc:	e05d      	b.n	800f4ba <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800f3fe:	69bb      	ldr	r3, [r7, #24]
 800f400:	895b      	ldrh	r3, [r3, #10]
 800f402:	2b1b      	cmp	r3, #27
 800f404:	d806      	bhi.n	800f414 <etharp_raw+0x54>
 800f406:	4b2f      	ldr	r3, [pc, #188]	; (800f4c4 <etharp_raw+0x104>)
 800f408:	f240 4264 	movw	r2, #1124	; 0x464
 800f40c:	4930      	ldr	r1, [pc, #192]	; (800f4d0 <etharp_raw+0x110>)
 800f40e:	482f      	ldr	r0, [pc, #188]	; (800f4cc <etharp_raw+0x10c>)
 800f410:	f002 fac2 	bl	8011998 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800f414:	69bb      	ldr	r3, [r7, #24]
 800f416:	685b      	ldr	r3, [r3, #4]
 800f418:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800f41a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800f41c:	4618      	mov	r0, r3
 800f41e:	f7fd f9cf 	bl	800c7c0 <lwip_htons>
 800f422:	4603      	mov	r3, r0
 800f424:	461a      	mov	r2, r3
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f430:	2b06      	cmp	r3, #6
 800f432:	d006      	beq.n	800f442 <etharp_raw+0x82>
 800f434:	4b23      	ldr	r3, [pc, #140]	; (800f4c4 <etharp_raw+0x104>)
 800f436:	f240 426b 	movw	r2, #1131	; 0x46b
 800f43a:	4926      	ldr	r1, [pc, #152]	; (800f4d4 <etharp_raw+0x114>)
 800f43c:	4823      	ldr	r0, [pc, #140]	; (800f4cc <etharp_raw+0x10c>)
 800f43e:	f002 faab 	bl	8011998 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 800f442:	697b      	ldr	r3, [r7, #20]
 800f444:	3308      	adds	r3, #8
 800f446:	2206      	movs	r2, #6
 800f448:	6839      	ldr	r1, [r7, #0]
 800f44a:	4618      	mov	r0, r3
 800f44c:	f002 f9eb 	bl	8011826 <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 800f450:	697b      	ldr	r3, [r7, #20]
 800f452:	3312      	adds	r3, #18
 800f454:	2206      	movs	r2, #6
 800f456:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f458:	4618      	mov	r0, r3
 800f45a:	f002 f9e4 	bl	8011826 <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 800f45e:	697b      	ldr	r3, [r7, #20]
 800f460:	330e      	adds	r3, #14
 800f462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f464:	6812      	ldr	r2, [r2, #0]
 800f466:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 800f468:	697b      	ldr	r3, [r7, #20]
 800f46a:	3318      	adds	r3, #24
 800f46c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f46e:	6812      	ldr	r2, [r2, #0]
 800f470:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 800f472:	697b      	ldr	r3, [r7, #20]
 800f474:	2200      	movs	r2, #0
 800f476:	701a      	strb	r2, [r3, #0]
 800f478:	2200      	movs	r2, #0
 800f47a:	f042 0201 	orr.w	r2, r2, #1
 800f47e:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800f480:	697b      	ldr	r3, [r7, #20]
 800f482:	2200      	movs	r2, #0
 800f484:	f042 0208 	orr.w	r2, r2, #8
 800f488:	709a      	strb	r2, [r3, #2]
 800f48a:	2200      	movs	r2, #0
 800f48c:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800f48e:	697b      	ldr	r3, [r7, #20]
 800f490:	2206      	movs	r2, #6
 800f492:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800f494:	697b      	ldr	r3, [r7, #20]
 800f496:	2204      	movs	r2, #4
 800f498:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800f49a:	f640 0306 	movw	r3, #2054	; 0x806
 800f49e:	9300      	str	r3, [sp, #0]
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	68ba      	ldr	r2, [r7, #8]
 800f4a4:	69b9      	ldr	r1, [r7, #24]
 800f4a6:	68f8      	ldr	r0, [r7, #12]
 800f4a8:	f001 faea 	bl	8010a80 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800f4ac:	69b8      	ldr	r0, [r7, #24]
 800f4ae:	f7fe fa5d 	bl	800d96c <pbuf_free>
  p = NULL;
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800f4b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f4ba:	4618      	mov	r0, r3
 800f4bc:	3720      	adds	r7, #32
 800f4be:	46bd      	mov	sp, r7
 800f4c0:	bd80      	pop	{r7, pc}
 800f4c2:	bf00      	nop
 800f4c4:	080135c8 	.word	0x080135c8
 800f4c8:	08013718 	.word	0x08013718
 800f4cc:	08013640 	.word	0x08013640
 800f4d0:	080137b8 	.word	0x080137b8
 800f4d4:	080137ec 	.word	0x080137ec

0800f4d8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b088      	sub	sp, #32
 800f4dc:	af04      	add	r7, sp, #16
 800f4de:	60f8      	str	r0, [r7, #12]
 800f4e0:	60b9      	str	r1, [r7, #8]
 800f4e2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	f103 0029 	add.w	r0, r3, #41	; 0x29
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800f4f4:	2201      	movs	r2, #1
 800f4f6:	9203      	str	r2, [sp, #12]
 800f4f8:	68ba      	ldr	r2, [r7, #8]
 800f4fa:	9202      	str	r2, [sp, #8]
 800f4fc:	4a06      	ldr	r2, [pc, #24]	; (800f518 <etharp_request_dst+0x40>)
 800f4fe:	9201      	str	r2, [sp, #4]
 800f500:	9300      	str	r3, [sp, #0]
 800f502:	4603      	mov	r3, r0
 800f504:	687a      	ldr	r2, [r7, #4]
 800f506:	68f8      	ldr	r0, [r7, #12]
 800f508:	f7ff ff5a 	bl	800f3c0 <etharp_raw>
 800f50c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800f50e:	4618      	mov	r0, r3
 800f510:	3710      	adds	r7, #16
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}
 800f516:	bf00      	nop
 800f518:	08013d60 	.word	0x08013d60

0800f51c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b082      	sub	sp, #8
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
 800f524:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800f526:	4a05      	ldr	r2, [pc, #20]	; (800f53c <etharp_request+0x20>)
 800f528:	6839      	ldr	r1, [r7, #0]
 800f52a:	6878      	ldr	r0, [r7, #4]
 800f52c:	f7ff ffd4 	bl	800f4d8 <etharp_request_dst>
 800f530:	4603      	mov	r3, r0
}
 800f532:	4618      	mov	r0, r3
 800f534:	3708      	adds	r7, #8
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}
 800f53a:	bf00      	nop
 800f53c:	08013d58 	.word	0x08013d58

0800f540 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800f540:	b580      	push	{r7, lr}
 800f542:	b08e      	sub	sp, #56	; 0x38
 800f544:	af04      	add	r7, sp, #16
 800f546:	6078      	str	r0, [r7, #4]
 800f548:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800f54a:	4b7a      	ldr	r3, [pc, #488]	; (800f734 <icmp_input+0x1f4>)
 800f54c:	689b      	ldr	r3, [r3, #8]
 800f54e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 800f550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f552:	781b      	ldrb	r3, [r3, #0]
 800f554:	b29b      	uxth	r3, r3
 800f556:	f003 030f 	and.w	r3, r3, #15
 800f55a:	b29b      	uxth	r3, r3
 800f55c:	009b      	lsls	r3, r3, #2
 800f55e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 800f560:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f562:	2b13      	cmp	r3, #19
 800f564:	f240 80d1 	bls.w	800f70a <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	895b      	ldrh	r3, [r3, #10]
 800f56c:	2b03      	cmp	r3, #3
 800f56e:	f240 80ce 	bls.w	800f70e <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	685b      	ldr	r3, [r3, #4]
 800f576:	781b      	ldrb	r3, [r3, #0]
 800f578:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 800f57c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800f580:	2b00      	cmp	r3, #0
 800f582:	f000 80bb 	beq.w	800f6fc <icmp_input+0x1bc>
 800f586:	2b08      	cmp	r3, #8
 800f588:	f040 80bb 	bne.w	800f702 <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 800f58c:	4b6a      	ldr	r3, [pc, #424]	; (800f738 <icmp_input+0x1f8>)
 800f58e:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800f590:	4b68      	ldr	r3, [pc, #416]	; (800f734 <icmp_input+0x1f4>)
 800f592:	695b      	ldr	r3, [r3, #20]
 800f594:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f598:	2be0      	cmp	r3, #224	; 0xe0
 800f59a:	f000 80bf 	beq.w	800f71c <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800f59e:	4b65      	ldr	r3, [pc, #404]	; (800f734 <icmp_input+0x1f4>)
 800f5a0:	695a      	ldr	r2, [r3, #20]
 800f5a2:	4b64      	ldr	r3, [pc, #400]	; (800f734 <icmp_input+0x1f4>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	4619      	mov	r1, r3
 800f5a8:	4610      	mov	r0, r2
 800f5aa:	f000 fbc9 	bl	800fd40 <ip4_addr_isbroadcast_u32>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	f040 80b5 	bne.w	800f720 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	891b      	ldrh	r3, [r3, #8]
 800f5ba:	2b07      	cmp	r3, #7
 800f5bc:	f240 80a9 	bls.w	800f712 <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800f5c0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f5c2:	330e      	adds	r3, #14
 800f5c4:	b29b      	uxth	r3, r3
 800f5c6:	b21b      	sxth	r3, r3
 800f5c8:	4619      	mov	r1, r3
 800f5ca:	6878      	ldr	r0, [r7, #4]
 800f5cc:	f7fe f9aa 	bl	800d924 <pbuf_header>
 800f5d0:	4603      	mov	r3, r0
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d046      	beq.n	800f664 <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	891a      	ldrh	r2, [r3, #8]
 800f5da:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f5dc:	4413      	add	r3, r2
 800f5de:	b29b      	uxth	r3, r3
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	4619      	mov	r1, r3
 800f5e4:	2002      	movs	r0, #2
 800f5e6:	f7fd fe53 	bl	800d290 <pbuf_alloc>
 800f5ea:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 800f5ec:	69bb      	ldr	r3, [r7, #24]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	f000 8098 	beq.w	800f724 <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800f5f4:	69bb      	ldr	r3, [r7, #24]
 800f5f6:	895b      	ldrh	r3, [r3, #10]
 800f5f8:	461a      	mov	r2, r3
 800f5fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f5fc:	3308      	adds	r3, #8
 800f5fe:	429a      	cmp	r2, r3
 800f600:	d203      	bcs.n	800f60a <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 800f602:	69b8      	ldr	r0, [r7, #24]
 800f604:	f7fe f9b2 	bl	800d96c <pbuf_free>
        goto icmperr;
 800f608:	e08d      	b.n	800f726 <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 800f60a:	69bb      	ldr	r3, [r7, #24]
 800f60c:	685b      	ldr	r3, [r3, #4]
 800f60e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f610:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f612:	4618      	mov	r0, r3
 800f614:	f002 f907 	bl	8011826 <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 800f618:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f61a:	425b      	negs	r3, r3
 800f61c:	b29b      	uxth	r3, r3
 800f61e:	b21b      	sxth	r3, r3
 800f620:	4619      	mov	r1, r3
 800f622:	69b8      	ldr	r0, [r7, #24]
 800f624:	f7fe f97e 	bl	800d924 <pbuf_header>
 800f628:	4603      	mov	r3, r0
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d009      	beq.n	800f642 <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800f62e:	4b43      	ldr	r3, [pc, #268]	; (800f73c <icmp_input+0x1fc>)
 800f630:	22af      	movs	r2, #175	; 0xaf
 800f632:	4943      	ldr	r1, [pc, #268]	; (800f740 <icmp_input+0x200>)
 800f634:	4843      	ldr	r0, [pc, #268]	; (800f744 <icmp_input+0x204>)
 800f636:	f002 f9af 	bl	8011998 <iprintf>
        pbuf_free(r);
 800f63a:	69b8      	ldr	r0, [r7, #24]
 800f63c:	f7fe f996 	bl	800d96c <pbuf_free>
        goto icmperr;
 800f640:	e071      	b.n	800f726 <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 800f642:	6879      	ldr	r1, [r7, #4]
 800f644:	69b8      	ldr	r0, [r7, #24]
 800f646:	f7fe fac3 	bl	800dbd0 <pbuf_copy>
 800f64a:	4603      	mov	r3, r0
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d003      	beq.n	800f658 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 800f650:	69b8      	ldr	r0, [r7, #24]
 800f652:	f7fe f98b 	bl	800d96c <pbuf_free>
        goto icmperr;
 800f656:	e066      	b.n	800f726 <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 800f658:	6878      	ldr	r0, [r7, #4]
 800f65a:	f7fe f987 	bl	800d96c <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 800f65e:	69bb      	ldr	r3, [r7, #24]
 800f660:	607b      	str	r3, [r7, #4]
 800f662:	e015      	b.n	800f690 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 800f664:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f666:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 800f66a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800f66e:	33f2      	adds	r3, #242	; 0xf2
 800f670:	b29b      	uxth	r3, r3
 800f672:	b21b      	sxth	r3, r3
 800f674:	4619      	mov	r1, r3
 800f676:	6878      	ldr	r0, [r7, #4]
 800f678:	f7fe f954 	bl	800d924 <pbuf_header>
 800f67c:	4603      	mov	r3, r0
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d006      	beq.n	800f690 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800f682:	4b2e      	ldr	r3, [pc, #184]	; (800f73c <icmp_input+0x1fc>)
 800f684:	22c0      	movs	r2, #192	; 0xc0
 800f686:	4930      	ldr	r1, [pc, #192]	; (800f748 <icmp_input+0x208>)
 800f688:	482e      	ldr	r0, [pc, #184]	; (800f744 <icmp_input+0x204>)
 800f68a:	f002 f985 	bl	8011998 <iprintf>
        goto icmperr;
 800f68e:	e04a      	b.n	800f726 <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	685b      	ldr	r3, [r3, #4]
 800f694:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 800f696:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800f69a:	4619      	mov	r1, r3
 800f69c:	6878      	ldr	r0, [r7, #4]
 800f69e:	f7fe f941 	bl	800d924 <pbuf_header>
 800f6a2:	4603      	mov	r3, r0
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d12b      	bne.n	800f700 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	685b      	ldr	r3, [r3, #4]
 800f6ac:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 800f6ae:	69fb      	ldr	r3, [r7, #28]
 800f6b0:	681a      	ldr	r2, [r3, #0]
 800f6b2:	693b      	ldr	r3, [r7, #16]
 800f6b4:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800f6b6:	4b1f      	ldr	r3, [pc, #124]	; (800f734 <icmp_input+0x1f4>)
 800f6b8:	691a      	ldr	r2, [r3, #16]
 800f6ba:	693b      	ldr	r3, [r7, #16]
 800f6bc:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 800f6be:	697b      	ldr	r3, [r7, #20]
 800f6c0:	2200      	movs	r2, #0
 800f6c2:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 800f6c4:	697b      	ldr	r3, [r7, #20]
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	709a      	strb	r2, [r3, #2]
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 800f6ce:	693b      	ldr	r3, [r7, #16]
 800f6d0:	22ff      	movs	r2, #255	; 0xff
 800f6d2:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 800f6d4:	693b      	ldr	r3, [r7, #16]
 800f6d6:	2200      	movs	r2, #0
 800f6d8:	729a      	strb	r2, [r3, #10]
 800f6da:	2200      	movs	r2, #0
 800f6dc:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800f6de:	683b      	ldr	r3, [r7, #0]
 800f6e0:	9302      	str	r3, [sp, #8]
 800f6e2:	2301      	movs	r3, #1
 800f6e4:	9301      	str	r3, [sp, #4]
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	9300      	str	r3, [sp, #0]
 800f6ea:	23ff      	movs	r3, #255	; 0xff
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	69f9      	ldr	r1, [r7, #28]
 800f6f0:	6878      	ldr	r0, [r7, #4]
 800f6f2:	f000 fa53 	bl	800fb9c <ip4_output_if>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 800f6fa:	e001      	b.n	800f700 <icmp_input+0x1c0>
    break;
 800f6fc:	bf00      	nop
 800f6fe:	e000      	b.n	800f702 <icmp_input+0x1c2>
    break;
 800f700:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800f702:	6878      	ldr	r0, [r7, #4]
 800f704:	f7fe f932 	bl	800d96c <pbuf_free>
  return;
 800f708:	e011      	b.n	800f72e <icmp_input+0x1ee>
    goto lenerr;
 800f70a:	bf00      	nop
 800f70c:	e002      	b.n	800f714 <icmp_input+0x1d4>
    goto lenerr;
 800f70e:	bf00      	nop
 800f710:	e000      	b.n	800f714 <icmp_input+0x1d4>
      goto lenerr;
 800f712:	bf00      	nop
lenerr:
  pbuf_free(p);
 800f714:	6878      	ldr	r0, [r7, #4]
 800f716:	f7fe f929 	bl	800d96c <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800f71a:	e008      	b.n	800f72e <icmp_input+0x1ee>
      goto icmperr;
 800f71c:	bf00      	nop
 800f71e:	e002      	b.n	800f726 <icmp_input+0x1e6>
      goto icmperr;
 800f720:	bf00      	nop
 800f722:	e000      	b.n	800f726 <icmp_input+0x1e6>
        goto icmperr;
 800f724:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800f726:	6878      	ldr	r0, [r7, #4]
 800f728:	f7fe f920 	bl	800d96c <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800f72c:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800f72e:	3728      	adds	r7, #40	; 0x28
 800f730:	46bd      	mov	sp, r7
 800f732:	bd80      	pop	{r7, pc}
 800f734:	20003fc8 	.word	0x20003fc8
 800f738:	20003fdc 	.word	0x20003fdc
 800f73c:	08013830 	.word	0x08013830
 800f740:	08013868 	.word	0x08013868
 800f744:	080138a0 	.word	0x080138a0
 800f748:	080138c8 	.word	0x080138c8

0800f74c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b082      	sub	sp, #8
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]
 800f754:	460b      	mov	r3, r1
 800f756:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800f758:	78fb      	ldrb	r3, [r7, #3]
 800f75a:	461a      	mov	r2, r3
 800f75c:	2103      	movs	r1, #3
 800f75e:	6878      	ldr	r0, [r7, #4]
 800f760:	f000 f814 	bl	800f78c <icmp_send_response>
}
 800f764:	bf00      	nop
 800f766:	3708      	adds	r7, #8
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}

0800f76c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800f76c:	b580      	push	{r7, lr}
 800f76e:	b082      	sub	sp, #8
 800f770:	af00      	add	r7, sp, #0
 800f772:	6078      	str	r0, [r7, #4]
 800f774:	460b      	mov	r3, r1
 800f776:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800f778:	78fb      	ldrb	r3, [r7, #3]
 800f77a:	461a      	mov	r2, r3
 800f77c:	210b      	movs	r1, #11
 800f77e:	6878      	ldr	r0, [r7, #4]
 800f780:	f000 f804 	bl	800f78c <icmp_send_response>
}
 800f784:	bf00      	nop
 800f786:	3708      	adds	r7, #8
 800f788:	46bd      	mov	sp, r7
 800f78a:	bd80      	pop	{r7, pc}

0800f78c <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b08c      	sub	sp, #48	; 0x30
 800f790:	af04      	add	r7, sp, #16
 800f792:	6078      	str	r0, [r7, #4]
 800f794:	460b      	mov	r3, r1
 800f796:	70fb      	strb	r3, [r7, #3]
 800f798:	4613      	mov	r3, r2
 800f79a:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800f79c:	2200      	movs	r2, #0
 800f79e:	2124      	movs	r1, #36	; 0x24
 800f7a0:	2001      	movs	r0, #1
 800f7a2:	f7fd fd75 	bl	800d290 <pbuf_alloc>
 800f7a6:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800f7a8:	69fb      	ldr	r3, [r7, #28]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d04c      	beq.n	800f848 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800f7ae:	69fb      	ldr	r3, [r7, #28]
 800f7b0:	895b      	ldrh	r3, [r3, #10]
 800f7b2:	2b23      	cmp	r3, #35	; 0x23
 800f7b4:	d806      	bhi.n	800f7c4 <icmp_send_response+0x38>
 800f7b6:	4b26      	ldr	r3, [pc, #152]	; (800f850 <icmp_send_response+0xc4>)
 800f7b8:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800f7bc:	4925      	ldr	r1, [pc, #148]	; (800f854 <icmp_send_response+0xc8>)
 800f7be:	4826      	ldr	r0, [pc, #152]	; (800f858 <icmp_send_response+0xcc>)
 800f7c0:	f002 f8ea 	bl	8011998 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	685b      	ldr	r3, [r3, #4]
 800f7c8:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800f7ca:	69fb      	ldr	r3, [r7, #28]
 800f7cc:	685b      	ldr	r3, [r3, #4]
 800f7ce:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	78fa      	ldrb	r2, [r7, #3]
 800f7d4:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800f7d6:	697b      	ldr	r3, [r7, #20]
 800f7d8:	78ba      	ldrb	r2, [r7, #2]
 800f7da:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800f7dc:	697b      	ldr	r3, [r7, #20]
 800f7de:	2200      	movs	r2, #0
 800f7e0:	711a      	strb	r2, [r3, #4]
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800f7e6:	697b      	ldr	r3, [r7, #20]
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	719a      	strb	r2, [r3, #6]
 800f7ec:	2200      	movs	r2, #0
 800f7ee:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800f7f0:	69fb      	ldr	r3, [r7, #28]
 800f7f2:	685b      	ldr	r3, [r3, #4]
 800f7f4:	f103 0008 	add.w	r0, r3, #8
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	685b      	ldr	r3, [r3, #4]
 800f7fc:	221c      	movs	r2, #28
 800f7fe:	4619      	mov	r1, r3
 800f800:	f002 f811 	bl	8011826 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800f804:	69bb      	ldr	r3, [r7, #24]
 800f806:	68db      	ldr	r3, [r3, #12]
 800f808:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 800f80a:	f107 030c 	add.w	r3, r7, #12
 800f80e:	4618      	mov	r0, r3
 800f810:	f000 f824 	bl	800f85c <ip4_route>
 800f814:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800f816:	693b      	ldr	r3, [r7, #16]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d011      	beq.n	800f840 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	2200      	movs	r2, #0
 800f820:	709a      	strb	r2, [r3, #2]
 800f822:	2200      	movs	r2, #0
 800f824:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800f826:	f107 020c 	add.w	r2, r7, #12
 800f82a:	693b      	ldr	r3, [r7, #16]
 800f82c:	9302      	str	r3, [sp, #8]
 800f82e:	2301      	movs	r3, #1
 800f830:	9301      	str	r3, [sp, #4]
 800f832:	2300      	movs	r3, #0
 800f834:	9300      	str	r3, [sp, #0]
 800f836:	23ff      	movs	r3, #255	; 0xff
 800f838:	2100      	movs	r1, #0
 800f83a:	69f8      	ldr	r0, [r7, #28]
 800f83c:	f000 f9ae 	bl	800fb9c <ip4_output_if>
  }
  pbuf_free(q);
 800f840:	69f8      	ldr	r0, [r7, #28]
 800f842:	f7fe f893 	bl	800d96c <pbuf_free>
 800f846:	e000      	b.n	800f84a <icmp_send_response+0xbe>
    return;
 800f848:	bf00      	nop
}
 800f84a:	3720      	adds	r7, #32
 800f84c:	46bd      	mov	sp, r7
 800f84e:	bd80      	pop	{r7, pc}
 800f850:	08013830 	.word	0x08013830
 800f854:	080138fc 	.word	0x080138fc
 800f858:	080138a0 	.word	0x080138a0

0800f85c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800f85c:	b480      	push	{r7}
 800f85e:	b085      	sub	sp, #20
 800f860:	af00      	add	r7, sp, #0
 800f862:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800f864:	4b30      	ldr	r3, [pc, #192]	; (800f928 <ip4_route+0xcc>)
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	60fb      	str	r3, [r7, #12]
 800f86a:	e036      	b.n	800f8da <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f872:	f003 0301 	and.w	r3, r3, #1
 800f876:	b2db      	uxtb	r3, r3
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d02b      	beq.n	800f8d4 <ip4_route+0x78>
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f882:	089b      	lsrs	r3, r3, #2
 800f884:	f003 0301 	and.w	r3, r3, #1
 800f888:	b2db      	uxtb	r3, r3
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d022      	beq.n	800f8d4 <ip4_route+0x78>
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	3304      	adds	r3, #4
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d01d      	beq.n	800f8d4 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	681a      	ldr	r2, [r3, #0]
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	3304      	adds	r3, #4
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	405a      	eors	r2, r3
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	3308      	adds	r3, #8
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	4013      	ands	r3, r2
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d101      	bne.n	800f8b4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	e033      	b.n	800f91c <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f8ba:	f003 0302 	and.w	r3, r3, #2
 800f8be:	2b00      	cmp	r3, #0
 800f8c0:	d108      	bne.n	800f8d4 <ip4_route+0x78>
 800f8c2:	687b      	ldr	r3, [r7, #4]
 800f8c4:	681a      	ldr	r2, [r3, #0]
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	330c      	adds	r3, #12
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	429a      	cmp	r2, r3
 800f8ce:	d101      	bne.n	800f8d4 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	e023      	b.n	800f91c <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	60fb      	str	r3, [r7, #12]
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d1c5      	bne.n	800f86c <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800f8e0:	4b12      	ldr	r3, [pc, #72]	; (800f92c <ip4_route+0xd0>)
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d015      	beq.n	800f914 <ip4_route+0xb8>
 800f8e8:	4b10      	ldr	r3, [pc, #64]	; (800f92c <ip4_route+0xd0>)
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f8f0:	f003 0301 	and.w	r3, r3, #1
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d00d      	beq.n	800f914 <ip4_route+0xb8>
 800f8f8:	4b0c      	ldr	r3, [pc, #48]	; (800f92c <ip4_route+0xd0>)
 800f8fa:	681b      	ldr	r3, [r3, #0]
 800f8fc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f900:	f003 0304 	and.w	r3, r3, #4
 800f904:	2b00      	cmp	r3, #0
 800f906:	d005      	beq.n	800f914 <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 800f908:	4b08      	ldr	r3, [pc, #32]	; (800f92c <ip4_route+0xd0>)
 800f90a:	681b      	ldr	r3, [r3, #0]
 800f90c:	3304      	adds	r3, #4
 800f90e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800f910:	2b00      	cmp	r3, #0
 800f912:	d101      	bne.n	800f918 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800f914:	2300      	movs	r3, #0
 800f916:	e001      	b.n	800f91c <ip4_route+0xc0>
  }

  return netif_default;
 800f918:	4b04      	ldr	r3, [pc, #16]	; (800f92c <ip4_route+0xd0>)
 800f91a:	681b      	ldr	r3, [r3, #0]
}
 800f91c:	4618      	mov	r0, r3
 800f91e:	3714      	adds	r7, #20
 800f920:	46bd      	mov	sp, r7
 800f922:	bc80      	pop	{r7}
 800f924:	4770      	bx	lr
 800f926:	bf00      	nop
 800f928:	20006ff4 	.word	0x20006ff4
 800f92c:	20006ff8 	.word	0x20006ff8

0800f930 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800f930:	b580      	push	{r7, lr}
 800f932:	b086      	sub	sp, #24
 800f934:	af00      	add	r7, sp, #0
 800f936:	6078      	str	r0, [r7, #4]
 800f938:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	685b      	ldr	r3, [r3, #4]
 800f93e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800f940:	697b      	ldr	r3, [r7, #20]
 800f942:	781b      	ldrb	r3, [r3, #0]
 800f944:	091b      	lsrs	r3, r3, #4
 800f946:	b2db      	uxtb	r3, r3
 800f948:	2b04      	cmp	r3, #4
 800f94a:	d004      	beq.n	800f956 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f7fe f80d 	bl	800d96c <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800f952:	2300      	movs	r3, #0
 800f954:	e11a      	b.n	800fb8c <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 800f956:	697b      	ldr	r3, [r7, #20]
 800f958:	781b      	ldrb	r3, [r3, #0]
 800f95a:	b29b      	uxth	r3, r3
 800f95c:	f003 030f 	and.w	r3, r3, #15
 800f960:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 800f962:	897b      	ldrh	r3, [r7, #10]
 800f964:	009b      	lsls	r3, r3, #2
 800f966:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800f968:	697b      	ldr	r3, [r7, #20]
 800f96a:	885b      	ldrh	r3, [r3, #2]
 800f96c:	b29b      	uxth	r3, r3
 800f96e:	4618      	mov	r0, r3
 800f970:	f7fc ff26 	bl	800c7c0 <lwip_htons>
 800f974:	4603      	mov	r3, r0
 800f976:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	891b      	ldrh	r3, [r3, #8]
 800f97c:	893a      	ldrh	r2, [r7, #8]
 800f97e:	429a      	cmp	r2, r3
 800f980:	d204      	bcs.n	800f98c <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 800f982:	893b      	ldrh	r3, [r7, #8]
 800f984:	4619      	mov	r1, r3
 800f986:	6878      	ldr	r0, [r7, #4]
 800f988:	f7fd fe7c 	bl	800d684 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	895b      	ldrh	r3, [r3, #10]
 800f990:	897a      	ldrh	r2, [r7, #10]
 800f992:	429a      	cmp	r2, r3
 800f994:	d807      	bhi.n	800f9a6 <ip4_input+0x76>
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	891b      	ldrh	r3, [r3, #8]
 800f99a:	893a      	ldrh	r2, [r7, #8]
 800f99c:	429a      	cmp	r2, r3
 800f99e:	d802      	bhi.n	800f9a6 <ip4_input+0x76>
 800f9a0:	897b      	ldrh	r3, [r7, #10]
 800f9a2:	2b13      	cmp	r3, #19
 800f9a4:	d804      	bhi.n	800f9b0 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800f9a6:	6878      	ldr	r0, [r7, #4]
 800f9a8:	f7fd ffe0 	bl	800d96c <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800f9ac:	2300      	movs	r3, #0
 800f9ae:	e0ed      	b.n	800fb8c <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800f9b0:	697b      	ldr	r3, [r7, #20]
 800f9b2:	691b      	ldr	r3, [r3, #16]
 800f9b4:	4a77      	ldr	r2, [pc, #476]	; (800fb94 <ip4_input+0x264>)
 800f9b6:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800f9b8:	697b      	ldr	r3, [r7, #20]
 800f9ba:	68db      	ldr	r3, [r3, #12]
 800f9bc:	4a75      	ldr	r2, [pc, #468]	; (800fb94 <ip4_input+0x264>)
 800f9be:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800f9c0:	4b74      	ldr	r3, [pc, #464]	; (800fb94 <ip4_input+0x264>)
 800f9c2:	695b      	ldr	r3, [r3, #20]
 800f9c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f9c8:	2be0      	cmp	r3, #224	; 0xe0
 800f9ca:	d112      	bne.n	800f9f2 <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9d2:	f003 0301 	and.w	r3, r3, #1
 800f9d6:	b2db      	uxtb	r3, r3
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d007      	beq.n	800f9ec <ip4_input+0xbc>
 800f9dc:	683b      	ldr	r3, [r7, #0]
 800f9de:	3304      	adds	r3, #4
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d002      	beq.n	800f9ec <ip4_input+0xbc>
      netif = inp;
 800f9e6:	683b      	ldr	r3, [r7, #0]
 800f9e8:	613b      	str	r3, [r7, #16]
 800f9ea:	e041      	b.n	800fa70 <ip4_input+0x140>
    } else {
      netif = NULL;
 800f9ec:	2300      	movs	r3, #0
 800f9ee:	613b      	str	r3, [r7, #16]
 800f9f0:	e03e      	b.n	800fa70 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 800f9f2:	2301      	movs	r3, #1
 800f9f4:	60fb      	str	r3, [r7, #12]
    netif = inp;
 800f9f6:	683b      	ldr	r3, [r7, #0]
 800f9f8:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800f9fa:	693b      	ldr	r3, [r7, #16]
 800f9fc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fa00:	f003 0301 	and.w	r3, r3, #1
 800fa04:	b2db      	uxtb	r3, r3
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d014      	beq.n	800fa34 <ip4_input+0x104>
 800fa0a:	693b      	ldr	r3, [r7, #16]
 800fa0c:	3304      	adds	r3, #4
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d00f      	beq.n	800fa34 <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800fa14:	4b5f      	ldr	r3, [pc, #380]	; (800fb94 <ip4_input+0x264>)
 800fa16:	695a      	ldr	r2, [r3, #20]
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	3304      	adds	r3, #4
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	429a      	cmp	r2, r3
 800fa20:	d026      	beq.n	800fa70 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800fa22:	4b5c      	ldr	r3, [pc, #368]	; (800fb94 <ip4_input+0x264>)
 800fa24:	695b      	ldr	r3, [r3, #20]
 800fa26:	6939      	ldr	r1, [r7, #16]
 800fa28:	4618      	mov	r0, r3
 800fa2a:	f000 f989 	bl	800fd40 <ip4_addr_isbroadcast_u32>
 800fa2e:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d11d      	bne.n	800fa70 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d00d      	beq.n	800fa56 <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 800fa3a:	4b56      	ldr	r3, [pc, #344]	; (800fb94 <ip4_input+0x264>)
 800fa3c:	695b      	ldr	r3, [r3, #20]
 800fa3e:	b2db      	uxtb	r3, r3
 800fa40:	2b7f      	cmp	r3, #127	; 0x7f
 800fa42:	d102      	bne.n	800fa4a <ip4_input+0x11a>
          netif = NULL;
 800fa44:	2300      	movs	r3, #0
 800fa46:	613b      	str	r3, [r7, #16]
          break;
 800fa48:	e012      	b.n	800fa70 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 800fa4e:	4b52      	ldr	r3, [pc, #328]	; (800fb98 <ip4_input+0x268>)
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	613b      	str	r3, [r7, #16]
 800fa54:	e002      	b.n	800fa5c <ip4_input+0x12c>
      } else {
        netif = netif->next;
 800fa56:	693b      	ldr	r3, [r7, #16]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 800fa5c:	693a      	ldr	r2, [r7, #16]
 800fa5e:	683b      	ldr	r3, [r7, #0]
 800fa60:	429a      	cmp	r2, r3
 800fa62:	d102      	bne.n	800fa6a <ip4_input+0x13a>
        netif = netif->next;
 800fa64:	693b      	ldr	r3, [r7, #16]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 800fa6a:	693b      	ldr	r3, [r7, #16]
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d1c4      	bne.n	800f9fa <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800fa70:	4b48      	ldr	r3, [pc, #288]	; (800fb94 <ip4_input+0x264>)
 800fa72:	691b      	ldr	r3, [r3, #16]
 800fa74:	6839      	ldr	r1, [r7, #0]
 800fa76:	4618      	mov	r0, r3
 800fa78:	f000 f962 	bl	800fd40 <ip4_addr_isbroadcast_u32>
 800fa7c:	4603      	mov	r3, r0
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d105      	bne.n	800fa8e <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800fa82:	4b44      	ldr	r3, [pc, #272]	; (800fb94 <ip4_input+0x264>)
 800fa84:	691b      	ldr	r3, [r3, #16]
 800fa86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800fa8a:	2be0      	cmp	r3, #224	; 0xe0
 800fa8c:	d104      	bne.n	800fa98 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800fa8e:	6878      	ldr	r0, [r7, #4]
 800fa90:	f7fd ff6c 	bl	800d96c <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800fa94:	2300      	movs	r3, #0
 800fa96:	e079      	b.n	800fb8c <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800fa98:	693b      	ldr	r3, [r7, #16]
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d104      	bne.n	800faa8 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800fa9e:	6878      	ldr	r0, [r7, #4]
 800faa0:	f7fd ff64 	bl	800d96c <pbuf_free>
    return ERR_OK;
 800faa4:	2300      	movs	r3, #0
 800faa6:	e071      	b.n	800fb8c <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800faa8:	697b      	ldr	r3, [r7, #20]
 800faaa:	88db      	ldrh	r3, [r3, #6]
 800faac:	b29b      	uxth	r3, r3
 800faae:	461a      	mov	r2, r3
 800fab0:	f64f 733f 	movw	r3, #65343	; 0xff3f
 800fab4:	4013      	ands	r3, r2
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d00b      	beq.n	800fad2 <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800faba:	6878      	ldr	r0, [r7, #4]
 800fabc:	f000 fc84 	bl	80103c8 <ip4_reass>
 800fac0:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	2b00      	cmp	r3, #0
 800fac6:	d101      	bne.n	800facc <ip4_input+0x19c>
      return ERR_OK;
 800fac8:	2300      	movs	r3, #0
 800faca:	e05f      	b.n	800fb8c <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	685b      	ldr	r3, [r3, #4]
 800fad0:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800fad2:	4a30      	ldr	r2, [pc, #192]	; (800fb94 <ip4_input+0x264>)
 800fad4:	693b      	ldr	r3, [r7, #16]
 800fad6:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800fad8:	4a2e      	ldr	r2, [pc, #184]	; (800fb94 <ip4_input+0x264>)
 800fada:	683b      	ldr	r3, [r7, #0]
 800fadc:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800fade:	4a2d      	ldr	r2, [pc, #180]	; (800fb94 <ip4_input+0x264>)
 800fae0:	697b      	ldr	r3, [r7, #20]
 800fae2:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 800fae4:	697b      	ldr	r3, [r7, #20]
 800fae6:	781b      	ldrb	r3, [r3, #0]
 800fae8:	b29b      	uxth	r3, r3
 800faea:	f003 030f 	and.w	r3, r3, #15
 800faee:	b29b      	uxth	r3, r3
 800faf0:	009b      	lsls	r3, r3, #2
 800faf2:	b29a      	uxth	r2, r3
 800faf4:	4b27      	ldr	r3, [pc, #156]	; (800fb94 <ip4_input+0x264>)
 800faf6:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 800faf8:	897b      	ldrh	r3, [r7, #10]
 800fafa:	425b      	negs	r3, r3
 800fafc:	b29b      	uxth	r3, r3
 800fafe:	b21b      	sxth	r3, r3
 800fb00:	4619      	mov	r1, r3
 800fb02:	6878      	ldr	r0, [r7, #4]
 800fb04:	f7fd ff0e 	bl	800d924 <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 800fb08:	697b      	ldr	r3, [r7, #20]
 800fb0a:	7a5b      	ldrb	r3, [r3, #9]
 800fb0c:	2b01      	cmp	r3, #1
 800fb0e:	d006      	beq.n	800fb1e <ip4_input+0x1ee>
 800fb10:	2b11      	cmp	r3, #17
 800fb12:	d109      	bne.n	800fb28 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 800fb14:	6839      	ldr	r1, [r7, #0]
 800fb16:	6878      	ldr	r0, [r7, #4]
 800fb18:	f7fe faca 	bl	800e0b0 <udp_input>
      break;
 800fb1c:	e023      	b.n	800fb66 <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 800fb1e:	6839      	ldr	r1, [r7, #0]
 800fb20:	6878      	ldr	r0, [r7, #4]
 800fb22:	f7ff fd0d 	bl	800f540 <icmp_input>
      break;
 800fb26:	e01e      	b.n	800fb66 <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800fb28:	4b1a      	ldr	r3, [pc, #104]	; (800fb94 <ip4_input+0x264>)
 800fb2a:	695b      	ldr	r3, [r3, #20]
 800fb2c:	6939      	ldr	r1, [r7, #16]
 800fb2e:	4618      	mov	r0, r3
 800fb30:	f000 f906 	bl	800fd40 <ip4_addr_isbroadcast_u32>
 800fb34:	4603      	mov	r3, r0
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d112      	bne.n	800fb60 <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800fb3a:	4b16      	ldr	r3, [pc, #88]	; (800fb94 <ip4_input+0x264>)
 800fb3c:	695b      	ldr	r3, [r3, #20]
 800fb3e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800fb42:	2be0      	cmp	r3, #224	; 0xe0
 800fb44:	d00c      	beq.n	800fb60 <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 800fb46:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800fb4a:	4619      	mov	r1, r3
 800fb4c:	6878      	ldr	r0, [r7, #4]
 800fb4e:	f7fd fefb 	bl	800d948 <pbuf_header_force>
        p->payload = iphdr;
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	697a      	ldr	r2, [r7, #20]
 800fb56:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800fb58:	2102      	movs	r1, #2
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f7ff fdf6 	bl	800f74c <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 800fb60:	6878      	ldr	r0, [r7, #4]
 800fb62:	f7fd ff03 	bl	800d96c <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800fb66:	4b0b      	ldr	r3, [pc, #44]	; (800fb94 <ip4_input+0x264>)
 800fb68:	2200      	movs	r2, #0
 800fb6a:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800fb6c:	4b09      	ldr	r3, [pc, #36]	; (800fb94 <ip4_input+0x264>)
 800fb6e:	2200      	movs	r2, #0
 800fb70:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800fb72:	4b08      	ldr	r3, [pc, #32]	; (800fb94 <ip4_input+0x264>)
 800fb74:	2200      	movs	r2, #0
 800fb76:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800fb78:	4b06      	ldr	r3, [pc, #24]	; (800fb94 <ip4_input+0x264>)
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800fb7e:	4b05      	ldr	r3, [pc, #20]	; (800fb94 <ip4_input+0x264>)
 800fb80:	2200      	movs	r2, #0
 800fb82:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800fb84:	4b03      	ldr	r3, [pc, #12]	; (800fb94 <ip4_input+0x264>)
 800fb86:	2200      	movs	r2, #0
 800fb88:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800fb8a:	2300      	movs	r3, #0
}
 800fb8c:	4618      	mov	r0, r3
 800fb8e:	3718      	adds	r7, #24
 800fb90:	46bd      	mov	sp, r7
 800fb92:	bd80      	pop	{r7, pc}
 800fb94:	20003fc8 	.word	0x20003fc8
 800fb98:	20006ff4 	.word	0x20006ff4

0800fb9c <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b08a      	sub	sp, #40	; 0x28
 800fba0:	af04      	add	r7, sp, #16
 800fba2:	60f8      	str	r0, [r7, #12]
 800fba4:	60b9      	str	r1, [r7, #8]
 800fba6:	607a      	str	r2, [r7, #4]
 800fba8:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800fbaa:	68bb      	ldr	r3, [r7, #8]
 800fbac:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d009      	beq.n	800fbc8 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800fbb4:	68bb      	ldr	r3, [r7, #8]
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d003      	beq.n	800fbc2 <ip4_output_if+0x26>
 800fbba:	68bb      	ldr	r3, [r7, #8]
 800fbbc:	681b      	ldr	r3, [r3, #0]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d102      	bne.n	800fbc8 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800fbc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbc4:	3304      	adds	r3, #4
 800fbc6:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800fbc8:	78fa      	ldrb	r2, [r7, #3]
 800fbca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbcc:	9302      	str	r3, [sp, #8]
 800fbce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800fbd2:	9301      	str	r3, [sp, #4]
 800fbd4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800fbd8:	9300      	str	r3, [sp, #0]
 800fbda:	4613      	mov	r3, r2
 800fbdc:	687a      	ldr	r2, [r7, #4]
 800fbde:	6979      	ldr	r1, [r7, #20]
 800fbe0:	68f8      	ldr	r0, [r7, #12]
 800fbe2:	f000 f805 	bl	800fbf0 <ip4_output_if_src>
 800fbe6:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800fbe8:	4618      	mov	r0, r3
 800fbea:	3718      	adds	r7, #24
 800fbec:	46bd      	mov	sp, r7
 800fbee:	bd80      	pop	{r7, pc}

0800fbf0 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 800fbf0:	b580      	push	{r7, lr}
 800fbf2:	b088      	sub	sp, #32
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	60f8      	str	r0, [r7, #12]
 800fbf8:	60b9      	str	r1, [r7, #8]
 800fbfa:	607a      	str	r2, [r7, #4]
 800fbfc:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	89db      	ldrh	r3, [r3, #14]
 800fc02:	2b01      	cmp	r3, #1
 800fc04:	d006      	beq.n	800fc14 <ip4_output_if_src+0x24>
 800fc06:	4b48      	ldr	r3, [pc, #288]	; (800fd28 <ip4_output_if_src+0x138>)
 800fc08:	f240 3233 	movw	r2, #819	; 0x333
 800fc0c:	4947      	ldr	r1, [pc, #284]	; (800fd2c <ip4_output_if_src+0x13c>)
 800fc0e:	4848      	ldr	r0, [pc, #288]	; (800fd30 <ip4_output_if_src+0x140>)
 800fc10:	f001 fec2 	bl	8011998 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d060      	beq.n	800fcdc <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800fc1a:	2314      	movs	r3, #20
 800fc1c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 800fc1e:	2114      	movs	r1, #20
 800fc20:	68f8      	ldr	r0, [r7, #12]
 800fc22:	f7fd fe7f 	bl	800d924 <pbuf_header>
 800fc26:	4603      	mov	r3, r0
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d002      	beq.n	800fc32 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800fc2c:	f06f 0301 	mvn.w	r3, #1
 800fc30:	e075      	b.n	800fd1e <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	685b      	ldr	r3, [r3, #4]
 800fc36:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	895b      	ldrh	r3, [r3, #10]
 800fc3c:	2b13      	cmp	r3, #19
 800fc3e:	d806      	bhi.n	800fc4e <ip4_output_if_src+0x5e>
 800fc40:	4b39      	ldr	r3, [pc, #228]	; (800fd28 <ip4_output_if_src+0x138>)
 800fc42:	f240 3261 	movw	r2, #865	; 0x361
 800fc46:	493b      	ldr	r1, [pc, #236]	; (800fd34 <ip4_output_if_src+0x144>)
 800fc48:	4839      	ldr	r0, [pc, #228]	; (800fd30 <ip4_output_if_src+0x140>)
 800fc4a:	f001 fea5 	bl	8011998 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800fc4e:	69fb      	ldr	r3, [r7, #28]
 800fc50:	78fa      	ldrb	r2, [r7, #3]
 800fc52:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800fc54:	69fb      	ldr	r3, [r7, #28]
 800fc56:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800fc5a:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	681a      	ldr	r2, [r3, #0]
 800fc60:	69fb      	ldr	r3, [r7, #28]
 800fc62:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800fc64:	8b7b      	ldrh	r3, [r7, #26]
 800fc66:	089b      	lsrs	r3, r3, #2
 800fc68:	b29b      	uxth	r3, r3
 800fc6a:	b2db      	uxtb	r3, r3
 800fc6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc70:	b2da      	uxtb	r2, r3
 800fc72:	69fb      	ldr	r3, [r7, #28]
 800fc74:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800fc76:	69fb      	ldr	r3, [r7, #28]
 800fc78:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800fc7c:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	891b      	ldrh	r3, [r3, #8]
 800fc82:	4618      	mov	r0, r3
 800fc84:	f7fc fd9c 	bl	800c7c0 <lwip_htons>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	461a      	mov	r2, r3
 800fc8c:	69fb      	ldr	r3, [r7, #28]
 800fc8e:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800fc90:	69fb      	ldr	r3, [r7, #28]
 800fc92:	2200      	movs	r2, #0
 800fc94:	719a      	strb	r2, [r3, #6]
 800fc96:	2200      	movs	r2, #0
 800fc98:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800fc9a:	4b27      	ldr	r3, [pc, #156]	; (800fd38 <ip4_output_if_src+0x148>)
 800fc9c:	881b      	ldrh	r3, [r3, #0]
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f7fc fd8e 	bl	800c7c0 <lwip_htons>
 800fca4:	4603      	mov	r3, r0
 800fca6:	461a      	mov	r2, r3
 800fca8:	69fb      	ldr	r3, [r7, #28]
 800fcaa:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800fcac:	4b22      	ldr	r3, [pc, #136]	; (800fd38 <ip4_output_if_src+0x148>)
 800fcae:	881b      	ldrh	r3, [r3, #0]
 800fcb0:	3301      	adds	r3, #1
 800fcb2:	b29a      	uxth	r2, r3
 800fcb4:	4b20      	ldr	r3, [pc, #128]	; (800fd38 <ip4_output_if_src+0x148>)
 800fcb6:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800fcb8:	68bb      	ldr	r3, [r7, #8]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d104      	bne.n	800fcc8 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800fcbe:	4b1f      	ldr	r3, [pc, #124]	; (800fd3c <ip4_output_if_src+0x14c>)
 800fcc0:	681a      	ldr	r2, [r3, #0]
 800fcc2:	69fb      	ldr	r3, [r7, #28]
 800fcc4:	60da      	str	r2, [r3, #12]
 800fcc6:	e003      	b.n	800fcd0 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800fcc8:	68bb      	ldr	r3, [r7, #8]
 800fcca:	681a      	ldr	r2, [r3, #0]
 800fccc:	69fb      	ldr	r3, [r7, #28]
 800fcce:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800fcd0:	69fb      	ldr	r3, [r7, #28]
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	729a      	strb	r2, [r3, #10]
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	72da      	strb	r2, [r3, #11]
 800fcda:	e008      	b.n	800fcee <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 800fcdc:	68fb      	ldr	r3, [r7, #12]
 800fcde:	685b      	ldr	r3, [r3, #4]
 800fce0:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800fce2:	69fb      	ldr	r3, [r7, #28]
 800fce4:	691b      	ldr	r3, [r3, #16]
 800fce6:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800fce8:	f107 0314 	add.w	r3, r7, #20
 800fcec:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800fcee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcf0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d00c      	beq.n	800fd10 <ip4_output_if_src+0x120>
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	891a      	ldrh	r2, [r3, #8]
 800fcfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fcfc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800fcfe:	429a      	cmp	r2, r3
 800fd00:	d906      	bls.n	800fd10 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 800fd02:	687a      	ldr	r2, [r7, #4]
 800fd04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800fd06:	68f8      	ldr	r0, [r7, #12]
 800fd08:	f000 fd08 	bl	801071c <ip4_frag>
 800fd0c:	4603      	mov	r3, r0
 800fd0e:	e006      	b.n	800fd1e <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800fd10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd12:	695b      	ldr	r3, [r3, #20]
 800fd14:	687a      	ldr	r2, [r7, #4]
 800fd16:	68f9      	ldr	r1, [r7, #12]
 800fd18:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800fd1a:	4798      	blx	r3
 800fd1c:	4603      	mov	r3, r0
}
 800fd1e:	4618      	mov	r0, r3
 800fd20:	3720      	adds	r7, #32
 800fd22:	46bd      	mov	sp, r7
 800fd24:	bd80      	pop	{r7, pc}
 800fd26:	bf00      	nop
 800fd28:	08013928 	.word	0x08013928
 800fd2c:	0801395c 	.word	0x0801395c
 800fd30:	08013968 	.word	0x08013968
 800fd34:	08013990 	.word	0x08013990
 800fd38:	20000536 	.word	0x20000536
 800fd3c:	08013d54 	.word	0x08013d54

0800fd40 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800fd40:	b480      	push	{r7}
 800fd42:	b085      	sub	sp, #20
 800fd44:	af00      	add	r7, sp, #0
 800fd46:	6078      	str	r0, [r7, #4]
 800fd48:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd54:	d002      	beq.n	800fd5c <ip4_addr_isbroadcast_u32+0x1c>
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d101      	bne.n	800fd60 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800fd5c:	2301      	movs	r3, #1
 800fd5e:	e02a      	b.n	800fdb6 <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800fd66:	f003 0302 	and.w	r3, r3, #2
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d101      	bne.n	800fd72 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800fd6e:	2300      	movs	r3, #0
 800fd70:	e021      	b.n	800fdb6 <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	3304      	adds	r3, #4
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	687a      	ldr	r2, [r7, #4]
 800fd7a:	429a      	cmp	r2, r3
 800fd7c:	d101      	bne.n	800fd82 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800fd7e:	2300      	movs	r3, #0
 800fd80:	e019      	b.n	800fdb6 <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800fd82:	68fa      	ldr	r2, [r7, #12]
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	3304      	adds	r3, #4
 800fd88:	681b      	ldr	r3, [r3, #0]
 800fd8a:	405a      	eors	r2, r3
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	3308      	adds	r3, #8
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	4013      	ands	r3, r2
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d10d      	bne.n	800fdb4 <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800fd98:	683b      	ldr	r3, [r7, #0]
 800fd9a:	3308      	adds	r3, #8
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	43da      	mvns	r2, r3
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800fda4:	683b      	ldr	r3, [r7, #0]
 800fda6:	3308      	adds	r3, #8
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800fdac:	429a      	cmp	r2, r3
 800fdae:	d101      	bne.n	800fdb4 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800fdb0:	2301      	movs	r3, #1
 800fdb2:	e000      	b.n	800fdb6 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800fdb4:	2300      	movs	r3, #0
  }
}
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	3714      	adds	r7, #20
 800fdba:	46bd      	mov	sp, r7
 800fdbc:	bc80      	pop	{r7}
 800fdbe:	4770      	bx	lr

0800fdc0 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800fdc0:	b580      	push	{r7, lr}
 800fdc2:	b084      	sub	sp, #16
 800fdc4:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800fdca:	4b12      	ldr	r3, [pc, #72]	; (800fe14 <ip_reass_tmr+0x54>)
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800fdd0:	e018      	b.n	800fe04 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	7fdb      	ldrb	r3, [r3, #31]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d00b      	beq.n	800fdf2 <ip_reass_tmr+0x32>
      r->timer--;
 800fdda:	68fb      	ldr	r3, [r7, #12]
 800fddc:	7fdb      	ldrb	r3, [r3, #31]
 800fdde:	3b01      	subs	r3, #1
 800fde0:	b2da      	uxtb	r2, r3
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	60fb      	str	r3, [r7, #12]
 800fdf0:	e008      	b.n	800fe04 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800fdfc:	68b9      	ldr	r1, [r7, #8]
 800fdfe:	6878      	ldr	r0, [r7, #4]
 800fe00:	f000 f80a 	bl	800fe18 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800fe04:	68fb      	ldr	r3, [r7, #12]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d1e3      	bne.n	800fdd2 <ip_reass_tmr+0x12>
     }
   }
}
 800fe0a:	bf00      	nop
 800fe0c:	3710      	adds	r7, #16
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	bd80      	pop	{r7, pc}
 800fe12:	bf00      	nop
 800fe14:	20000538 	.word	0x20000538

0800fe18 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800fe18:	b580      	push	{r7, lr}
 800fe1a:	b088      	sub	sp, #32
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
 800fe20:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800fe22:	2300      	movs	r3, #0
 800fe24:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800fe26:	683a      	ldr	r2, [r7, #0]
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	429a      	cmp	r2, r3
 800fe2c:	d105      	bne.n	800fe3a <ip_reass_free_complete_datagram+0x22>
 800fe2e:	4b45      	ldr	r3, [pc, #276]	; (800ff44 <ip_reass_free_complete_datagram+0x12c>)
 800fe30:	22ab      	movs	r2, #171	; 0xab
 800fe32:	4945      	ldr	r1, [pc, #276]	; (800ff48 <ip_reass_free_complete_datagram+0x130>)
 800fe34:	4845      	ldr	r0, [pc, #276]	; (800ff4c <ip_reass_free_complete_datagram+0x134>)
 800fe36:	f001 fdaf 	bl	8011998 <iprintf>
  if (prev != NULL) {
 800fe3a:	683b      	ldr	r3, [r7, #0]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d00a      	beq.n	800fe56 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800fe40:	683b      	ldr	r3, [r7, #0]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	687a      	ldr	r2, [r7, #4]
 800fe46:	429a      	cmp	r2, r3
 800fe48:	d005      	beq.n	800fe56 <ip_reass_free_complete_datagram+0x3e>
 800fe4a:	4b3e      	ldr	r3, [pc, #248]	; (800ff44 <ip_reass_free_complete_datagram+0x12c>)
 800fe4c:	22ad      	movs	r2, #173	; 0xad
 800fe4e:	4940      	ldr	r1, [pc, #256]	; (800ff50 <ip_reass_free_complete_datagram+0x138>)
 800fe50:	483e      	ldr	r0, [pc, #248]	; (800ff4c <ip_reass_free_complete_datagram+0x134>)
 800fe52:	f001 fda1 	bl	8011998 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	685b      	ldr	r3, [r3, #4]
 800fe5a:	685b      	ldr	r3, [r3, #4]
 800fe5c:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800fe5e:	697b      	ldr	r3, [r7, #20]
 800fe60:	889b      	ldrh	r3, [r3, #4]
 800fe62:	b29b      	uxth	r3, r3
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d12a      	bne.n	800febe <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	685b      	ldr	r3, [r3, #4]
 800fe6c:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800fe6e:	697b      	ldr	r3, [r7, #20]
 800fe70:	681a      	ldr	r2, [r3, #0]
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800fe76:	69bb      	ldr	r3, [r7, #24]
 800fe78:	6858      	ldr	r0, [r3, #4]
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	3308      	adds	r3, #8
 800fe7e:	2214      	movs	r2, #20
 800fe80:	4619      	mov	r1, r3
 800fe82:	f001 fcd0 	bl	8011826 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800fe86:	2101      	movs	r1, #1
 800fe88:	69b8      	ldr	r0, [r7, #24]
 800fe8a:	f7ff fc6f 	bl	800f76c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800fe8e:	69b8      	ldr	r0, [r7, #24]
 800fe90:	f7fd fe00 	bl	800da94 <pbuf_clen>
 800fe94:	4603      	mov	r3, r0
 800fe96:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800fe98:	8bfa      	ldrh	r2, [r7, #30]
 800fe9a:	8a7b      	ldrh	r3, [r7, #18]
 800fe9c:	4413      	add	r3, r2
 800fe9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fea2:	db05      	blt.n	800feb0 <ip_reass_free_complete_datagram+0x98>
 800fea4:	4b27      	ldr	r3, [pc, #156]	; (800ff44 <ip_reass_free_complete_datagram+0x12c>)
 800fea6:	22bc      	movs	r2, #188	; 0xbc
 800fea8:	492a      	ldr	r1, [pc, #168]	; (800ff54 <ip_reass_free_complete_datagram+0x13c>)
 800feaa:	4828      	ldr	r0, [pc, #160]	; (800ff4c <ip_reass_free_complete_datagram+0x134>)
 800feac:	f001 fd74 	bl	8011998 <iprintf>
    pbufs_freed += clen;
 800feb0:	8bfa      	ldrh	r2, [r7, #30]
 800feb2:	8a7b      	ldrh	r3, [r7, #18]
 800feb4:	4413      	add	r3, r2
 800feb6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800feb8:	69b8      	ldr	r0, [r7, #24]
 800feba:	f7fd fd57 	bl	800d96c <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	685b      	ldr	r3, [r3, #4]
 800fec2:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800fec4:	e01f      	b.n	800ff06 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800fec6:	69bb      	ldr	r3, [r7, #24]
 800fec8:	685b      	ldr	r3, [r3, #4]
 800feca:	617b      	str	r3, [r7, #20]
    pcur = p;
 800fecc:	69bb      	ldr	r3, [r7, #24]
 800fece:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800fed0:	697b      	ldr	r3, [r7, #20]
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800fed6:	68f8      	ldr	r0, [r7, #12]
 800fed8:	f7fd fddc 	bl	800da94 <pbuf_clen>
 800fedc:	4603      	mov	r3, r0
 800fede:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800fee0:	8bfa      	ldrh	r2, [r7, #30]
 800fee2:	8a7b      	ldrh	r3, [r7, #18]
 800fee4:	4413      	add	r3, r2
 800fee6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800feea:	db05      	blt.n	800fef8 <ip_reass_free_complete_datagram+0xe0>
 800feec:	4b15      	ldr	r3, [pc, #84]	; (800ff44 <ip_reass_free_complete_datagram+0x12c>)
 800feee:	22cc      	movs	r2, #204	; 0xcc
 800fef0:	4918      	ldr	r1, [pc, #96]	; (800ff54 <ip_reass_free_complete_datagram+0x13c>)
 800fef2:	4816      	ldr	r0, [pc, #88]	; (800ff4c <ip_reass_free_complete_datagram+0x134>)
 800fef4:	f001 fd50 	bl	8011998 <iprintf>
    pbufs_freed += clen;
 800fef8:	8bfa      	ldrh	r2, [r7, #30]
 800fefa:	8a7b      	ldrh	r3, [r7, #18]
 800fefc:	4413      	add	r3, r2
 800fefe:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800ff00:	68f8      	ldr	r0, [r7, #12]
 800ff02:	f7fd fd33 	bl	800d96c <pbuf_free>
  while (p != NULL) {
 800ff06:	69bb      	ldr	r3, [r7, #24]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d1dc      	bne.n	800fec6 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800ff0c:	6839      	ldr	r1, [r7, #0]
 800ff0e:	6878      	ldr	r0, [r7, #4]
 800ff10:	f000 f8c2 	bl	8010098 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 800ff14:	4b10      	ldr	r3, [pc, #64]	; (800ff58 <ip_reass_free_complete_datagram+0x140>)
 800ff16:	881b      	ldrh	r3, [r3, #0]
 800ff18:	8bfa      	ldrh	r2, [r7, #30]
 800ff1a:	429a      	cmp	r2, r3
 800ff1c:	d905      	bls.n	800ff2a <ip_reass_free_complete_datagram+0x112>
 800ff1e:	4b09      	ldr	r3, [pc, #36]	; (800ff44 <ip_reass_free_complete_datagram+0x12c>)
 800ff20:	22d2      	movs	r2, #210	; 0xd2
 800ff22:	490e      	ldr	r1, [pc, #56]	; (800ff5c <ip_reass_free_complete_datagram+0x144>)
 800ff24:	4809      	ldr	r0, [pc, #36]	; (800ff4c <ip_reass_free_complete_datagram+0x134>)
 800ff26:	f001 fd37 	bl	8011998 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 800ff2a:	4b0b      	ldr	r3, [pc, #44]	; (800ff58 <ip_reass_free_complete_datagram+0x140>)
 800ff2c:	881a      	ldrh	r2, [r3, #0]
 800ff2e:	8bfb      	ldrh	r3, [r7, #30]
 800ff30:	1ad3      	subs	r3, r2, r3
 800ff32:	b29a      	uxth	r2, r3
 800ff34:	4b08      	ldr	r3, [pc, #32]	; (800ff58 <ip_reass_free_complete_datagram+0x140>)
 800ff36:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800ff38:	8bfb      	ldrh	r3, [r7, #30]
}
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	3720      	adds	r7, #32
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	bd80      	pop	{r7, pc}
 800ff42:	bf00      	nop
 800ff44:	080139c0 	.word	0x080139c0
 800ff48:	080139fc 	.word	0x080139fc
 800ff4c:	08013a08 	.word	0x08013a08
 800ff50:	08013a30 	.word	0x08013a30
 800ff54:	08013a44 	.word	0x08013a44
 800ff58:	2000053c 	.word	0x2000053c
 800ff5c:	08013a64 	.word	0x08013a64

0800ff60 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b08a      	sub	sp, #40	; 0x28
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	6078      	str	r0, [r7, #4]
 800ff68:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800ff6e:	2300      	movs	r3, #0
 800ff70:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800ff72:	2300      	movs	r3, #0
 800ff74:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800ff76:	2300      	movs	r3, #0
 800ff78:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800ff7e:	4b28      	ldr	r3, [pc, #160]	; (8010020 <ip_reass_remove_oldest_datagram+0xc0>)
 800ff80:	681b      	ldr	r3, [r3, #0]
 800ff82:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800ff84:	e030      	b.n	800ffe8 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800ff86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff88:	695a      	ldr	r2, [r3, #20]
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	68db      	ldr	r3, [r3, #12]
 800ff8e:	429a      	cmp	r2, r3
 800ff90:	d10c      	bne.n	800ffac <ip_reass_remove_oldest_datagram+0x4c>
 800ff92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff94:	699a      	ldr	r2, [r3, #24]
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	691b      	ldr	r3, [r3, #16]
 800ff9a:	429a      	cmp	r2, r3
 800ff9c:	d106      	bne.n	800ffac <ip_reass_remove_oldest_datagram+0x4c>
 800ff9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffa0:	899a      	ldrh	r2, [r3, #12]
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	889b      	ldrh	r3, [r3, #4]
 800ffa6:	b29b      	uxth	r3, r3
 800ffa8:	429a      	cmp	r2, r3
 800ffaa:	d014      	beq.n	800ffd6 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800ffac:	693b      	ldr	r3, [r7, #16]
 800ffae:	3301      	adds	r3, #1
 800ffb0:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800ffb2:	6a3b      	ldr	r3, [r7, #32]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d104      	bne.n	800ffc2 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800ffb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffba:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ffbc:	69fb      	ldr	r3, [r7, #28]
 800ffbe:	61bb      	str	r3, [r7, #24]
 800ffc0:	e009      	b.n	800ffd6 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800ffc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffc4:	7fda      	ldrb	r2, [r3, #31]
 800ffc6:	6a3b      	ldr	r3, [r7, #32]
 800ffc8:	7fdb      	ldrb	r3, [r3, #31]
 800ffca:	429a      	cmp	r2, r3
 800ffcc:	d803      	bhi.n	800ffd6 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800ffce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffd0:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ffd2:	69fb      	ldr	r3, [r7, #28]
 800ffd4:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800ffd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d001      	beq.n	800ffe2 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800ffde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffe0:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800ffe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 800ffe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d1cb      	bne.n	800ff86 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800ffee:	6a3b      	ldr	r3, [r7, #32]
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d008      	beq.n	8010006 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800fff4:	69b9      	ldr	r1, [r7, #24]
 800fff6:	6a38      	ldr	r0, [r7, #32]
 800fff8:	f7ff ff0e 	bl	800fe18 <ip_reass_free_complete_datagram>
 800fffc:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800fffe:	697a      	ldr	r2, [r7, #20]
 8010000:	68fb      	ldr	r3, [r7, #12]
 8010002:	4413      	add	r3, r2
 8010004:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8010006:	697a      	ldr	r2, [r7, #20]
 8010008:	683b      	ldr	r3, [r7, #0]
 801000a:	429a      	cmp	r2, r3
 801000c:	da02      	bge.n	8010014 <ip_reass_remove_oldest_datagram+0xb4>
 801000e:	693b      	ldr	r3, [r7, #16]
 8010010:	2b01      	cmp	r3, #1
 8010012:	dcac      	bgt.n	800ff6e <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8010014:	697b      	ldr	r3, [r7, #20]
}
 8010016:	4618      	mov	r0, r3
 8010018:	3728      	adds	r7, #40	; 0x28
 801001a:	46bd      	mov	sp, r7
 801001c:	bd80      	pop	{r7, pc}
 801001e:	bf00      	nop
 8010020:	20000538 	.word	0x20000538

08010024 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8010024:	b580      	push	{r7, lr}
 8010026:	b084      	sub	sp, #16
 8010028:	af00      	add	r7, sp, #0
 801002a:	6078      	str	r0, [r7, #4]
 801002c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801002e:	2001      	movs	r0, #1
 8010030:	f7fc ff54 	bl	800cedc <memp_malloc>
 8010034:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d110      	bne.n	801005e <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801003c:	6839      	ldr	r1, [r7, #0]
 801003e:	6878      	ldr	r0, [r7, #4]
 8010040:	f7ff ff8e 	bl	800ff60 <ip_reass_remove_oldest_datagram>
 8010044:	4602      	mov	r2, r0
 8010046:	683b      	ldr	r3, [r7, #0]
 8010048:	4293      	cmp	r3, r2
 801004a:	dc03      	bgt.n	8010054 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801004c:	2001      	movs	r0, #1
 801004e:	f7fc ff45 	bl	800cedc <memp_malloc>
 8010052:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	2b00      	cmp	r3, #0
 8010058:	d101      	bne.n	801005e <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 801005a:	2300      	movs	r3, #0
 801005c:	e016      	b.n	801008c <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801005e:	2220      	movs	r2, #32
 8010060:	2100      	movs	r1, #0
 8010062:	68f8      	ldr	r0, [r7, #12]
 8010064:	f001 fbea 	bl	801183c <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	2203      	movs	r2, #3
 801006c:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801006e:	4b09      	ldr	r3, [pc, #36]	; (8010094 <ip_reass_enqueue_new_datagram+0x70>)
 8010070:	681a      	ldr	r2, [r3, #0]
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8010076:	4a07      	ldr	r2, [pc, #28]	; (8010094 <ip_reass_enqueue_new_datagram+0x70>)
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	3308      	adds	r3, #8
 8010080:	2214      	movs	r2, #20
 8010082:	6879      	ldr	r1, [r7, #4]
 8010084:	4618      	mov	r0, r3
 8010086:	f001 fbce 	bl	8011826 <memcpy>
  return ipr;
 801008a:	68fb      	ldr	r3, [r7, #12]
}
 801008c:	4618      	mov	r0, r3
 801008e:	3710      	adds	r7, #16
 8010090:	46bd      	mov	sp, r7
 8010092:	bd80      	pop	{r7, pc}
 8010094:	20000538 	.word	0x20000538

08010098 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b082      	sub	sp, #8
 801009c:	af00      	add	r7, sp, #0
 801009e:	6078      	str	r0, [r7, #4]
 80100a0:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80100a2:	4b10      	ldr	r3, [pc, #64]	; (80100e4 <ip_reass_dequeue_datagram+0x4c>)
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	687a      	ldr	r2, [r7, #4]
 80100a8:	429a      	cmp	r2, r3
 80100aa:	d104      	bne.n	80100b6 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	681b      	ldr	r3, [r3, #0]
 80100b0:	4a0c      	ldr	r2, [pc, #48]	; (80100e4 <ip_reass_dequeue_datagram+0x4c>)
 80100b2:	6013      	str	r3, [r2, #0]
 80100b4:	e00d      	b.n	80100d2 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80100b6:	683b      	ldr	r3, [r7, #0]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d106      	bne.n	80100ca <ip_reass_dequeue_datagram+0x32>
 80100bc:	4b0a      	ldr	r3, [pc, #40]	; (80100e8 <ip_reass_dequeue_datagram+0x50>)
 80100be:	f240 1245 	movw	r2, #325	; 0x145
 80100c2:	490a      	ldr	r1, [pc, #40]	; (80100ec <ip_reass_dequeue_datagram+0x54>)
 80100c4:	480a      	ldr	r0, [pc, #40]	; (80100f0 <ip_reass_dequeue_datagram+0x58>)
 80100c6:	f001 fc67 	bl	8011998 <iprintf>
    prev->next = ipr->next;
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	681a      	ldr	r2, [r3, #0]
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80100d2:	6879      	ldr	r1, [r7, #4]
 80100d4:	2001      	movs	r0, #1
 80100d6:	f7fc ff4d 	bl	800cf74 <memp_free>
}
 80100da:	bf00      	nop
 80100dc:	3708      	adds	r7, #8
 80100de:	46bd      	mov	sp, r7
 80100e0:	bd80      	pop	{r7, pc}
 80100e2:	bf00      	nop
 80100e4:	20000538 	.word	0x20000538
 80100e8:	080139c0 	.word	0x080139c0
 80100ec:	08013a80 	.word	0x08013a80
 80100f0:	08013a08 	.word	0x08013a08

080100f4 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 80100f4:	b580      	push	{r7, lr}
 80100f6:	b08c      	sub	sp, #48	; 0x30
 80100f8:	af00      	add	r7, sp, #0
 80100fa:	60f8      	str	r0, [r7, #12]
 80100fc:	60b9      	str	r1, [r7, #8]
 80100fe:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 8010100:	2300      	movs	r3, #0
 8010102:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8010104:	2301      	movs	r3, #1
 8010106:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 8010108:	68bb      	ldr	r3, [r7, #8]
 801010a:	685b      	ldr	r3, [r3, #4]
 801010c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 801010e:	69fb      	ldr	r3, [r7, #28]
 8010110:	885b      	ldrh	r3, [r3, #2]
 8010112:	b29b      	uxth	r3, r3
 8010114:	4618      	mov	r0, r3
 8010116:	f7fc fb53 	bl	800c7c0 <lwip_htons>
 801011a:	4603      	mov	r3, r0
 801011c:	461a      	mov	r2, r3
 801011e:	69fb      	ldr	r3, [r7, #28]
 8010120:	781b      	ldrb	r3, [r3, #0]
 8010122:	b29b      	uxth	r3, r3
 8010124:	f003 030f 	and.w	r3, r3, #15
 8010128:	b29b      	uxth	r3, r3
 801012a:	009b      	lsls	r3, r3, #2
 801012c:	b29b      	uxth	r3, r3
 801012e:	1ad3      	subs	r3, r2, r3
 8010130:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 8010132:	69fb      	ldr	r3, [r7, #28]
 8010134:	88db      	ldrh	r3, [r3, #6]
 8010136:	b29b      	uxth	r3, r3
 8010138:	4618      	mov	r0, r3
 801013a:	f7fc fb41 	bl	800c7c0 <lwip_htons>
 801013e:	4603      	mov	r3, r0
 8010140:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010144:	b29b      	uxth	r3, r3
 8010146:	00db      	lsls	r3, r3, #3
 8010148:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 801014a:	68bb      	ldr	r3, [r7, #8]
 801014c:	685b      	ldr	r3, [r3, #4]
 801014e:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8010150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010152:	2200      	movs	r2, #0
 8010154:	701a      	strb	r2, [r3, #0]
 8010156:	2200      	movs	r2, #0
 8010158:	705a      	strb	r2, [r3, #1]
 801015a:	2200      	movs	r2, #0
 801015c:	709a      	strb	r2, [r3, #2]
 801015e:	2200      	movs	r2, #0
 8010160:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8010162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010164:	8b3a      	ldrh	r2, [r7, #24]
 8010166:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8010168:	8b3a      	ldrh	r2, [r7, #24]
 801016a:	8b7b      	ldrh	r3, [r7, #26]
 801016c:	4413      	add	r3, r2
 801016e:	b29a      	uxth	r2, r3
 8010170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010172:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	685b      	ldr	r3, [r3, #4]
 8010178:	627b      	str	r3, [r7, #36]	; 0x24
 801017a:	e061      	b.n	8010240 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 801017c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801017e:	685b      	ldr	r3, [r3, #4]
 8010180:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 8010182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010184:	889b      	ldrh	r3, [r3, #4]
 8010186:	b29a      	uxth	r2, r3
 8010188:	697b      	ldr	r3, [r7, #20]
 801018a:	889b      	ldrh	r3, [r3, #4]
 801018c:	b29b      	uxth	r3, r3
 801018e:	429a      	cmp	r2, r3
 8010190:	d232      	bcs.n	80101f8 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8010192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010196:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8010198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801019a:	2b00      	cmp	r3, #0
 801019c:	d01f      	beq.n	80101de <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801019e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101a0:	889b      	ldrh	r3, [r3, #4]
 80101a2:	b29a      	uxth	r2, r3
 80101a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101a6:	88db      	ldrh	r3, [r3, #6]
 80101a8:	b29b      	uxth	r3, r3
 80101aa:	429a      	cmp	r2, r3
 80101ac:	f0c0 80e3 	bcc.w	8010376 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 80101b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101b2:	88db      	ldrh	r3, [r3, #6]
 80101b4:	b29a      	uxth	r2, r3
 80101b6:	697b      	ldr	r3, [r7, #20]
 80101b8:	889b      	ldrh	r3, [r3, #4]
 80101ba:	b29b      	uxth	r3, r3
 80101bc:	429a      	cmp	r2, r3
 80101be:	f200 80da 	bhi.w	8010376 <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80101c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101c4:	68ba      	ldr	r2, [r7, #8]
 80101c6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80101c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101ca:	88db      	ldrh	r3, [r3, #6]
 80101cc:	b29a      	uxth	r2, r3
 80101ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101d0:	889b      	ldrh	r3, [r3, #4]
 80101d2:	b29b      	uxth	r3, r3
 80101d4:	429a      	cmp	r2, r3
 80101d6:	d037      	beq.n	8010248 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80101d8:	2300      	movs	r3, #0
 80101da:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80101dc:	e034      	b.n	8010248 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 80101de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101e0:	88db      	ldrh	r3, [r3, #6]
 80101e2:	b29a      	uxth	r2, r3
 80101e4:	697b      	ldr	r3, [r7, #20]
 80101e6:	889b      	ldrh	r3, [r3, #4]
 80101e8:	b29b      	uxth	r3, r3
 80101ea:	429a      	cmp	r2, r3
 80101ec:	f200 80c5 	bhi.w	801037a <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	68ba      	ldr	r2, [r7, #8]
 80101f4:	605a      	str	r2, [r3, #4]
      break;
 80101f6:	e027      	b.n	8010248 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 80101f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80101fa:	889b      	ldrh	r3, [r3, #4]
 80101fc:	b29a      	uxth	r2, r3
 80101fe:	697b      	ldr	r3, [r7, #20]
 8010200:	889b      	ldrh	r3, [r3, #4]
 8010202:	b29b      	uxth	r3, r3
 8010204:	429a      	cmp	r2, r3
 8010206:	f000 80ba 	beq.w	801037e <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801020a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801020c:	889b      	ldrh	r3, [r3, #4]
 801020e:	b29a      	uxth	r2, r3
 8010210:	697b      	ldr	r3, [r7, #20]
 8010212:	88db      	ldrh	r3, [r3, #6]
 8010214:	b29b      	uxth	r3, r3
 8010216:	429a      	cmp	r2, r3
 8010218:	f0c0 80b3 	bcc.w	8010382 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801021c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801021e:	2b00      	cmp	r3, #0
 8010220:	d009      	beq.n	8010236 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 8010222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010224:	88db      	ldrh	r3, [r3, #6]
 8010226:	b29a      	uxth	r2, r3
 8010228:	697b      	ldr	r3, [r7, #20]
 801022a:	889b      	ldrh	r3, [r3, #4]
 801022c:	b29b      	uxth	r3, r3
 801022e:	429a      	cmp	r2, r3
 8010230:	d001      	beq.n	8010236 <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8010232:	2300      	movs	r3, #0
 8010234:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8010236:	697b      	ldr	r3, [r7, #20]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801023c:	697b      	ldr	r3, [r7, #20]
 801023e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8010240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010242:	2b00      	cmp	r3, #0
 8010244:	d19a      	bne.n	801017c <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 8010246:	e000      	b.n	801024a <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8010248:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801024a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801024c:	2b00      	cmp	r3, #0
 801024e:	d12d      	bne.n	80102ac <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 8010250:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010252:	2b00      	cmp	r3, #0
 8010254:	d01c      	beq.n	8010290 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8010256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010258:	88db      	ldrh	r3, [r3, #6]
 801025a:	b29a      	uxth	r2, r3
 801025c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801025e:	889b      	ldrh	r3, [r3, #4]
 8010260:	b29b      	uxth	r3, r3
 8010262:	429a      	cmp	r2, r3
 8010264:	d906      	bls.n	8010274 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 8010266:	4b51      	ldr	r3, [pc, #324]	; (80103ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010268:	f240 12ab 	movw	r2, #427	; 0x1ab
 801026c:	4950      	ldr	r1, [pc, #320]	; (80103b0 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801026e:	4851      	ldr	r0, [pc, #324]	; (80103b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8010270:	f001 fb92 	bl	8011998 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8010274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010276:	68ba      	ldr	r2, [r7, #8]
 8010278:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801027a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801027c:	88db      	ldrh	r3, [r3, #6]
 801027e:	b29a      	uxth	r2, r3
 8010280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010282:	889b      	ldrh	r3, [r3, #4]
 8010284:	b29b      	uxth	r3, r3
 8010286:	429a      	cmp	r2, r3
 8010288:	d010      	beq.n	80102ac <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 801028a:	2300      	movs	r3, #0
 801028c:	623b      	str	r3, [r7, #32]
 801028e:	e00d      	b.n	80102ac <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	685b      	ldr	r3, [r3, #4]
 8010294:	2b00      	cmp	r3, #0
 8010296:	d006      	beq.n	80102a6 <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 8010298:	4b44      	ldr	r3, [pc, #272]	; (80103ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801029a:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 801029e:	4946      	ldr	r1, [pc, #280]	; (80103b8 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80102a0:	4844      	ldr	r0, [pc, #272]	; (80103b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80102a2:	f001 fb79 	bl	8011998 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	68ba      	ldr	r2, [r7, #8]
 80102aa:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d105      	bne.n	80102be <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	7f9b      	ldrb	r3, [r3, #30]
 80102b6:	f003 0301 	and.w	r3, r3, #1
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d059      	beq.n	8010372 <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 80102be:	6a3b      	ldr	r3, [r7, #32]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d04f      	beq.n	8010364 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	685b      	ldr	r3, [r3, #4]
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d006      	beq.n	80102da <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	685b      	ldr	r3, [r3, #4]
 80102d0:	685b      	ldr	r3, [r3, #4]
 80102d2:	889b      	ldrh	r3, [r3, #4]
 80102d4:	b29b      	uxth	r3, r3
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d002      	beq.n	80102e0 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80102da:	2300      	movs	r3, #0
 80102dc:	623b      	str	r3, [r7, #32]
 80102de:	e041      	b.n	8010364 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80102e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102e2:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80102e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80102ea:	e012      	b.n	8010312 <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 80102ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102ee:	685b      	ldr	r3, [r3, #4]
 80102f0:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80102f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102f4:	88db      	ldrh	r3, [r3, #6]
 80102f6:	b29a      	uxth	r2, r3
 80102f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102fa:	889b      	ldrh	r3, [r3, #4]
 80102fc:	b29b      	uxth	r3, r3
 80102fe:	429a      	cmp	r2, r3
 8010300:	d002      	beq.n	8010308 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 8010302:	2300      	movs	r3, #0
 8010304:	623b      	str	r3, [r7, #32]
            break;
 8010306:	e007      	b.n	8010318 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8010308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801030a:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801030c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8010312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010314:	2b00      	cmp	r3, #0
 8010316:	d1e9      	bne.n	80102ec <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8010318:	6a3b      	ldr	r3, [r7, #32]
 801031a:	2b00      	cmp	r3, #0
 801031c:	d022      	beq.n	8010364 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	685b      	ldr	r3, [r3, #4]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d106      	bne.n	8010334 <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 8010326:	4b21      	ldr	r3, [pc, #132]	; (80103ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010328:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 801032c:	4923      	ldr	r1, [pc, #140]	; (80103bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801032e:	4821      	ldr	r0, [pc, #132]	; (80103b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8010330:	f001 fb32 	bl	8011998 <iprintf>
          LWIP_ASSERT("sanity check",
 8010334:	68fb      	ldr	r3, [r7, #12]
 8010336:	685b      	ldr	r3, [r3, #4]
 8010338:	685b      	ldr	r3, [r3, #4]
 801033a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801033c:	429a      	cmp	r2, r3
 801033e:	d106      	bne.n	801034e <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8010340:	4b1a      	ldr	r3, [pc, #104]	; (80103ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010342:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8010346:	491d      	ldr	r1, [pc, #116]	; (80103bc <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8010348:	481a      	ldr	r0, [pc, #104]	; (80103b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801034a:	f001 fb25 	bl	8011998 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801034e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	2b00      	cmp	r3, #0
 8010354:	d006      	beq.n	8010364 <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 8010356:	4b15      	ldr	r3, [pc, #84]	; (80103ac <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8010358:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 801035c:	4918      	ldr	r1, [pc, #96]	; (80103c0 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801035e:	4815      	ldr	r0, [pc, #84]	; (80103b4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8010360:	f001 fb1a 	bl	8011998 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8010364:	6a3b      	ldr	r3, [r7, #32]
 8010366:	2b00      	cmp	r3, #0
 8010368:	bf14      	ite	ne
 801036a:	2301      	movne	r3, #1
 801036c:	2300      	moveq	r3, #0
 801036e:	b2db      	uxtb	r3, r3
 8010370:	e018      	b.n	80103a4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8010372:	2300      	movs	r3, #0
 8010374:	e016      	b.n	80103a4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 8010376:	bf00      	nop
 8010378:	e004      	b.n	8010384 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 801037a:	bf00      	nop
 801037c:	e002      	b.n	8010384 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801037e:	bf00      	nop
 8010380:	e000      	b.n	8010384 <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8010382:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 8010384:	68b8      	ldr	r0, [r7, #8]
 8010386:	f7fd fb85 	bl	800da94 <pbuf_clen>
 801038a:	4603      	mov	r3, r0
 801038c:	461a      	mov	r2, r3
 801038e:	4b0d      	ldr	r3, [pc, #52]	; (80103c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8010390:	881b      	ldrh	r3, [r3, #0]
 8010392:	1a9b      	subs	r3, r3, r2
 8010394:	b29a      	uxth	r2, r3
 8010396:	4b0b      	ldr	r3, [pc, #44]	; (80103c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8010398:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 801039a:	68b8      	ldr	r0, [r7, #8]
 801039c:	f7fd fae6 	bl	800d96c <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 80103a0:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 80103a4:	4618      	mov	r0, r3
 80103a6:	3730      	adds	r7, #48	; 0x30
 80103a8:	46bd      	mov	sp, r7
 80103aa:	bd80      	pop	{r7, pc}
 80103ac:	080139c0 	.word	0x080139c0
 80103b0:	08013a9c 	.word	0x08013a9c
 80103b4:	08013a08 	.word	0x08013a08
 80103b8:	08013abc 	.word	0x08013abc
 80103bc:	08013af4 	.word	0x08013af4
 80103c0:	08013b04 	.word	0x08013b04
 80103c4:	2000053c 	.word	0x2000053c

080103c8 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80103c8:	b580      	push	{r7, lr}
 80103ca:	b08e      	sub	sp, #56	; 0x38
 80103cc:	af00      	add	r7, sp, #0
 80103ce:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	685b      	ldr	r3, [r3, #4]
 80103d4:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 80103d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103d8:	781b      	ldrb	r3, [r3, #0]
 80103da:	f003 030f 	and.w	r3, r3, #15
 80103de:	009b      	lsls	r3, r3, #2
 80103e0:	2b14      	cmp	r3, #20
 80103e2:	f040 8131 	bne.w	8010648 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 80103e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103e8:	88db      	ldrh	r3, [r3, #6]
 80103ea:	b29b      	uxth	r3, r3
 80103ec:	4618      	mov	r0, r3
 80103ee:	f7fc f9e7 	bl	800c7c0 <lwip_htons>
 80103f2:	4603      	mov	r3, r0
 80103f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80103f8:	b29b      	uxth	r3, r3
 80103fa:	00db      	lsls	r3, r3, #3
 80103fc:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 80103fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010400:	885b      	ldrh	r3, [r3, #2]
 8010402:	b29b      	uxth	r3, r3
 8010404:	4618      	mov	r0, r3
 8010406:	f7fc f9db 	bl	800c7c0 <lwip_htons>
 801040a:	4603      	mov	r3, r0
 801040c:	461a      	mov	r2, r3
 801040e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010410:	781b      	ldrb	r3, [r3, #0]
 8010412:	b29b      	uxth	r3, r3
 8010414:	f003 030f 	and.w	r3, r3, #15
 8010418:	b29b      	uxth	r3, r3
 801041a:	009b      	lsls	r3, r3, #2
 801041c:	b29b      	uxth	r3, r3
 801041e:	1ad3      	subs	r3, r2, r3
 8010420:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8010422:	6878      	ldr	r0, [r7, #4]
 8010424:	f7fd fb36 	bl	800da94 <pbuf_clen>
 8010428:	4603      	mov	r3, r0
 801042a:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801042c:	4b8d      	ldr	r3, [pc, #564]	; (8010664 <ip4_reass+0x29c>)
 801042e:	881b      	ldrh	r3, [r3, #0]
 8010430:	461a      	mov	r2, r3
 8010432:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010434:	4413      	add	r3, r2
 8010436:	2b0a      	cmp	r3, #10
 8010438:	dd10      	ble.n	801045c <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801043a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801043c:	4619      	mov	r1, r3
 801043e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010440:	f7ff fd8e 	bl	800ff60 <ip_reass_remove_oldest_datagram>
 8010444:	4603      	mov	r3, r0
 8010446:	2b00      	cmp	r3, #0
 8010448:	f000 8100 	beq.w	801064c <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801044c:	4b85      	ldr	r3, [pc, #532]	; (8010664 <ip4_reass+0x29c>)
 801044e:	881b      	ldrh	r3, [r3, #0]
 8010450:	461a      	mov	r2, r3
 8010452:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010454:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8010456:	2b0a      	cmp	r3, #10
 8010458:	f300 80f8 	bgt.w	801064c <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801045c:	4b82      	ldr	r3, [pc, #520]	; (8010668 <ip4_reass+0x2a0>)
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	633b      	str	r3, [r7, #48]	; 0x30
 8010462:	e015      	b.n	8010490 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8010464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010466:	695a      	ldr	r2, [r3, #20]
 8010468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801046a:	68db      	ldr	r3, [r3, #12]
 801046c:	429a      	cmp	r2, r3
 801046e:	d10c      	bne.n	801048a <ip4_reass+0xc2>
 8010470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010472:	699a      	ldr	r2, [r3, #24]
 8010474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010476:	691b      	ldr	r3, [r3, #16]
 8010478:	429a      	cmp	r2, r3
 801047a:	d106      	bne.n	801048a <ip4_reass+0xc2>
 801047c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801047e:	899a      	ldrh	r2, [r3, #12]
 8010480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010482:	889b      	ldrh	r3, [r3, #4]
 8010484:	b29b      	uxth	r3, r3
 8010486:	429a      	cmp	r2, r3
 8010488:	d006      	beq.n	8010498 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801048a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	633b      	str	r3, [r7, #48]	; 0x30
 8010490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010492:	2b00      	cmp	r3, #0
 8010494:	d1e6      	bne.n	8010464 <ip4_reass+0x9c>
 8010496:	e000      	b.n	801049a <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8010498:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801049a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801049c:	2b00      	cmp	r3, #0
 801049e:	d109      	bne.n	80104b4 <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80104a0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80104a2:	4619      	mov	r1, r3
 80104a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80104a6:	f7ff fdbd 	bl	8010024 <ip_reass_enqueue_new_datagram>
 80104aa:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80104ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d11c      	bne.n	80104ec <ip4_reass+0x124>
      goto nullreturn;
 80104b2:	e0ce      	b.n	8010652 <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80104b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104b6:	88db      	ldrh	r3, [r3, #6]
 80104b8:	b29b      	uxth	r3, r3
 80104ba:	4618      	mov	r0, r3
 80104bc:	f7fc f980 	bl	800c7c0 <lwip_htons>
 80104c0:	4603      	mov	r3, r0
 80104c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d110      	bne.n	80104ec <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80104ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104cc:	89db      	ldrh	r3, [r3, #14]
 80104ce:	4618      	mov	r0, r3
 80104d0:	f7fc f976 	bl	800c7c0 <lwip_htons>
 80104d4:	4603      	mov	r3, r0
 80104d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d006      	beq.n	80104ec <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80104de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104e0:	3308      	adds	r3, #8
 80104e2:	2214      	movs	r2, #20
 80104e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80104e6:	4618      	mov	r0, r3
 80104e8:	f001 f99d 	bl	8011826 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80104ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104ee:	88db      	ldrh	r3, [r3, #6]
 80104f0:	b29b      	uxth	r3, r3
 80104f2:	f003 0320 	and.w	r3, r3, #32
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	bf0c      	ite	eq
 80104fa:	2301      	moveq	r3, #1
 80104fc:	2300      	movne	r3, #0
 80104fe:	b2db      	uxtb	r3, r3
 8010500:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8010502:	69fb      	ldr	r3, [r7, #28]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d00e      	beq.n	8010526 <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 8010508:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801050a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801050c:	4413      	add	r3, r2
 801050e:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8010510:	8b7a      	ldrh	r2, [r7, #26]
 8010512:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010514:	429a      	cmp	r2, r3
 8010516:	f0c0 8099 	bcc.w	801064c <ip4_reass+0x284>
 801051a:	8b7b      	ldrh	r3, [r7, #26]
 801051c:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8010520:	4293      	cmp	r3, r2
 8010522:	f200 8093 	bhi.w	801064c <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8010526:	69fa      	ldr	r2, [r7, #28]
 8010528:	6879      	ldr	r1, [r7, #4]
 801052a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801052c:	f7ff fde2 	bl	80100f4 <ip_reass_chain_frag_into_datagram_and_validate>
 8010530:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8010532:	697b      	ldr	r3, [r7, #20]
 8010534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010538:	f000 808a 	beq.w	8010650 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801053c:	4b49      	ldr	r3, [pc, #292]	; (8010664 <ip4_reass+0x29c>)
 801053e:	881a      	ldrh	r2, [r3, #0]
 8010540:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010542:	4413      	add	r3, r2
 8010544:	b29a      	uxth	r2, r3
 8010546:	4b47      	ldr	r3, [pc, #284]	; (8010664 <ip4_reass+0x29c>)
 8010548:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801054a:	69fb      	ldr	r3, [r7, #28]
 801054c:	2b00      	cmp	r3, #0
 801054e:	d00d      	beq.n	801056c <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 8010550:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8010552:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8010554:	4413      	add	r3, r2
 8010556:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8010558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801055a:	8a7a      	ldrh	r2, [r7, #18]
 801055c:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801055e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010560:	7f9b      	ldrb	r3, [r3, #30]
 8010562:	f043 0301 	orr.w	r3, r3, #1
 8010566:	b2da      	uxtb	r2, r3
 8010568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801056a:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801056c:	697b      	ldr	r3, [r7, #20]
 801056e:	2b01      	cmp	r3, #1
 8010570:	d168      	bne.n	8010644 <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 8010572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010574:	8b9b      	ldrh	r3, [r3, #28]
 8010576:	3314      	adds	r3, #20
 8010578:	b29a      	uxth	r2, r3
 801057a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801057c:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 801057e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010580:	685b      	ldr	r3, [r3, #4]
 8010582:	685b      	ldr	r3, [r3, #4]
 8010584:	681b      	ldr	r3, [r3, #0]
 8010586:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 8010588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801058a:	685b      	ldr	r3, [r3, #4]
 801058c:	685b      	ldr	r3, [r3, #4]
 801058e:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8010590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010592:	3308      	adds	r3, #8
 8010594:	2214      	movs	r2, #20
 8010596:	4619      	mov	r1, r3
 8010598:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801059a:	f001 f944 	bl	8011826 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 801059e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105a0:	8b9b      	ldrh	r3, [r3, #28]
 80105a2:	4618      	mov	r0, r3
 80105a4:	f7fc f90c 	bl	800c7c0 <lwip_htons>
 80105a8:	4603      	mov	r3, r0
 80105aa:	461a      	mov	r2, r3
 80105ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105ae:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80105b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105b2:	2200      	movs	r2, #0
 80105b4:	719a      	strb	r2, [r3, #6]
 80105b6:	2200      	movs	r2, #0
 80105b8:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80105ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105bc:	2200      	movs	r2, #0
 80105be:	729a      	strb	r2, [r3, #10]
 80105c0:	2200      	movs	r2, #0
 80105c2:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80105c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105c6:	685b      	ldr	r3, [r3, #4]
 80105c8:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80105ca:	e00e      	b.n	80105ea <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 80105cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105ce:	685b      	ldr	r3, [r3, #4]
 80105d0:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 80105d2:	f06f 0113 	mvn.w	r1, #19
 80105d6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80105d8:	f7fd f9a4 	bl	800d924 <pbuf_header>
      pbuf_cat(p, r);
 80105dc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80105de:	6878      	ldr	r0, [r7, #4]
 80105e0:	f7fd fa90 	bl	800db04 <pbuf_cat>
      r = iprh->next_pbuf;
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80105ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d1ed      	bne.n	80105cc <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80105f0:	4b1d      	ldr	r3, [pc, #116]	; (8010668 <ip4_reass+0x2a0>)
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80105f6:	429a      	cmp	r2, r3
 80105f8:	d102      	bne.n	8010600 <ip4_reass+0x238>
      ipr_prev = NULL;
 80105fa:	2300      	movs	r3, #0
 80105fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80105fe:	e010      	b.n	8010622 <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8010600:	4b19      	ldr	r3, [pc, #100]	; (8010668 <ip4_reass+0x2a0>)
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010606:	e007      	b.n	8010618 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 8010608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801060a:	681b      	ldr	r3, [r3, #0]
 801060c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801060e:	429a      	cmp	r2, r3
 8010610:	d006      	beq.n	8010620 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8010612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010614:	681b      	ldr	r3, [r3, #0]
 8010616:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801061a:	2b00      	cmp	r3, #0
 801061c:	d1f4      	bne.n	8010608 <ip4_reass+0x240>
 801061e:	e000      	b.n	8010622 <ip4_reass+0x25a>
          break;
 8010620:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8010622:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010624:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010626:	f7ff fd37 	bl	8010098 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 801062a:	6878      	ldr	r0, [r7, #4]
 801062c:	f7fd fa32 	bl	800da94 <pbuf_clen>
 8010630:	4603      	mov	r3, r0
 8010632:	461a      	mov	r2, r3
 8010634:	4b0b      	ldr	r3, [pc, #44]	; (8010664 <ip4_reass+0x29c>)
 8010636:	881b      	ldrh	r3, [r3, #0]
 8010638:	1a9b      	subs	r3, r3, r2
 801063a:	b29a      	uxth	r2, r3
 801063c:	4b09      	ldr	r3, [pc, #36]	; (8010664 <ip4_reass+0x29c>)
 801063e:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	e00a      	b.n	801065a <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8010644:	2300      	movs	r3, #0
 8010646:	e008      	b.n	801065a <ip4_reass+0x292>
    goto nullreturn;
 8010648:	bf00      	nop
 801064a:	e002      	b.n	8010652 <ip4_reass+0x28a>

nullreturn:
 801064c:	bf00      	nop
 801064e:	e000      	b.n	8010652 <ip4_reass+0x28a>
    goto nullreturn;
 8010650:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8010652:	6878      	ldr	r0, [r7, #4]
 8010654:	f7fd f98a 	bl	800d96c <pbuf_free>
  return NULL;
 8010658:	2300      	movs	r3, #0
}
 801065a:	4618      	mov	r0, r3
 801065c:	3738      	adds	r7, #56	; 0x38
 801065e:	46bd      	mov	sp, r7
 8010660:	bd80      	pop	{r7, pc}
 8010662:	bf00      	nop
 8010664:	2000053c 	.word	0x2000053c
 8010668:	20000538 	.word	0x20000538

0801066c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8010670:	2002      	movs	r0, #2
 8010672:	f7fc fc33 	bl	800cedc <memp_malloc>
 8010676:	4603      	mov	r3, r0
}
 8010678:	4618      	mov	r0, r3
 801067a:	bd80      	pop	{r7, pc}

0801067c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 801067c:	b580      	push	{r7, lr}
 801067e:	b082      	sub	sp, #8
 8010680:	af00      	add	r7, sp, #0
 8010682:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	2b00      	cmp	r3, #0
 8010688:	d106      	bne.n	8010698 <ip_frag_free_pbuf_custom_ref+0x1c>
 801068a:	4b07      	ldr	r3, [pc, #28]	; (80106a8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801068c:	f240 22ae 	movw	r2, #686	; 0x2ae
 8010690:	4906      	ldr	r1, [pc, #24]	; (80106ac <ip_frag_free_pbuf_custom_ref+0x30>)
 8010692:	4807      	ldr	r0, [pc, #28]	; (80106b0 <ip_frag_free_pbuf_custom_ref+0x34>)
 8010694:	f001 f980 	bl	8011998 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8010698:	6879      	ldr	r1, [r7, #4]
 801069a:	2002      	movs	r0, #2
 801069c:	f7fc fc6a 	bl	800cf74 <memp_free>
}
 80106a0:	bf00      	nop
 80106a2:	3708      	adds	r7, #8
 80106a4:	46bd      	mov	sp, r7
 80106a6:	bd80      	pop	{r7, pc}
 80106a8:	080139c0 	.word	0x080139c0
 80106ac:	08013b28 	.word	0x08013b28
 80106b0:	08013a08 	.word	0x08013a08

080106b4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80106b4:	b580      	push	{r7, lr}
 80106b6:	b084      	sub	sp, #16
 80106b8:	af00      	add	r7, sp, #0
 80106ba:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d106      	bne.n	80106d4 <ipfrag_free_pbuf_custom+0x20>
 80106c6:	4b11      	ldr	r3, [pc, #68]	; (801070c <ipfrag_free_pbuf_custom+0x58>)
 80106c8:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80106cc:	4910      	ldr	r1, [pc, #64]	; (8010710 <ipfrag_free_pbuf_custom+0x5c>)
 80106ce:	4811      	ldr	r0, [pc, #68]	; (8010714 <ipfrag_free_pbuf_custom+0x60>)
 80106d0:	f001 f962 	bl	8011998 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 80106d4:	68fa      	ldr	r2, [r7, #12]
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	429a      	cmp	r2, r3
 80106da:	d006      	beq.n	80106ea <ipfrag_free_pbuf_custom+0x36>
 80106dc:	4b0b      	ldr	r3, [pc, #44]	; (801070c <ipfrag_free_pbuf_custom+0x58>)
 80106de:	f240 22b9 	movw	r2, #697	; 0x2b9
 80106e2:	490d      	ldr	r1, [pc, #52]	; (8010718 <ipfrag_free_pbuf_custom+0x64>)
 80106e4:	480b      	ldr	r0, [pc, #44]	; (8010714 <ipfrag_free_pbuf_custom+0x60>)
 80106e6:	f001 f957 	bl	8011998 <iprintf>
  if (pcr->original != NULL) {
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	695b      	ldr	r3, [r3, #20]
 80106ee:	2b00      	cmp	r3, #0
 80106f0:	d004      	beq.n	80106fc <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80106f2:	68fb      	ldr	r3, [r7, #12]
 80106f4:	695b      	ldr	r3, [r3, #20]
 80106f6:	4618      	mov	r0, r3
 80106f8:	f7fd f938 	bl	800d96c <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 80106fc:	68f8      	ldr	r0, [r7, #12]
 80106fe:	f7ff ffbd 	bl	801067c <ip_frag_free_pbuf_custom_ref>
}
 8010702:	bf00      	nop
 8010704:	3710      	adds	r7, #16
 8010706:	46bd      	mov	sp, r7
 8010708:	bd80      	pop	{r7, pc}
 801070a:	bf00      	nop
 801070c:	080139c0 	.word	0x080139c0
 8010710:	08013b34 	.word	0x08013b34
 8010714:	08013a08 	.word	0x08013a08
 8010718:	08013b40 	.word	0x08013b40

0801071c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801071c:	b580      	push	{r7, lr}
 801071e:	b092      	sub	sp, #72	; 0x48
 8010720:	af02      	add	r7, sp, #8
 8010722:	60f8      	str	r0, [r7, #12]
 8010724:	60b9      	str	r1, [r7, #8]
 8010726:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8010728:	2300      	movs	r3, #0
 801072a:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 801072c:	68bb      	ldr	r3, [r7, #8]
 801072e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010730:	3b14      	subs	r3, #20
 8010732:	2b00      	cmp	r3, #0
 8010734:	da00      	bge.n	8010738 <ip4_frag+0x1c>
 8010736:	3307      	adds	r3, #7
 8010738:	10db      	asrs	r3, r3, #3
 801073a:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801073c:	2314      	movs	r3, #20
 801073e:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	685b      	ldr	r3, [r3, #4]
 8010744:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 8010746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010748:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 801074a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801074c:	781b      	ldrb	r3, [r3, #0]
 801074e:	f003 030f 	and.w	r3, r3, #15
 8010752:	009b      	lsls	r3, r3, #2
 8010754:	2b14      	cmp	r3, #20
 8010756:	d009      	beq.n	801076c <ip4_frag+0x50>
 8010758:	4b79      	ldr	r3, [pc, #484]	; (8010940 <ip4_frag+0x224>)
 801075a:	f240 22e1 	movw	r2, #737	; 0x2e1
 801075e:	4979      	ldr	r1, [pc, #484]	; (8010944 <ip4_frag+0x228>)
 8010760:	4879      	ldr	r0, [pc, #484]	; (8010948 <ip4_frag+0x22c>)
 8010762:	f001 f919 	bl	8011998 <iprintf>
 8010766:	f06f 0305 	mvn.w	r3, #5
 801076a:	e0e5      	b.n	8010938 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801076c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801076e:	88db      	ldrh	r3, [r3, #6]
 8010770:	b29b      	uxth	r3, r3
 8010772:	4618      	mov	r0, r3
 8010774:	f7fc f824 	bl	800c7c0 <lwip_htons>
 8010778:	4603      	mov	r3, r0
 801077a:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 801077c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801077e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010782:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 8010784:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8010786:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801078a:	2b00      	cmp	r3, #0
 801078c:	d009      	beq.n	80107a2 <ip4_frag+0x86>
 801078e:	4b6c      	ldr	r3, [pc, #432]	; (8010940 <ip4_frag+0x224>)
 8010790:	f240 22e6 	movw	r2, #742	; 0x2e6
 8010794:	496d      	ldr	r1, [pc, #436]	; (801094c <ip4_frag+0x230>)
 8010796:	486c      	ldr	r0, [pc, #432]	; (8010948 <ip4_frag+0x22c>)
 8010798:	f001 f8fe 	bl	8011998 <iprintf>
 801079c:	f06f 0305 	mvn.w	r3, #5
 80107a0:	e0ca      	b.n	8010938 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	891b      	ldrh	r3, [r3, #8]
 80107a6:	3b14      	subs	r3, #20
 80107a8:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 80107aa:	e0bc      	b.n	8010926 <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 80107ac:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80107ae:	00da      	lsls	r2, r3, #3
 80107b0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80107b2:	4293      	cmp	r3, r2
 80107b4:	bfa8      	it	ge
 80107b6:	4613      	movge	r3, r2
 80107b8:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80107ba:	2200      	movs	r2, #0
 80107bc:	2114      	movs	r1, #20
 80107be:	2002      	movs	r0, #2
 80107c0:	f7fc fd66 	bl	800d290 <pbuf_alloc>
 80107c4:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 80107c6:	6a3b      	ldr	r3, [r7, #32]
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	f000 80b2 	beq.w	8010932 <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	895b      	ldrh	r3, [r3, #10]
 80107d2:	2b13      	cmp	r3, #19
 80107d4:	d806      	bhi.n	80107e4 <ip4_frag+0xc8>
 80107d6:	4b5a      	ldr	r3, [pc, #360]	; (8010940 <ip4_frag+0x224>)
 80107d8:	f240 3209 	movw	r2, #777	; 0x309
 80107dc:	495c      	ldr	r1, [pc, #368]	; (8010950 <ip4_frag+0x234>)
 80107de:	485a      	ldr	r0, [pc, #360]	; (8010948 <ip4_frag+0x22c>)
 80107e0:	f001 f8da 	bl	8011998 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80107e4:	6a3b      	ldr	r3, [r7, #32]
 80107e6:	685b      	ldr	r3, [r3, #4]
 80107e8:	2214      	movs	r2, #20
 80107ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80107ec:	4618      	mov	r0, r3
 80107ee:	f001 f81a 	bl	8011826 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80107f2:	6a3b      	ldr	r3, [r7, #32]
 80107f4:	685b      	ldr	r3, [r3, #4]
 80107f6:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 80107f8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80107fa:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 80107fc:	e04f      	b.n	801089e <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 80107fe:	68fb      	ldr	r3, [r7, #12]
 8010800:	895a      	ldrh	r2, [r3, #10]
 8010802:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8010804:	1ad3      	subs	r3, r2, r3
 8010806:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8010808:	8b7a      	ldrh	r2, [r7, #26]
 801080a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801080c:	4293      	cmp	r3, r2
 801080e:	bf28      	it	cs
 8010810:	4613      	movcs	r3, r2
 8010812:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8010814:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8010816:	2b00      	cmp	r3, #0
 8010818:	d105      	bne.n	8010826 <ip4_frag+0x10a>
        poff = 0;
 801081a:	2300      	movs	r3, #0
 801081c:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	60fb      	str	r3, [r7, #12]
        continue;
 8010824:	e03b      	b.n	801089e <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8010826:	f7ff ff21 	bl	801066c <ip_frag_alloc_pbuf_custom_ref>
 801082a:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 801082c:	697b      	ldr	r3, [r7, #20]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d103      	bne.n	801083a <ip4_frag+0x11e>
        pbuf_free(rambuf);
 8010832:	6a38      	ldr	r0, [r7, #32]
 8010834:	f7fd f89a 	bl	800d96c <pbuf_free>
        goto memerr;
 8010838:	e07c      	b.n	8010934 <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801083a:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8010840:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8010842:	4413      	add	r3, r2
 8010844:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8010846:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8010848:	9201      	str	r2, [sp, #4]
 801084a:	9300      	str	r3, [sp, #0]
 801084c:	4603      	mov	r3, r0
 801084e:	2202      	movs	r2, #2
 8010850:	2004      	movs	r0, #4
 8010852:	f7fc fead 	bl	800d5b0 <pbuf_alloced_custom>
 8010856:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8010858:	693b      	ldr	r3, [r7, #16]
 801085a:	2b00      	cmp	r3, #0
 801085c:	d106      	bne.n	801086c <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 801085e:	6978      	ldr	r0, [r7, #20]
 8010860:	f7ff ff0c 	bl	801067c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8010864:	6a38      	ldr	r0, [r7, #32]
 8010866:	f7fd f881 	bl	800d96c <pbuf_free>
        goto memerr;
 801086a:	e063      	b.n	8010934 <ip4_frag+0x218>
      }
      pbuf_ref(p);
 801086c:	68f8      	ldr	r0, [r7, #12]
 801086e:	f7fd f927 	bl	800dac0 <pbuf_ref>
      pcr->original = p;
 8010872:	697b      	ldr	r3, [r7, #20]
 8010874:	68fa      	ldr	r2, [r7, #12]
 8010876:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8010878:	697b      	ldr	r3, [r7, #20]
 801087a:	4a36      	ldr	r2, [pc, #216]	; (8010954 <ip4_frag+0x238>)
 801087c:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801087e:	6939      	ldr	r1, [r7, #16]
 8010880:	6a38      	ldr	r0, [r7, #32]
 8010882:	f7fd f93f 	bl	800db04 <pbuf_cat>
      left_to_copy -= newpbuflen;
 8010886:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8010888:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801088a:	1ad3      	subs	r3, r2, r3
 801088c:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 801088e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8010890:	2b00      	cmp	r3, #0
 8010892:	d004      	beq.n	801089e <ip4_frag+0x182>
        poff = 0;
 8010894:	2300      	movs	r3, #0
 8010896:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801089e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d1ac      	bne.n	80107fe <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 80108a4:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80108a6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80108a8:	4413      	add	r3, r2
 80108aa:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80108ac:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80108ae:	68bb      	ldr	r3, [r7, #8]
 80108b0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80108b2:	3b14      	subs	r3, #20
 80108b4:	429a      	cmp	r2, r3
 80108b6:	bfd4      	ite	le
 80108b8:	2301      	movle	r3, #1
 80108ba:	2300      	movgt	r3, #0
 80108bc:	b2db      	uxtb	r3, r3
 80108be:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80108c0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80108c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80108c6:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 80108c8:	69fb      	ldr	r3, [r7, #28]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d103      	bne.n	80108d6 <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 80108ce:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80108d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80108d4:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80108d6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80108d8:	4618      	mov	r0, r3
 80108da:	f7fb ff71 	bl	800c7c0 <lwip_htons>
 80108de:	4603      	mov	r3, r0
 80108e0:	461a      	mov	r2, r3
 80108e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108e4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 80108e6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80108e8:	3314      	adds	r3, #20
 80108ea:	b29b      	uxth	r3, r3
 80108ec:	4618      	mov	r0, r3
 80108ee:	f7fb ff67 	bl	800c7c0 <lwip_htons>
 80108f2:	4603      	mov	r3, r0
 80108f4:	461a      	mov	r2, r3
 80108f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108f8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80108fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80108fc:	2200      	movs	r2, #0
 80108fe:	729a      	strb	r2, [r3, #10]
 8010900:	2200      	movs	r2, #0
 8010902:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8010904:	68bb      	ldr	r3, [r7, #8]
 8010906:	695b      	ldr	r3, [r3, #20]
 8010908:	687a      	ldr	r2, [r7, #4]
 801090a:	6a39      	ldr	r1, [r7, #32]
 801090c:	68b8      	ldr	r0, [r7, #8]
 801090e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8010910:	6a38      	ldr	r0, [r7, #32]
 8010912:	f7fd f82b 	bl	800d96c <pbuf_free>
    left -= fragsize;
 8010916:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8010918:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801091a:	1ad3      	subs	r3, r2, r3
 801091c:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 801091e:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8010920:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8010922:	4413      	add	r3, r2
 8010924:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 8010926:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8010928:	2b00      	cmp	r3, #0
 801092a:	f47f af3f 	bne.w	80107ac <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801092e:	2300      	movs	r3, #0
 8010930:	e002      	b.n	8010938 <ip4_frag+0x21c>
      goto memerr;
 8010932:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8010934:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010938:	4618      	mov	r0, r3
 801093a:	3740      	adds	r7, #64	; 0x40
 801093c:	46bd      	mov	sp, r7
 801093e:	bd80      	pop	{r7, pc}
 8010940:	080139c0 	.word	0x080139c0
 8010944:	08013b4c 	.word	0x08013b4c
 8010948:	08013a08 	.word	0x08013a08
 801094c:	08013b74 	.word	0x08013b74
 8010950:	08013b90 	.word	0x08013b90
 8010954:	080106b5 	.word	0x080106b5

08010958 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8010958:	b580      	push	{r7, lr}
 801095a:	b086      	sub	sp, #24
 801095c:	af00      	add	r7, sp, #0
 801095e:	6078      	str	r0, [r7, #4]
 8010960:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8010962:	230e      	movs	r3, #14
 8010964:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	895b      	ldrh	r3, [r3, #10]
 801096a:	2b0e      	cmp	r3, #14
 801096c:	d977      	bls.n	8010a5e <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	685b      	ldr	r3, [r3, #4]
 8010972:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8010974:	693b      	ldr	r3, [r7, #16]
 8010976:	7b1a      	ldrb	r2, [r3, #12]
 8010978:	7b5b      	ldrb	r3, [r3, #13]
 801097a:	021b      	lsls	r3, r3, #8
 801097c:	4313      	orrs	r3, r2
 801097e:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8010980:	693b      	ldr	r3, [r7, #16]
 8010982:	781b      	ldrb	r3, [r3, #0]
 8010984:	f003 0301 	and.w	r3, r3, #1
 8010988:	2b00      	cmp	r3, #0
 801098a:	d023      	beq.n	80109d4 <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801098c:	693b      	ldr	r3, [r7, #16]
 801098e:	781b      	ldrb	r3, [r3, #0]
 8010990:	2b01      	cmp	r3, #1
 8010992:	d10f      	bne.n	80109b4 <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8010994:	693b      	ldr	r3, [r7, #16]
 8010996:	785b      	ldrb	r3, [r3, #1]
 8010998:	2b00      	cmp	r3, #0
 801099a:	d11b      	bne.n	80109d4 <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801099c:	693b      	ldr	r3, [r7, #16]
 801099e:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80109a0:	2b5e      	cmp	r3, #94	; 0x5e
 80109a2:	d117      	bne.n	80109d4 <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	7b5b      	ldrb	r3, [r3, #13]
 80109a8:	f043 0310 	orr.w	r3, r3, #16
 80109ac:	b2da      	uxtb	r2, r3
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	735a      	strb	r2, [r3, #13]
 80109b2:	e00f      	b.n	80109d4 <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80109b4:	693b      	ldr	r3, [r7, #16]
 80109b6:	2206      	movs	r2, #6
 80109b8:	4930      	ldr	r1, [pc, #192]	; (8010a7c <ethernet_input+0x124>)
 80109ba:	4618      	mov	r0, r3
 80109bc:	f000 ff24 	bl	8011808 <memcmp>
 80109c0:	4603      	mov	r3, r0
 80109c2:	2b00      	cmp	r3, #0
 80109c4:	d106      	bne.n	80109d4 <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	7b5b      	ldrb	r3, [r3, #13]
 80109ca:	f043 0308 	orr.w	r3, r3, #8
 80109ce:	b2da      	uxtb	r2, r3
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80109d4:	89fb      	ldrh	r3, [r7, #14]
 80109d6:	2b08      	cmp	r3, #8
 80109d8:	d003      	beq.n	80109e2 <ethernet_input+0x8a>
 80109da:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80109de:	d01e      	beq.n	8010a1e <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80109e0:	e044      	b.n	8010a6c <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80109e2:	683b      	ldr	r3, [r7, #0]
 80109e4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80109e8:	f003 0308 	and.w	r3, r3, #8
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d038      	beq.n	8010a62 <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	895b      	ldrh	r3, [r3, #10]
 80109f4:	461a      	mov	r2, r3
 80109f6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80109fa:	429a      	cmp	r2, r3
 80109fc:	db33      	blt.n	8010a66 <ethernet_input+0x10e>
 80109fe:	8afb      	ldrh	r3, [r7, #22]
 8010a00:	425b      	negs	r3, r3
 8010a02:	b29b      	uxth	r3, r3
 8010a04:	b21b      	sxth	r3, r3
 8010a06:	4619      	mov	r1, r3
 8010a08:	6878      	ldr	r0, [r7, #4]
 8010a0a:	f7fc ff8b 	bl	800d924 <pbuf_header>
 8010a0e:	4603      	mov	r3, r0
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d128      	bne.n	8010a66 <ethernet_input+0x10e>
        ip4_input(p, netif);
 8010a14:	6839      	ldr	r1, [r7, #0]
 8010a16:	6878      	ldr	r0, [r7, #4]
 8010a18:	f7fe ff8a 	bl	800f930 <ip4_input>
      break;
 8010a1c:	e01d      	b.n	8010a5a <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8010a1e:	683b      	ldr	r3, [r7, #0]
 8010a20:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a24:	f003 0308 	and.w	r3, r3, #8
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d01e      	beq.n	8010a6a <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	895b      	ldrh	r3, [r3, #10]
 8010a30:	461a      	mov	r2, r3
 8010a32:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8010a36:	429a      	cmp	r2, r3
 8010a38:	db15      	blt.n	8010a66 <ethernet_input+0x10e>
 8010a3a:	8afb      	ldrh	r3, [r7, #22]
 8010a3c:	425b      	negs	r3, r3
 8010a3e:	b29b      	uxth	r3, r3
 8010a40:	b21b      	sxth	r3, r3
 8010a42:	4619      	mov	r1, r3
 8010a44:	6878      	ldr	r0, [r7, #4]
 8010a46:	f7fc ff6d 	bl	800d924 <pbuf_header>
 8010a4a:	4603      	mov	r3, r0
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d10a      	bne.n	8010a66 <ethernet_input+0x10e>
        etharp_input(p, netif);
 8010a50:	6839      	ldr	r1, [r7, #0]
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f7fe f958 	bl	800ed08 <etharp_input>
      break;
 8010a58:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	e00a      	b.n	8010a74 <ethernet_input+0x11c>
    goto free_and_return;
 8010a5e:	bf00      	nop
 8010a60:	e004      	b.n	8010a6c <ethernet_input+0x114>
        goto free_and_return;
 8010a62:	bf00      	nop
 8010a64:	e002      	b.n	8010a6c <ethernet_input+0x114>

free_and_return:
 8010a66:	bf00      	nop
 8010a68:	e000      	b.n	8010a6c <ethernet_input+0x114>
        goto free_and_return;
 8010a6a:	bf00      	nop
  pbuf_free(p);
 8010a6c:	6878      	ldr	r0, [r7, #4]
 8010a6e:	f7fc ff7d 	bl	800d96c <pbuf_free>
  return ERR_OK;
 8010a72:	2300      	movs	r3, #0
}
 8010a74:	4618      	mov	r0, r3
 8010a76:	3718      	adds	r7, #24
 8010a78:	46bd      	mov	sp, r7
 8010a7a:	bd80      	pop	{r7, pc}
 8010a7c:	08013d58 	.word	0x08013d58

08010a80 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8010a80:	b580      	push	{r7, lr}
 8010a82:	b086      	sub	sp, #24
 8010a84:	af00      	add	r7, sp, #0
 8010a86:	60f8      	str	r0, [r7, #12]
 8010a88:	60b9      	str	r1, [r7, #8]
 8010a8a:	607a      	str	r2, [r7, #4]
 8010a8c:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8010a8e:	8c3b      	ldrh	r3, [r7, #32]
 8010a90:	4618      	mov	r0, r3
 8010a92:	f7fb fe95 	bl	800c7c0 <lwip_htons>
 8010a96:	4603      	mov	r3, r0
 8010a98:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 8010a9a:	210e      	movs	r1, #14
 8010a9c:	68b8      	ldr	r0, [r7, #8]
 8010a9e:	f7fc ff41 	bl	800d924 <pbuf_header>
 8010aa2:	4603      	mov	r3, r0
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d125      	bne.n	8010af4 <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8010aa8:	68bb      	ldr	r3, [r7, #8]
 8010aaa:	685b      	ldr	r3, [r3, #4]
 8010aac:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8010aae:	693b      	ldr	r3, [r7, #16]
 8010ab0:	8afa      	ldrh	r2, [r7, #22]
 8010ab2:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	2206      	movs	r2, #6
 8010ab8:	6839      	ldr	r1, [r7, #0]
 8010aba:	4618      	mov	r0, r3
 8010abc:	f000 feb3 	bl	8011826 <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8010ac0:	693b      	ldr	r3, [r7, #16]
 8010ac2:	3306      	adds	r3, #6
 8010ac4:	2206      	movs	r2, #6
 8010ac6:	6879      	ldr	r1, [r7, #4]
 8010ac8:	4618      	mov	r0, r3
 8010aca:	f000 feac 	bl	8011826 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010ad4:	2b06      	cmp	r3, #6
 8010ad6:	d006      	beq.n	8010ae6 <ethernet_output+0x66>
 8010ad8:	4b0a      	ldr	r3, [pc, #40]	; (8010b04 <ethernet_output+0x84>)
 8010ada:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8010ade:	490a      	ldr	r1, [pc, #40]	; (8010b08 <ethernet_output+0x88>)
 8010ae0:	480a      	ldr	r0, [pc, #40]	; (8010b0c <ethernet_output+0x8c>)
 8010ae2:	f000 ff59 	bl	8011998 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	699b      	ldr	r3, [r3, #24]
 8010aea:	68b9      	ldr	r1, [r7, #8]
 8010aec:	68f8      	ldr	r0, [r7, #12]
 8010aee:	4798      	blx	r3
 8010af0:	4603      	mov	r3, r0
 8010af2:	e002      	b.n	8010afa <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8010af4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8010af6:	f06f 0301 	mvn.w	r3, #1
}
 8010afa:	4618      	mov	r0, r3
 8010afc:	3718      	adds	r7, #24
 8010afe:	46bd      	mov	sp, r7
 8010b00:	bd80      	pop	{r7, pc}
 8010b02:	bf00      	nop
 8010b04:	08013bb0 	.word	0x08013bb0
 8010b08:	08013be8 	.word	0x08013be8
 8010b0c:	08013c1c 	.word	0x08013c1c

08010b10 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010b10:	b580      	push	{r7, lr}
 8010b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010b14:	2200      	movs	r2, #0
 8010b16:	4912      	ldr	r1, [pc, #72]	; (8010b60 <MX_USB_DEVICE_Init+0x50>)
 8010b18:	4812      	ldr	r0, [pc, #72]	; (8010b64 <MX_USB_DEVICE_Init+0x54>)
 8010b1a:	f7fa fc44 	bl	800b3a6 <USBD_Init>
 8010b1e:	4603      	mov	r3, r0
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d001      	beq.n	8010b28 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010b24:	f7f0 fa54 	bl	8000fd0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010b28:	490f      	ldr	r1, [pc, #60]	; (8010b68 <MX_USB_DEVICE_Init+0x58>)
 8010b2a:	480e      	ldr	r0, [pc, #56]	; (8010b64 <MX_USB_DEVICE_Init+0x54>)
 8010b2c:	f7fa fc66 	bl	800b3fc <USBD_RegisterClass>
 8010b30:	4603      	mov	r3, r0
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d001      	beq.n	8010b3a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010b36:	f7f0 fa4b 	bl	8000fd0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010b3a:	490c      	ldr	r1, [pc, #48]	; (8010b6c <MX_USB_DEVICE_Init+0x5c>)
 8010b3c:	4809      	ldr	r0, [pc, #36]	; (8010b64 <MX_USB_DEVICE_Init+0x54>)
 8010b3e:	f7fa fb97 	bl	800b270 <USBD_CDC_RegisterInterface>
 8010b42:	4603      	mov	r3, r0
 8010b44:	2b00      	cmp	r3, #0
 8010b46:	d001      	beq.n	8010b4c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010b48:	f7f0 fa42 	bl	8000fd0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010b4c:	4805      	ldr	r0, [pc, #20]	; (8010b64 <MX_USB_DEVICE_Init+0x54>)
 8010b4e:	f7fa fc6e 	bl	800b42e <USBD_Start>
 8010b52:	4603      	mov	r3, r0
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d001      	beq.n	8010b5c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010b58:	f7f0 fa3a 	bl	8000fd0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010b5c:	bf00      	nop
 8010b5e:	bd80      	pop	{r7, pc}
 8010b60:	200001b8 	.word	0x200001b8
 8010b64:	20007000 	.word	0x20007000
 8010b68:	2000001c 	.word	0x2000001c
 8010b6c:	200001a8 	.word	0x200001a8

08010b70 <LL_TIM_EnableCounter>:
{
 8010b70:	b480      	push	{r7}
 8010b72:	b083      	sub	sp, #12
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	f043 0201 	orr.w	r2, r3, #1
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	601a      	str	r2, [r3, #0]
}
 8010b84:	bf00      	nop
 8010b86:	370c      	adds	r7, #12
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	bc80      	pop	{r7}
 8010b8c:	4770      	bx	lr

08010b8e <LL_TIM_ClearFlag_UPDATE>:
{
 8010b8e:	b480      	push	{r7}
 8010b90:	b083      	sub	sp, #12
 8010b92:	af00      	add	r7, sp, #0
 8010b94:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	f06f 0201 	mvn.w	r2, #1
 8010b9c:	611a      	str	r2, [r3, #16]
}
 8010b9e:	bf00      	nop
 8010ba0:	370c      	adds	r7, #12
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	bc80      	pop	{r7}
 8010ba6:	4770      	bx	lr

08010ba8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010bac:	2200      	movs	r2, #0
 8010bae:	4905      	ldr	r1, [pc, #20]	; (8010bc4 <CDC_Init_FS+0x1c>)
 8010bb0:	4805      	ldr	r0, [pc, #20]	; (8010bc8 <CDC_Init_FS+0x20>)
 8010bb2:	f7fa fb73 	bl	800b29c <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010bb6:	4905      	ldr	r1, [pc, #20]	; (8010bcc <CDC_Init_FS+0x24>)
 8010bb8:	4803      	ldr	r0, [pc, #12]	; (8010bc8 <CDC_Init_FS+0x20>)
 8010bba:	f7fa fb88 	bl	800b2ce <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8010bbe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	bd80      	pop	{r7, pc}
 8010bc4:	200074bc 	.word	0x200074bc
 8010bc8:	20007000 	.word	0x20007000
 8010bcc:	20007390 	.word	0x20007390

08010bd0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010bd0:	b480      	push	{r7}
 8010bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 8010bd4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	46bd      	mov	sp, r7
 8010bda:	bc80      	pop	{r7}
 8010bdc:	4770      	bx	lr
	...

08010be0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010be0:	b480      	push	{r7}
 8010be2:	b083      	sub	sp, #12
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	4603      	mov	r3, r0
 8010be8:	6039      	str	r1, [r7, #0]
 8010bea:	71fb      	strb	r3, [r7, #7]
 8010bec:	4613      	mov	r3, r2
 8010bee:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 8010bf0:	79fb      	ldrb	r3, [r7, #7]
 8010bf2:	2b23      	cmp	r3, #35	; 0x23
 8010bf4:	d84a      	bhi.n	8010c8c <CDC_Control_FS+0xac>
 8010bf6:	a201      	add	r2, pc, #4	; (adr r2, 8010bfc <CDC_Control_FS+0x1c>)
 8010bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bfc:	08010c8d 	.word	0x08010c8d
 8010c00:	08010c8d 	.word	0x08010c8d
 8010c04:	08010c8d 	.word	0x08010c8d
 8010c08:	08010c8d 	.word	0x08010c8d
 8010c0c:	08010c8d 	.word	0x08010c8d
 8010c10:	08010c8d 	.word	0x08010c8d
 8010c14:	08010c8d 	.word	0x08010c8d
 8010c18:	08010c8d 	.word	0x08010c8d
 8010c1c:	08010c8d 	.word	0x08010c8d
 8010c20:	08010c8d 	.word	0x08010c8d
 8010c24:	08010c8d 	.word	0x08010c8d
 8010c28:	08010c8d 	.word	0x08010c8d
 8010c2c:	08010c8d 	.word	0x08010c8d
 8010c30:	08010c8d 	.word	0x08010c8d
 8010c34:	08010c8d 	.word	0x08010c8d
 8010c38:	08010c8d 	.word	0x08010c8d
 8010c3c:	08010c8d 	.word	0x08010c8d
 8010c40:	08010c8d 	.word	0x08010c8d
 8010c44:	08010c8d 	.word	0x08010c8d
 8010c48:	08010c8d 	.word	0x08010c8d
 8010c4c:	08010c8d 	.word	0x08010c8d
 8010c50:	08010c8d 	.word	0x08010c8d
 8010c54:	08010c8d 	.word	0x08010c8d
 8010c58:	08010c8d 	.word	0x08010c8d
 8010c5c:	08010c8d 	.word	0x08010c8d
 8010c60:	08010c8d 	.word	0x08010c8d
 8010c64:	08010c8d 	.word	0x08010c8d
 8010c68:	08010c8d 	.word	0x08010c8d
 8010c6c:	08010c8d 	.word	0x08010c8d
 8010c70:	08010c8d 	.word	0x08010c8d
 8010c74:	08010c8d 	.word	0x08010c8d
 8010c78:	08010c8d 	.word	0x08010c8d
 8010c7c:	08010c8d 	.word	0x08010c8d
 8010c80:	08010c8d 	.word	0x08010c8d
 8010c84:	08010c8d 	.word	0x08010c8d
 8010c88:	08010c8d 	.word	0x08010c8d
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8010c8c:	bf00      	nop
	}

	return (USBD_OK);
 8010c8e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010c90:	4618      	mov	r0, r3
 8010c92:	370c      	adds	r7, #12
 8010c94:	46bd      	mov	sp, r7
 8010c96:	bc80      	pop	{r7}
 8010c98:	4770      	bx	lr
 8010c9a:	bf00      	nop

08010c9c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b084      	sub	sp, #16
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
 8010ca4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010ca6:	6879      	ldr	r1, [r7, #4]
 8010ca8:	488b      	ldr	r0, [pc, #556]	; (8010ed8 <CDC_Receive_FS+0x23c>)
 8010caa:	f7fa fb10 	bl	800b2ce <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010cae:	488a      	ldr	r0, [pc, #552]	; (8010ed8 <CDC_Receive_FS+0x23c>)
 8010cb0:	f7fa fb4f 	bl	800b352 <USBD_CDC_ReceivePacket>
	if (UFlag == 0)
 8010cb4:	4b89      	ldr	r3, [pc, #548]	; (8010edc <CDC_Receive_FS+0x240>)
 8010cb6:	781b      	ldrb	r3, [r3, #0]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	f040 80c7 	bne.w	8010e4c <CDC_Receive_FS+0x1b0>
	{
		switch (Buf[0])
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	781b      	ldrb	r3, [r3, #0]
 8010cc2:	3b41      	subs	r3, #65	; 0x41
 8010cc4:	2b35      	cmp	r3, #53	; 0x35
 8010cc6:	f200 80b6 	bhi.w	8010e36 <CDC_Receive_FS+0x19a>
 8010cca:	a201      	add	r2, pc, #4	; (adr r2, 8010cd0 <CDC_Receive_FS+0x34>)
 8010ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cd0:	08010df7 	.word	0x08010df7
 8010cd4:	08010e37 	.word	0x08010e37
 8010cd8:	08010e37 	.word	0x08010e37
 8010cdc:	08010e37 	.word	0x08010e37
 8010ce0:	08010e37 	.word	0x08010e37
 8010ce4:	08010dd3 	.word	0x08010dd3
 8010ce8:	08010e37 	.word	0x08010e37
 8010cec:	08010e37 	.word	0x08010e37
 8010cf0:	08010dc3 	.word	0x08010dc3
 8010cf4:	08010e37 	.word	0x08010e37
 8010cf8:	08010e37 	.word	0x08010e37
 8010cfc:	08010e37 	.word	0x08010e37
 8010d00:	08010da9 	.word	0x08010da9
 8010d04:	08010e37 	.word	0x08010e37
 8010d08:	08010e37 	.word	0x08010e37
 8010d0c:	08010e37 	.word	0x08010e37
 8010d10:	08010e37 	.word	0x08010e37
 8010d14:	08010e37 	.word	0x08010e37
 8010d18:	08010e27 	.word	0x08010e27
 8010d1c:	08010e37 	.word	0x08010e37
 8010d20:	08010e37 	.word	0x08010e37
 8010d24:	08010dcb 	.word	0x08010dcb
 8010d28:	08010e37 	.word	0x08010e37
 8010d2c:	08010e37 	.word	0x08010e37
 8010d30:	08010e37 	.word	0x08010e37
 8010d34:	08010e37 	.word	0x08010e37
 8010d38:	08010e37 	.word	0x08010e37
 8010d3c:	08010e37 	.word	0x08010e37
 8010d40:	08010e37 	.word	0x08010e37
 8010d44:	08010e37 	.word	0x08010e37
 8010d48:	08010e37 	.word	0x08010e37
 8010d4c:	08010e37 	.word	0x08010e37
 8010d50:	08010df7 	.word	0x08010df7
 8010d54:	08010e37 	.word	0x08010e37
 8010d58:	08010e37 	.word	0x08010e37
 8010d5c:	08010e37 	.word	0x08010e37
 8010d60:	08010e37 	.word	0x08010e37
 8010d64:	08010dd3 	.word	0x08010dd3
 8010d68:	08010e37 	.word	0x08010e37
 8010d6c:	08010e37 	.word	0x08010e37
 8010d70:	08010dc3 	.word	0x08010dc3
 8010d74:	08010e37 	.word	0x08010e37
 8010d78:	08010e37 	.word	0x08010e37
 8010d7c:	08010e37 	.word	0x08010e37
 8010d80:	08010da9 	.word	0x08010da9
 8010d84:	08010e37 	.word	0x08010e37
 8010d88:	08010e37 	.word	0x08010e37
 8010d8c:	08010e37 	.word	0x08010e37
 8010d90:	08010e37 	.word	0x08010e37
 8010d94:	08010e37 	.word	0x08010e37
 8010d98:	08010e27 	.word	0x08010e27
 8010d9c:	08010e37 	.word	0x08010e37
 8010da0:	08010e37 	.word	0x08010e37
 8010da4:	08010dcb 	.word	0x08010dcb
		{
		case 'M': // Manual
		case 'm':
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8010da8:	484d      	ldr	r0, [pc, #308]	; (8010ee0 <CDC_Receive_FS+0x244>)
 8010daa:	f7ef fa0b 	bl	80001c4 <strlen>
 8010dae:	4603      	mov	r3, r0
 8010db0:	b29b      	uxth	r3, r3
 8010db2:	4619      	mov	r1, r3
 8010db4:	484a      	ldr	r0, [pc, #296]	; (8010ee0 <CDC_Receive_FS+0x244>)
 8010db6:	f000 f8af 	bl	8010f18 <CDC_Transmit_FS>
			bufptr = URxbuf;
 8010dba:	4b4a      	ldr	r3, [pc, #296]	; (8010ee4 <CDC_Receive_FS+0x248>)
 8010dbc:	4a4a      	ldr	r2, [pc, #296]	; (8010ee8 <CDC_Receive_FS+0x24c>)
 8010dbe:	601a      	str	r2, [r3, #0]
			break;
 8010dc0:	e084      	b.n	8010ecc <CDC_Receive_FS+0x230>
		case 'I':
		case 'i':
			UFlag = 1;
 8010dc2:	4b46      	ldr	r3, [pc, #280]	; (8010edc <CDC_Receive_FS+0x240>)
 8010dc4:	2201      	movs	r2, #1
 8010dc6:	701a      	strb	r2, [r3, #0]
			break;
 8010dc8:	e080      	b.n	8010ecc <CDC_Receive_FS+0x230>
		case 'V':
		case 'v':
			UFlag = 2;
 8010dca:	4b44      	ldr	r3, [pc, #272]	; (8010edc <CDC_Receive_FS+0x240>)
 8010dcc:	2202      	movs	r2, #2
 8010dce:	701a      	strb	r2, [r3, #0]
			break;
 8010dd0:	e07c      	b.n	8010ecc <CDC_Receive_FS+0x230>
		case 'F': // Shutter action
		case 'f':
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, SET);
 8010dd2:	2201      	movs	r2, #1
 8010dd4:	2110      	movs	r1, #16
 8010dd6:	4845      	ldr	r0, [pc, #276]	; (8010eec <CDC_Receive_FS+0x250>)
 8010dd8:	f7f3 f9f3 	bl	80041c2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, RESET);
 8010ddc:	2200      	movs	r2, #0
 8010dde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010de2:	4843      	ldr	r0, [pc, #268]	; (8010ef0 <CDC_Receive_FS+0x254>)
 8010de4:	f7f3 f9ed 	bl	80041c2 <HAL_GPIO_WritePin>

			LL_TIM_ClearFlag_UPDATE(TIM3);
 8010de8:	4842      	ldr	r0, [pc, #264]	; (8010ef4 <CDC_Receive_FS+0x258>)
 8010dea:	f7ff fed0 	bl	8010b8e <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8010dee:	4841      	ldr	r0, [pc, #260]	; (8010ef4 <CDC_Receive_FS+0x258>)
 8010df0:	f7ff febe 	bl	8010b70 <LL_TIM_EnableCounter>
			//CDC_Transmit_FS((uint8_t*) "Manual shot Triggered!\r\n", 24);
			break;
 8010df4:	e06a      	b.n	8010ecc <CDC_Receive_FS+0x230>
		case 'A': // AUTO trigger
		case 'a':
			if (encoderTargetCount == -1)
 8010df6:	4b40      	ldr	r3, [pc, #256]	; (8010ef8 <CDC_Receive_FS+0x25c>)
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dfe:	d104      	bne.n	8010e0a <CDC_Receive_FS+0x16e>
			{
				CDC_Transmit_FS((uint8_t*) "PLZ INPUT DATA!\r\n", 17);
 8010e00:	2111      	movs	r1, #17
 8010e02:	483e      	ldr	r0, [pc, #248]	; (8010efc <CDC_Receive_FS+0x260>)
 8010e04:	f000 f888 	bl	8010f18 <CDC_Transmit_FS>
				break;
 8010e08:	e060      	b.n	8010ecc <CDC_Receive_FS+0x230>
			}
			else
			{
				A_PLS_CNT = 0;
 8010e0a:	4b3d      	ldr	r3, [pc, #244]	; (8010f00 <CDC_Receive_FS+0x264>)
 8010e0c:	2200      	movs	r2, #0
 8010e0e:	601a      	str	r2, [r3, #0]
				B_PLS_CNT = 0;
 8010e10:	4b3c      	ldr	r3, [pc, #240]	; (8010f04 <CDC_Receive_FS+0x268>)
 8010e12:	2200      	movs	r2, #0
 8010e14:	601a      	str	r2, [r3, #0]
				bFlag = 1;
 8010e16:	4b3c      	ldr	r3, [pc, #240]	; (8010f08 <CDC_Receive_FS+0x26c>)
 8010e18:	2201      	movs	r2, #1
 8010e1a:	701a      	strb	r2, [r3, #0]
				CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 8010e1c:	2116      	movs	r1, #22
 8010e1e:	483b      	ldr	r0, [pc, #236]	; (8010f0c <CDC_Receive_FS+0x270>)
 8010e20:	f000 f87a 	bl	8010f18 <CDC_Transmit_FS>
			}
			break;
 8010e24:	e052      	b.n	8010ecc <CDC_Receive_FS+0x230>
		case 'S': // STOP trigger
		case 's':
			bFlag = 0;
 8010e26:	4b38      	ldr	r3, [pc, #224]	; (8010f08 <CDC_Receive_FS+0x26c>)
 8010e28:	2200      	movs	r2, #0
 8010e2a:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 22); // ACK
 8010e2c:	2116      	movs	r1, #22
 8010e2e:	4838      	ldr	r0, [pc, #224]	; (8010f10 <CDC_Receive_FS+0x274>)
 8010e30:	f000 f872 	bl	8010f18 <CDC_Transmit_FS>
			break;
 8010e34:	e04a      	b.n	8010ecc <CDC_Receive_FS+0x230>
		default:
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8010e36:	482a      	ldr	r0, [pc, #168]	; (8010ee0 <CDC_Receive_FS+0x244>)
 8010e38:	f7ef f9c4 	bl	80001c4 <strlen>
 8010e3c:	4603      	mov	r3, r0
 8010e3e:	b29b      	uxth	r3, r3
 8010e40:	4619      	mov	r1, r3
 8010e42:	4827      	ldr	r0, [pc, #156]	; (8010ee0 <CDC_Receive_FS+0x244>)
 8010e44:	f000 f868 	bl	8010f18 <CDC_Transmit_FS>
			break;
 8010e48:	bf00      	nop
 8010e4a:	e03f      	b.n	8010ecc <CDC_Receive_FS+0x230>
		}
	}
	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	81fb      	strh	r3, [r7, #14]
 8010e50:	e037      	b.n	8010ec2 <CDC_Receive_FS+0x226>
		{
			*bufptr = Buf[i];
 8010e52:	89fb      	ldrh	r3, [r7, #14]
 8010e54:	687a      	ldr	r2, [r7, #4]
 8010e56:	441a      	add	r2, r3
 8010e58:	4b22      	ldr	r3, [pc, #136]	; (8010ee4 <CDC_Receive_FS+0x248>)
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	7812      	ldrb	r2, [r2, #0]
 8010e5e:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 8010e60:	4b20      	ldr	r3, [pc, #128]	; (8010ee4 <CDC_Receive_FS+0x248>)
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	2101      	movs	r1, #1
 8010e66:	4618      	mov	r0, r3
 8010e68:	f000 f856 	bl	8010f18 <CDC_Transmit_FS>
			bufptr++;
 8010e6c:	4b1d      	ldr	r3, [pc, #116]	; (8010ee4 <CDC_Receive_FS+0x248>)
 8010e6e:	681b      	ldr	r3, [r3, #0]
 8010e70:	3301      	adds	r3, #1
 8010e72:	4a1c      	ldr	r2, [pc, #112]	; (8010ee4 <CDC_Receive_FS+0x248>)
 8010e74:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 8010e76:	89fb      	ldrh	r3, [r7, #14]
 8010e78:	687a      	ldr	r2, [r7, #4]
 8010e7a:	4413      	add	r3, r2
 8010e7c:	781b      	ldrb	r3, [r3, #0]
 8010e7e:	2b0d      	cmp	r3, #13
 8010e80:	d005      	beq.n	8010e8e <CDC_Receive_FS+0x1f2>
 8010e82:	89fb      	ldrh	r3, [r7, #14]
 8010e84:	687a      	ldr	r2, [r7, #4]
 8010e86:	4413      	add	r3, r2
 8010e88:	781b      	ldrb	r3, [r3, #0]
 8010e8a:	2b0a      	cmp	r3, #10
 8010e8c:	d106      	bne.n	8010e9c <CDC_Receive_FS+0x200>
			{
				EnterFlag = 1;
 8010e8e:	4b21      	ldr	r3, [pc, #132]	; (8010f14 <CDC_Receive_FS+0x278>)
 8010e90:	2201      	movs	r2, #1
 8010e92:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 8010e94:	4b13      	ldr	r3, [pc, #76]	; (8010ee4 <CDC_Receive_FS+0x248>)
 8010e96:	4a14      	ldr	r2, [pc, #80]	; (8010ee8 <CDC_Receive_FS+0x24c>)
 8010e98:	601a      	str	r2, [r3, #0]
 8010e9a:	e00f      	b.n	8010ebc <CDC_Receive_FS+0x220>
			}
			else if (Buf[i] == '\b')
 8010e9c:	89fb      	ldrh	r3, [r7, #14]
 8010e9e:	687a      	ldr	r2, [r7, #4]
 8010ea0:	4413      	add	r3, r2
 8010ea2:	781b      	ldrb	r3, [r3, #0]
 8010ea4:	2b08      	cmp	r3, #8
 8010ea6:	d109      	bne.n	8010ebc <CDC_Receive_FS+0x220>
			{
				if (bufptr != URxbuf)
 8010ea8:	4b0e      	ldr	r3, [pc, #56]	; (8010ee4 <CDC_Receive_FS+0x248>)
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	4a0e      	ldr	r2, [pc, #56]	; (8010ee8 <CDC_Receive_FS+0x24c>)
 8010eae:	4293      	cmp	r3, r2
 8010eb0:	d004      	beq.n	8010ebc <CDC_Receive_FS+0x220>
				{
					bufptr--;
 8010eb2:	4b0c      	ldr	r3, [pc, #48]	; (8010ee4 <CDC_Receive_FS+0x248>)
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	3b01      	subs	r3, #1
 8010eb8:	4a0a      	ldr	r2, [pc, #40]	; (8010ee4 <CDC_Receive_FS+0x248>)
 8010eba:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 8010ebc:	89fb      	ldrh	r3, [r7, #14]
 8010ebe:	3301      	adds	r3, #1
 8010ec0:	81fb      	strh	r3, [r7, #14]
 8010ec2:	89fa      	ldrh	r2, [r7, #14]
 8010ec4:	683b      	ldr	r3, [r7, #0]
 8010ec6:	681b      	ldr	r3, [r3, #0]
 8010ec8:	429a      	cmp	r2, r3
 8010eca:	d3c2      	bcc.n	8010e52 <CDC_Receive_FS+0x1b6>
				}
			}
		}
	}
	return (USBD_OK);
 8010ecc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010ece:	4618      	mov	r0, r3
 8010ed0:	3710      	adds	r7, #16
 8010ed2:	46bd      	mov	sp, r7
 8010ed4:	bd80      	pop	{r7, pc}
 8010ed6:	bf00      	nop
 8010ed8:	20007000 	.word	0x20007000
 8010edc:	200003fa 	.word	0x200003fa
 8010ee0:	20000124 	.word	0x20000124
 8010ee4:	200072c4 	.word	0x200072c4
 8010ee8:	200072c8 	.word	0x200072c8
 8010eec:	40021800 	.word	0x40021800
 8010ef0:	40021000 	.word	0x40021000
 8010ef4:	40000400 	.word	0x40000400
 8010ef8:	20000000 	.word	0x20000000
 8010efc:	08013c44 	.word	0x08013c44
 8010f00:	200003f6 	.word	0x200003f6
 8010f04:	200003f8 	.word	0x200003f8
 8010f08:	200003f4 	.word	0x200003f4
 8010f0c:	08013c58 	.word	0x08013c58
 8010f10:	08013c70 	.word	0x08013c70
 8010f14:	200003fb 	.word	0x200003fb

08010f18 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010f18:	b580      	push	{r7, lr}
 8010f1a:	b084      	sub	sp, #16
 8010f1c:	af00      	add	r7, sp, #0
 8010f1e:	6078      	str	r0, [r7, #4]
 8010f20:	460b      	mov	r3, r1
 8010f22:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010f24:	2300      	movs	r3, #0
 8010f26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 8010f28:	4b0d      	ldr	r3, [pc, #52]	; (8010f60 <CDC_Transmit_FS+0x48>)
 8010f2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010f2e:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 8010f30:	68bb      	ldr	r3, [r7, #8]
 8010f32:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d001      	beq.n	8010f3e <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 8010f3a:	2301      	movs	r3, #1
 8010f3c:	e00b      	b.n	8010f56 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010f3e:	887b      	ldrh	r3, [r7, #2]
 8010f40:	461a      	mov	r2, r3
 8010f42:	6879      	ldr	r1, [r7, #4]
 8010f44:	4806      	ldr	r0, [pc, #24]	; (8010f60 <CDC_Transmit_FS+0x48>)
 8010f46:	f7fa f9a9 	bl	800b29c <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010f4a:	4805      	ldr	r0, [pc, #20]	; (8010f60 <CDC_Transmit_FS+0x48>)
 8010f4c:	f7fa f9d2 	bl	800b2f4 <USBD_CDC_TransmitPacket>
 8010f50:	4603      	mov	r3, r0
 8010f52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f56:	4618      	mov	r0, r3
 8010f58:	3710      	adds	r7, #16
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	bd80      	pop	{r7, pc}
 8010f5e:	bf00      	nop
 8010f60:	20007000 	.word	0x20007000

08010f64 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f64:	b480      	push	{r7}
 8010f66:	b083      	sub	sp, #12
 8010f68:	af00      	add	r7, sp, #0
 8010f6a:	4603      	mov	r3, r0
 8010f6c:	6039      	str	r1, [r7, #0]
 8010f6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010f70:	683b      	ldr	r3, [r7, #0]
 8010f72:	2212      	movs	r2, #18
 8010f74:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010f76:	4b03      	ldr	r3, [pc, #12]	; (8010f84 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	370c      	adds	r7, #12
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bc80      	pop	{r7}
 8010f80:	4770      	bx	lr
 8010f82:	bf00      	nop
 8010f84:	200001d4 	.word	0x200001d4

08010f88 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f88:	b480      	push	{r7}
 8010f8a:	b083      	sub	sp, #12
 8010f8c:	af00      	add	r7, sp, #0
 8010f8e:	4603      	mov	r3, r0
 8010f90:	6039      	str	r1, [r7, #0]
 8010f92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010f94:	683b      	ldr	r3, [r7, #0]
 8010f96:	2204      	movs	r2, #4
 8010f98:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010f9a:	4b03      	ldr	r3, [pc, #12]	; (8010fa8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	370c      	adds	r7, #12
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	bc80      	pop	{r7}
 8010fa4:	4770      	bx	lr
 8010fa6:	bf00      	nop
 8010fa8:	200001e8 	.word	0x200001e8

08010fac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fac:	b580      	push	{r7, lr}
 8010fae:	b082      	sub	sp, #8
 8010fb0:	af00      	add	r7, sp, #0
 8010fb2:	4603      	mov	r3, r0
 8010fb4:	6039      	str	r1, [r7, #0]
 8010fb6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010fb8:	79fb      	ldrb	r3, [r7, #7]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d105      	bne.n	8010fca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010fbe:	683a      	ldr	r2, [r7, #0]
 8010fc0:	4907      	ldr	r1, [pc, #28]	; (8010fe0 <USBD_FS_ProductStrDescriptor+0x34>)
 8010fc2:	4808      	ldr	r0, [pc, #32]	; (8010fe4 <USBD_FS_ProductStrDescriptor+0x38>)
 8010fc4:	f7fb f9d7 	bl	800c376 <USBD_GetString>
 8010fc8:	e004      	b.n	8010fd4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010fca:	683a      	ldr	r2, [r7, #0]
 8010fcc:	4904      	ldr	r1, [pc, #16]	; (8010fe0 <USBD_FS_ProductStrDescriptor+0x34>)
 8010fce:	4805      	ldr	r0, [pc, #20]	; (8010fe4 <USBD_FS_ProductStrDescriptor+0x38>)
 8010fd0:	f7fb f9d1 	bl	800c376 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010fd4:	4b02      	ldr	r3, [pc, #8]	; (8010fe0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010fd6:	4618      	mov	r0, r3
 8010fd8:	3708      	adds	r7, #8
 8010fda:	46bd      	mov	sp, r7
 8010fdc:	bd80      	pop	{r7, pc}
 8010fde:	bf00      	nop
 8010fe0:	200075e8 	.word	0x200075e8
 8010fe4:	08013c7c 	.word	0x08013c7c

08010fe8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fe8:	b580      	push	{r7, lr}
 8010fea:	b082      	sub	sp, #8
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	4603      	mov	r3, r0
 8010ff0:	6039      	str	r1, [r7, #0]
 8010ff2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010ff4:	683a      	ldr	r2, [r7, #0]
 8010ff6:	4904      	ldr	r1, [pc, #16]	; (8011008 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010ff8:	4804      	ldr	r0, [pc, #16]	; (801100c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010ffa:	f7fb f9bc 	bl	800c376 <USBD_GetString>
  return USBD_StrDesc;
 8010ffe:	4b02      	ldr	r3, [pc, #8]	; (8011008 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011000:	4618      	mov	r0, r3
 8011002:	3708      	adds	r7, #8
 8011004:	46bd      	mov	sp, r7
 8011006:	bd80      	pop	{r7, pc}
 8011008:	200075e8 	.word	0x200075e8
 801100c:	08013c88 	.word	0x08013c88

08011010 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011010:	b580      	push	{r7, lr}
 8011012:	b082      	sub	sp, #8
 8011014:	af00      	add	r7, sp, #0
 8011016:	4603      	mov	r3, r0
 8011018:	6039      	str	r1, [r7, #0]
 801101a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801101c:	683b      	ldr	r3, [r7, #0]
 801101e:	221a      	movs	r2, #26
 8011020:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8011022:	f000 f843 	bl	80110ac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8011026:	4b02      	ldr	r3, [pc, #8]	; (8011030 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8011028:	4618      	mov	r0, r3
 801102a:	3708      	adds	r7, #8
 801102c:	46bd      	mov	sp, r7
 801102e:	bd80      	pop	{r7, pc}
 8011030:	200001ec 	.word	0x200001ec

08011034 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011034:	b580      	push	{r7, lr}
 8011036:	b082      	sub	sp, #8
 8011038:	af00      	add	r7, sp, #0
 801103a:	4603      	mov	r3, r0
 801103c:	6039      	str	r1, [r7, #0]
 801103e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011040:	79fb      	ldrb	r3, [r7, #7]
 8011042:	2b00      	cmp	r3, #0
 8011044:	d105      	bne.n	8011052 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011046:	683a      	ldr	r2, [r7, #0]
 8011048:	4907      	ldr	r1, [pc, #28]	; (8011068 <USBD_FS_ConfigStrDescriptor+0x34>)
 801104a:	4808      	ldr	r0, [pc, #32]	; (801106c <USBD_FS_ConfigStrDescriptor+0x38>)
 801104c:	f7fb f993 	bl	800c376 <USBD_GetString>
 8011050:	e004      	b.n	801105c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011052:	683a      	ldr	r2, [r7, #0]
 8011054:	4904      	ldr	r1, [pc, #16]	; (8011068 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011056:	4805      	ldr	r0, [pc, #20]	; (801106c <USBD_FS_ConfigStrDescriptor+0x38>)
 8011058:	f7fb f98d 	bl	800c376 <USBD_GetString>
  }
  return USBD_StrDesc;
 801105c:	4b02      	ldr	r3, [pc, #8]	; (8011068 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801105e:	4618      	mov	r0, r3
 8011060:	3708      	adds	r7, #8
 8011062:	46bd      	mov	sp, r7
 8011064:	bd80      	pop	{r7, pc}
 8011066:	bf00      	nop
 8011068:	200075e8 	.word	0x200075e8
 801106c:	08013c94 	.word	0x08013c94

08011070 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011070:	b580      	push	{r7, lr}
 8011072:	b082      	sub	sp, #8
 8011074:	af00      	add	r7, sp, #0
 8011076:	4603      	mov	r3, r0
 8011078:	6039      	str	r1, [r7, #0]
 801107a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801107c:	79fb      	ldrb	r3, [r7, #7]
 801107e:	2b00      	cmp	r3, #0
 8011080:	d105      	bne.n	801108e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011082:	683a      	ldr	r2, [r7, #0]
 8011084:	4907      	ldr	r1, [pc, #28]	; (80110a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011086:	4808      	ldr	r0, [pc, #32]	; (80110a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011088:	f7fb f975 	bl	800c376 <USBD_GetString>
 801108c:	e004      	b.n	8011098 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801108e:	683a      	ldr	r2, [r7, #0]
 8011090:	4904      	ldr	r1, [pc, #16]	; (80110a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011092:	4805      	ldr	r0, [pc, #20]	; (80110a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011094:	f7fb f96f 	bl	800c376 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011098:	4b02      	ldr	r3, [pc, #8]	; (80110a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801109a:	4618      	mov	r0, r3
 801109c:	3708      	adds	r7, #8
 801109e:	46bd      	mov	sp, r7
 80110a0:	bd80      	pop	{r7, pc}
 80110a2:	bf00      	nop
 80110a4:	200075e8 	.word	0x200075e8
 80110a8:	08013ca0 	.word	0x08013ca0

080110ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80110ac:	b580      	push	{r7, lr}
 80110ae:	b084      	sub	sp, #16
 80110b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80110b2:	4b0f      	ldr	r3, [pc, #60]	; (80110f0 <Get_SerialNum+0x44>)
 80110b4:	681b      	ldr	r3, [r3, #0]
 80110b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80110b8:	4b0e      	ldr	r3, [pc, #56]	; (80110f4 <Get_SerialNum+0x48>)
 80110ba:	681b      	ldr	r3, [r3, #0]
 80110bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80110be:	4b0e      	ldr	r3, [pc, #56]	; (80110f8 <Get_SerialNum+0x4c>)
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80110c4:	68fa      	ldr	r2, [r7, #12]
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	4413      	add	r3, r2
 80110ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d009      	beq.n	80110e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80110d2:	2208      	movs	r2, #8
 80110d4:	4909      	ldr	r1, [pc, #36]	; (80110fc <Get_SerialNum+0x50>)
 80110d6:	68f8      	ldr	r0, [r7, #12]
 80110d8:	f000 f814 	bl	8011104 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80110dc:	2204      	movs	r2, #4
 80110de:	4908      	ldr	r1, [pc, #32]	; (8011100 <Get_SerialNum+0x54>)
 80110e0:	68b8      	ldr	r0, [r7, #8]
 80110e2:	f000 f80f 	bl	8011104 <IntToUnicode>
  }
}
 80110e6:	bf00      	nop
 80110e8:	3710      	adds	r7, #16
 80110ea:	46bd      	mov	sp, r7
 80110ec:	bd80      	pop	{r7, pc}
 80110ee:	bf00      	nop
 80110f0:	1fff7a10 	.word	0x1fff7a10
 80110f4:	1fff7a14 	.word	0x1fff7a14
 80110f8:	1fff7a18 	.word	0x1fff7a18
 80110fc:	200001ee 	.word	0x200001ee
 8011100:	200001fe 	.word	0x200001fe

08011104 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011104:	b480      	push	{r7}
 8011106:	b087      	sub	sp, #28
 8011108:	af00      	add	r7, sp, #0
 801110a:	60f8      	str	r0, [r7, #12]
 801110c:	60b9      	str	r1, [r7, #8]
 801110e:	4613      	mov	r3, r2
 8011110:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011112:	2300      	movs	r3, #0
 8011114:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011116:	2300      	movs	r3, #0
 8011118:	75fb      	strb	r3, [r7, #23]
 801111a:	e027      	b.n	801116c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801111c:	68fb      	ldr	r3, [r7, #12]
 801111e:	0f1b      	lsrs	r3, r3, #28
 8011120:	2b09      	cmp	r3, #9
 8011122:	d80b      	bhi.n	801113c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	0f1b      	lsrs	r3, r3, #28
 8011128:	b2da      	uxtb	r2, r3
 801112a:	7dfb      	ldrb	r3, [r7, #23]
 801112c:	005b      	lsls	r3, r3, #1
 801112e:	4619      	mov	r1, r3
 8011130:	68bb      	ldr	r3, [r7, #8]
 8011132:	440b      	add	r3, r1
 8011134:	3230      	adds	r2, #48	; 0x30
 8011136:	b2d2      	uxtb	r2, r2
 8011138:	701a      	strb	r2, [r3, #0]
 801113a:	e00a      	b.n	8011152 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	0f1b      	lsrs	r3, r3, #28
 8011140:	b2da      	uxtb	r2, r3
 8011142:	7dfb      	ldrb	r3, [r7, #23]
 8011144:	005b      	lsls	r3, r3, #1
 8011146:	4619      	mov	r1, r3
 8011148:	68bb      	ldr	r3, [r7, #8]
 801114a:	440b      	add	r3, r1
 801114c:	3237      	adds	r2, #55	; 0x37
 801114e:	b2d2      	uxtb	r2, r2
 8011150:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	011b      	lsls	r3, r3, #4
 8011156:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011158:	7dfb      	ldrb	r3, [r7, #23]
 801115a:	005b      	lsls	r3, r3, #1
 801115c:	3301      	adds	r3, #1
 801115e:	68ba      	ldr	r2, [r7, #8]
 8011160:	4413      	add	r3, r2
 8011162:	2200      	movs	r2, #0
 8011164:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011166:	7dfb      	ldrb	r3, [r7, #23]
 8011168:	3301      	adds	r3, #1
 801116a:	75fb      	strb	r3, [r7, #23]
 801116c:	7dfa      	ldrb	r2, [r7, #23]
 801116e:	79fb      	ldrb	r3, [r7, #7]
 8011170:	429a      	cmp	r2, r3
 8011172:	d3d3      	bcc.n	801111c <IntToUnicode+0x18>
  }
}
 8011174:	bf00      	nop
 8011176:	371c      	adds	r7, #28
 8011178:	46bd      	mov	sp, r7
 801117a:	bc80      	pop	{r7}
 801117c:	4770      	bx	lr
	...

08011180 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011180:	b580      	push	{r7, lr}
 8011182:	b08a      	sub	sp, #40	; 0x28
 8011184:	af00      	add	r7, sp, #0
 8011186:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011188:	f107 0314 	add.w	r3, r7, #20
 801118c:	2200      	movs	r2, #0
 801118e:	601a      	str	r2, [r3, #0]
 8011190:	605a      	str	r2, [r3, #4]
 8011192:	609a      	str	r2, [r3, #8]
 8011194:	60da      	str	r2, [r3, #12]
 8011196:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80111a0:	d147      	bne.n	8011232 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80111a2:	2300      	movs	r3, #0
 80111a4:	613b      	str	r3, [r7, #16]
 80111a6:	4b25      	ldr	r3, [pc, #148]	; (801123c <HAL_PCD_MspInit+0xbc>)
 80111a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111aa:	4a24      	ldr	r2, [pc, #144]	; (801123c <HAL_PCD_MspInit+0xbc>)
 80111ac:	f043 0301 	orr.w	r3, r3, #1
 80111b0:	6313      	str	r3, [r2, #48]	; 0x30
 80111b2:	4b22      	ldr	r3, [pc, #136]	; (801123c <HAL_PCD_MspInit+0xbc>)
 80111b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111b6:	f003 0301 	and.w	r3, r3, #1
 80111ba:	613b      	str	r3, [r7, #16]
 80111bc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80111be:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80111c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80111c4:	2302      	movs	r3, #2
 80111c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80111c8:	2300      	movs	r3, #0
 80111ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80111cc:	2303      	movs	r3, #3
 80111ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80111d0:	230a      	movs	r3, #10
 80111d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80111d4:	f107 0314 	add.w	r3, r7, #20
 80111d8:	4619      	mov	r1, r3
 80111da:	4819      	ldr	r0, [pc, #100]	; (8011240 <HAL_PCD_MspInit+0xc0>)
 80111dc:	f7f2 fe3c 	bl	8003e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80111e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80111e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80111e6:	2300      	movs	r3, #0
 80111e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80111ea:	2300      	movs	r3, #0
 80111ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80111ee:	f107 0314 	add.w	r3, r7, #20
 80111f2:	4619      	mov	r1, r3
 80111f4:	4812      	ldr	r0, [pc, #72]	; (8011240 <HAL_PCD_MspInit+0xc0>)
 80111f6:	f7f2 fe2f 	bl	8003e58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80111fa:	4b10      	ldr	r3, [pc, #64]	; (801123c <HAL_PCD_MspInit+0xbc>)
 80111fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111fe:	4a0f      	ldr	r2, [pc, #60]	; (801123c <HAL_PCD_MspInit+0xbc>)
 8011200:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011204:	6353      	str	r3, [r2, #52]	; 0x34
 8011206:	2300      	movs	r3, #0
 8011208:	60fb      	str	r3, [r7, #12]
 801120a:	4b0c      	ldr	r3, [pc, #48]	; (801123c <HAL_PCD_MspInit+0xbc>)
 801120c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801120e:	4a0b      	ldr	r2, [pc, #44]	; (801123c <HAL_PCD_MspInit+0xbc>)
 8011210:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011214:	6453      	str	r3, [r2, #68]	; 0x44
 8011216:	4b09      	ldr	r3, [pc, #36]	; (801123c <HAL_PCD_MspInit+0xbc>)
 8011218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801121a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801121e:	60fb      	str	r3, [r7, #12]
 8011220:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8011222:	2200      	movs	r2, #0
 8011224:	2100      	movs	r1, #0
 8011226:	2043      	movs	r0, #67	; 0x43
 8011228:	f7f1 f947 	bl	80024ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801122c:	2043      	movs	r0, #67	; 0x43
 801122e:	f7f1 f960 	bl	80024f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011232:	bf00      	nop
 8011234:	3728      	adds	r7, #40	; 0x28
 8011236:	46bd      	mov	sp, r7
 8011238:	bd80      	pop	{r7, pc}
 801123a:	bf00      	nop
 801123c:	40023800 	.word	0x40023800
 8011240:	40020000 	.word	0x40020000

08011244 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011244:	b580      	push	{r7, lr}
 8011246:	b082      	sub	sp, #8
 8011248:	af00      	add	r7, sp, #0
 801124a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8011258:	4619      	mov	r1, r3
 801125a:	4610      	mov	r0, r2
 801125c:	f7fa f92f 	bl	800b4be <USBD_LL_SetupStage>
}
 8011260:	bf00      	nop
 8011262:	3708      	adds	r7, #8
 8011264:	46bd      	mov	sp, r7
 8011266:	bd80      	pop	{r7, pc}

08011268 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011268:	b580      	push	{r7, lr}
 801126a:	b082      	sub	sp, #8
 801126c:	af00      	add	r7, sp, #0
 801126e:	6078      	str	r0, [r7, #4]
 8011270:	460b      	mov	r3, r1
 8011272:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 801127a:	78fa      	ldrb	r2, [r7, #3]
 801127c:	6879      	ldr	r1, [r7, #4]
 801127e:	4613      	mov	r3, r2
 8011280:	00db      	lsls	r3, r3, #3
 8011282:	1a9b      	subs	r3, r3, r2
 8011284:	009b      	lsls	r3, r3, #2
 8011286:	440b      	add	r3, r1
 8011288:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801128c:	681a      	ldr	r2, [r3, #0]
 801128e:	78fb      	ldrb	r3, [r7, #3]
 8011290:	4619      	mov	r1, r3
 8011292:	f7fa f95f 	bl	800b554 <USBD_LL_DataOutStage>
}
 8011296:	bf00      	nop
 8011298:	3708      	adds	r7, #8
 801129a:	46bd      	mov	sp, r7
 801129c:	bd80      	pop	{r7, pc}

0801129e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801129e:	b580      	push	{r7, lr}
 80112a0:	b082      	sub	sp, #8
 80112a2:	af00      	add	r7, sp, #0
 80112a4:	6078      	str	r0, [r7, #4]
 80112a6:	460b      	mov	r3, r1
 80112a8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 80112b0:	78fa      	ldrb	r2, [r7, #3]
 80112b2:	6879      	ldr	r1, [r7, #4]
 80112b4:	4613      	mov	r3, r2
 80112b6:	00db      	lsls	r3, r3, #3
 80112b8:	1a9b      	subs	r3, r3, r2
 80112ba:	009b      	lsls	r3, r3, #2
 80112bc:	440b      	add	r3, r1
 80112be:	3348      	adds	r3, #72	; 0x48
 80112c0:	681a      	ldr	r2, [r3, #0]
 80112c2:	78fb      	ldrb	r3, [r7, #3]
 80112c4:	4619      	mov	r1, r3
 80112c6:	f7fa f9b6 	bl	800b636 <USBD_LL_DataInStage>
}
 80112ca:	bf00      	nop
 80112cc:	3708      	adds	r7, #8
 80112ce:	46bd      	mov	sp, r7
 80112d0:	bd80      	pop	{r7, pc}

080112d2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112d2:	b580      	push	{r7, lr}
 80112d4:	b082      	sub	sp, #8
 80112d6:	af00      	add	r7, sp, #0
 80112d8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80112e0:	4618      	mov	r0, r3
 80112e2:	f7fa fac6 	bl	800b872 <USBD_LL_SOF>
}
 80112e6:	bf00      	nop
 80112e8:	3708      	adds	r7, #8
 80112ea:	46bd      	mov	sp, r7
 80112ec:	bd80      	pop	{r7, pc}

080112ee <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112ee:	b580      	push	{r7, lr}
 80112f0:	b084      	sub	sp, #16
 80112f2:	af00      	add	r7, sp, #0
 80112f4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80112f6:	2301      	movs	r3, #1
 80112f8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	68db      	ldr	r3, [r3, #12]
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d102      	bne.n	8011308 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8011302:	2300      	movs	r3, #0
 8011304:	73fb      	strb	r3, [r7, #15]
 8011306:	e008      	b.n	801131a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	68db      	ldr	r3, [r3, #12]
 801130c:	2b02      	cmp	r3, #2
 801130e:	d102      	bne.n	8011316 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8011310:	2301      	movs	r3, #1
 8011312:	73fb      	strb	r3, [r7, #15]
 8011314:	e001      	b.n	801131a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011316:	f7ef fe5b 	bl	8000fd0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8011320:	7bfa      	ldrb	r2, [r7, #15]
 8011322:	4611      	mov	r1, r2
 8011324:	4618      	mov	r0, r3
 8011326:	f7fa fa6c 	bl	800b802 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8011330:	4618      	mov	r0, r3
 8011332:	f7fa fa25 	bl	800b780 <USBD_LL_Reset>
}
 8011336:	bf00      	nop
 8011338:	3710      	adds	r7, #16
 801133a:	46bd      	mov	sp, r7
 801133c:	bd80      	pop	{r7, pc}
	...

08011340 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b082      	sub	sp, #8
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801134e:	4618      	mov	r0, r3
 8011350:	f7fa fa66 	bl	800b820 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	681b      	ldr	r3, [r3, #0]
 8011358:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	687a      	ldr	r2, [r7, #4]
 8011360:	6812      	ldr	r2, [r2, #0]
 8011362:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011366:	f043 0301 	orr.w	r3, r3, #1
 801136a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801136c:	687b      	ldr	r3, [r7, #4]
 801136e:	6a1b      	ldr	r3, [r3, #32]
 8011370:	2b00      	cmp	r3, #0
 8011372:	d005      	beq.n	8011380 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011374:	4b04      	ldr	r3, [pc, #16]	; (8011388 <HAL_PCD_SuspendCallback+0x48>)
 8011376:	691b      	ldr	r3, [r3, #16]
 8011378:	4a03      	ldr	r2, [pc, #12]	; (8011388 <HAL_PCD_SuspendCallback+0x48>)
 801137a:	f043 0306 	orr.w	r3, r3, #6
 801137e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011380:	bf00      	nop
 8011382:	3708      	adds	r7, #8
 8011384:	46bd      	mov	sp, r7
 8011386:	bd80      	pop	{r7, pc}
 8011388:	e000ed00 	.word	0xe000ed00

0801138c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801138c:	b580      	push	{r7, lr}
 801138e:	b082      	sub	sp, #8
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801139a:	4618      	mov	r0, r3
 801139c:	f7fa fa54 	bl	800b848 <USBD_LL_Resume>
}
 80113a0:	bf00      	nop
 80113a2:	3708      	adds	r7, #8
 80113a4:	46bd      	mov	sp, r7
 80113a6:	bd80      	pop	{r7, pc}

080113a8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113a8:	b580      	push	{r7, lr}
 80113aa:	b082      	sub	sp, #8
 80113ac:	af00      	add	r7, sp, #0
 80113ae:	6078      	str	r0, [r7, #4]
 80113b0:	460b      	mov	r3, r1
 80113b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80113b4:	687b      	ldr	r3, [r7, #4]
 80113b6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80113ba:	78fa      	ldrb	r2, [r7, #3]
 80113bc:	4611      	mov	r1, r2
 80113be:	4618      	mov	r0, r3
 80113c0:	f7fa fa7d 	bl	800b8be <USBD_LL_IsoOUTIncomplete>
}
 80113c4:	bf00      	nop
 80113c6:	3708      	adds	r7, #8
 80113c8:	46bd      	mov	sp, r7
 80113ca:	bd80      	pop	{r7, pc}

080113cc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113cc:	b580      	push	{r7, lr}
 80113ce:	b082      	sub	sp, #8
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	6078      	str	r0, [r7, #4]
 80113d4:	460b      	mov	r3, r1
 80113d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80113de:	78fa      	ldrb	r2, [r7, #3]
 80113e0:	4611      	mov	r1, r2
 80113e2:	4618      	mov	r0, r3
 80113e4:	f7fa fa5f 	bl	800b8a6 <USBD_LL_IsoINIncomplete>
}
 80113e8:	bf00      	nop
 80113ea:	3708      	adds	r7, #8
 80113ec:	46bd      	mov	sp, r7
 80113ee:	bd80      	pop	{r7, pc}

080113f0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b082      	sub	sp, #8
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80113fe:	4618      	mov	r0, r3
 8011400:	f7fa fa69 	bl	800b8d6 <USBD_LL_DevConnected>
}
 8011404:	bf00      	nop
 8011406:	3708      	adds	r7, #8
 8011408:	46bd      	mov	sp, r7
 801140a:	bd80      	pop	{r7, pc}

0801140c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801140c:	b580      	push	{r7, lr}
 801140e:	b082      	sub	sp, #8
 8011410:	af00      	add	r7, sp, #0
 8011412:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 801141a:	4618      	mov	r0, r3
 801141c:	f7fa fa65 	bl	800b8ea <USBD_LL_DevDisconnected>
}
 8011420:	bf00      	nop
 8011422:	3708      	adds	r7, #8
 8011424:	46bd      	mov	sp, r7
 8011426:	bd80      	pop	{r7, pc}

08011428 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011428:	b580      	push	{r7, lr}
 801142a:	b082      	sub	sp, #8
 801142c:	af00      	add	r7, sp, #0
 801142e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	781b      	ldrb	r3, [r3, #0]
 8011434:	2b00      	cmp	r3, #0
 8011436:	d139      	bne.n	80114ac <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011438:	4a1f      	ldr	r2, [pc, #124]	; (80114b8 <USBD_LL_Init+0x90>)
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	4a1d      	ldr	r2, [pc, #116]	; (80114b8 <USBD_LL_Init+0x90>)
 8011444:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011448:	4b1b      	ldr	r3, [pc, #108]	; (80114b8 <USBD_LL_Init+0x90>)
 801144a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801144e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011450:	4b19      	ldr	r3, [pc, #100]	; (80114b8 <USBD_LL_Init+0x90>)
 8011452:	2204      	movs	r2, #4
 8011454:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011456:	4b18      	ldr	r3, [pc, #96]	; (80114b8 <USBD_LL_Init+0x90>)
 8011458:	2202      	movs	r2, #2
 801145a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801145c:	4b16      	ldr	r3, [pc, #88]	; (80114b8 <USBD_LL_Init+0x90>)
 801145e:	2200      	movs	r2, #0
 8011460:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011462:	4b15      	ldr	r3, [pc, #84]	; (80114b8 <USBD_LL_Init+0x90>)
 8011464:	2202      	movs	r2, #2
 8011466:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8011468:	4b13      	ldr	r3, [pc, #76]	; (80114b8 <USBD_LL_Init+0x90>)
 801146a:	2201      	movs	r2, #1
 801146c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801146e:	4b12      	ldr	r3, [pc, #72]	; (80114b8 <USBD_LL_Init+0x90>)
 8011470:	2200      	movs	r2, #0
 8011472:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8011474:	4b10      	ldr	r3, [pc, #64]	; (80114b8 <USBD_LL_Init+0x90>)
 8011476:	2201      	movs	r2, #1
 8011478:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801147a:	4b0f      	ldr	r3, [pc, #60]	; (80114b8 <USBD_LL_Init+0x90>)
 801147c:	2200      	movs	r2, #0
 801147e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011480:	480d      	ldr	r0, [pc, #52]	; (80114b8 <USBD_LL_Init+0x90>)
 8011482:	f7f2 fee7 	bl	8004254 <HAL_PCD_Init>
 8011486:	4603      	mov	r3, r0
 8011488:	2b00      	cmp	r3, #0
 801148a:	d001      	beq.n	8011490 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 801148c:	f7ef fda0 	bl	8000fd0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011490:	2180      	movs	r1, #128	; 0x80
 8011492:	4809      	ldr	r0, [pc, #36]	; (80114b8 <USBD_LL_Init+0x90>)
 8011494:	f7f4 f82a 	bl	80054ec <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011498:	2240      	movs	r2, #64	; 0x40
 801149a:	2100      	movs	r1, #0
 801149c:	4806      	ldr	r0, [pc, #24]	; (80114b8 <USBD_LL_Init+0x90>)
 801149e:	f7f3 ffdf 	bl	8005460 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80114a2:	2280      	movs	r2, #128	; 0x80
 80114a4:	2101      	movs	r1, #1
 80114a6:	4804      	ldr	r0, [pc, #16]	; (80114b8 <USBD_LL_Init+0x90>)
 80114a8:	f7f3 ffda 	bl	8005460 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80114ac:	2300      	movs	r3, #0
}
 80114ae:	4618      	mov	r0, r3
 80114b0:	3708      	adds	r7, #8
 80114b2:	46bd      	mov	sp, r7
 80114b4:	bd80      	pop	{r7, pc}
 80114b6:	bf00      	nop
 80114b8:	200077e8 	.word	0x200077e8

080114bc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80114bc:	b580      	push	{r7, lr}
 80114be:	b084      	sub	sp, #16
 80114c0:	af00      	add	r7, sp, #0
 80114c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80114c4:	2300      	movs	r3, #0
 80114c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80114c8:	2300      	movs	r3, #0
 80114ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80114d2:	4618      	mov	r0, r3
 80114d4:	f7f2 ffdb 	bl	800448e <HAL_PCD_Start>
 80114d8:	4603      	mov	r3, r0
 80114da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80114dc:	7bfb      	ldrb	r3, [r7, #15]
 80114de:	4618      	mov	r0, r3
 80114e0:	f000 f92e 	bl	8011740 <USBD_Get_USB_Status>
 80114e4:	4603      	mov	r3, r0
 80114e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80114e8:	7bbb      	ldrb	r3, [r7, #14]
}
 80114ea:	4618      	mov	r0, r3
 80114ec:	3710      	adds	r7, #16
 80114ee:	46bd      	mov	sp, r7
 80114f0:	bd80      	pop	{r7, pc}

080114f2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80114f2:	b580      	push	{r7, lr}
 80114f4:	b084      	sub	sp, #16
 80114f6:	af00      	add	r7, sp, #0
 80114f8:	6078      	str	r0, [r7, #4]
 80114fa:	4608      	mov	r0, r1
 80114fc:	4611      	mov	r1, r2
 80114fe:	461a      	mov	r2, r3
 8011500:	4603      	mov	r3, r0
 8011502:	70fb      	strb	r3, [r7, #3]
 8011504:	460b      	mov	r3, r1
 8011506:	70bb      	strb	r3, [r7, #2]
 8011508:	4613      	mov	r3, r2
 801150a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801150c:	2300      	movs	r3, #0
 801150e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011510:	2300      	movs	r3, #0
 8011512:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801151a:	78bb      	ldrb	r3, [r7, #2]
 801151c:	883a      	ldrh	r2, [r7, #0]
 801151e:	78f9      	ldrb	r1, [r7, #3]
 8011520:	f7f3 fb91 	bl	8004c46 <HAL_PCD_EP_Open>
 8011524:	4603      	mov	r3, r0
 8011526:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011528:	7bfb      	ldrb	r3, [r7, #15]
 801152a:	4618      	mov	r0, r3
 801152c:	f000 f908 	bl	8011740 <USBD_Get_USB_Status>
 8011530:	4603      	mov	r3, r0
 8011532:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011534:	7bbb      	ldrb	r3, [r7, #14]
}
 8011536:	4618      	mov	r0, r3
 8011538:	3710      	adds	r7, #16
 801153a:	46bd      	mov	sp, r7
 801153c:	bd80      	pop	{r7, pc}

0801153e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801153e:	b580      	push	{r7, lr}
 8011540:	b084      	sub	sp, #16
 8011542:	af00      	add	r7, sp, #0
 8011544:	6078      	str	r0, [r7, #4]
 8011546:	460b      	mov	r3, r1
 8011548:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801154a:	2300      	movs	r3, #0
 801154c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801154e:	2300      	movs	r3, #0
 8011550:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011558:	78fa      	ldrb	r2, [r7, #3]
 801155a:	4611      	mov	r1, r2
 801155c:	4618      	mov	r0, r3
 801155e:	f7f3 fbda 	bl	8004d16 <HAL_PCD_EP_Close>
 8011562:	4603      	mov	r3, r0
 8011564:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011566:	7bfb      	ldrb	r3, [r7, #15]
 8011568:	4618      	mov	r0, r3
 801156a:	f000 f8e9 	bl	8011740 <USBD_Get_USB_Status>
 801156e:	4603      	mov	r3, r0
 8011570:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011572:	7bbb      	ldrb	r3, [r7, #14]
}
 8011574:	4618      	mov	r0, r3
 8011576:	3710      	adds	r7, #16
 8011578:	46bd      	mov	sp, r7
 801157a:	bd80      	pop	{r7, pc}

0801157c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	b084      	sub	sp, #16
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
 8011584:	460b      	mov	r3, r1
 8011586:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011588:	2300      	movs	r3, #0
 801158a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801158c:	2300      	movs	r3, #0
 801158e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011596:	78fa      	ldrb	r2, [r7, #3]
 8011598:	4611      	mov	r1, r2
 801159a:	4618      	mov	r0, r3
 801159c:	f7f3 fcb1 	bl	8004f02 <HAL_PCD_EP_SetStall>
 80115a0:	4603      	mov	r3, r0
 80115a2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80115a4:	7bfb      	ldrb	r3, [r7, #15]
 80115a6:	4618      	mov	r0, r3
 80115a8:	f000 f8ca 	bl	8011740 <USBD_Get_USB_Status>
 80115ac:	4603      	mov	r3, r0
 80115ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80115b0:	7bbb      	ldrb	r3, [r7, #14]
}
 80115b2:	4618      	mov	r0, r3
 80115b4:	3710      	adds	r7, #16
 80115b6:	46bd      	mov	sp, r7
 80115b8:	bd80      	pop	{r7, pc}

080115ba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115ba:	b580      	push	{r7, lr}
 80115bc:	b084      	sub	sp, #16
 80115be:	af00      	add	r7, sp, #0
 80115c0:	6078      	str	r0, [r7, #4]
 80115c2:	460b      	mov	r3, r1
 80115c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80115c6:	2300      	movs	r3, #0
 80115c8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80115ca:	2300      	movs	r3, #0
 80115cc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80115d4:	78fa      	ldrb	r2, [r7, #3]
 80115d6:	4611      	mov	r1, r2
 80115d8:	4618      	mov	r0, r3
 80115da:	f7f3 fcf6 	bl	8004fca <HAL_PCD_EP_ClrStall>
 80115de:	4603      	mov	r3, r0
 80115e0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80115e2:	7bfb      	ldrb	r3, [r7, #15]
 80115e4:	4618      	mov	r0, r3
 80115e6:	f000 f8ab 	bl	8011740 <USBD_Get_USB_Status>
 80115ea:	4603      	mov	r3, r0
 80115ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80115ee:	7bbb      	ldrb	r3, [r7, #14]
}
 80115f0:	4618      	mov	r0, r3
 80115f2:	3710      	adds	r7, #16
 80115f4:	46bd      	mov	sp, r7
 80115f6:	bd80      	pop	{r7, pc}

080115f8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115f8:	b480      	push	{r7}
 80115fa:	b085      	sub	sp, #20
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	6078      	str	r0, [r7, #4]
 8011600:	460b      	mov	r3, r1
 8011602:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801160a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801160c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011610:	2b00      	cmp	r3, #0
 8011612:	da0b      	bge.n	801162c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011614:	78fb      	ldrb	r3, [r7, #3]
 8011616:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801161a:	68f9      	ldr	r1, [r7, #12]
 801161c:	4613      	mov	r3, r2
 801161e:	00db      	lsls	r3, r3, #3
 8011620:	1a9b      	subs	r3, r3, r2
 8011622:	009b      	lsls	r3, r3, #2
 8011624:	440b      	add	r3, r1
 8011626:	333e      	adds	r3, #62	; 0x3e
 8011628:	781b      	ldrb	r3, [r3, #0]
 801162a:	e00b      	b.n	8011644 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801162c:	78fb      	ldrb	r3, [r7, #3]
 801162e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011632:	68f9      	ldr	r1, [r7, #12]
 8011634:	4613      	mov	r3, r2
 8011636:	00db      	lsls	r3, r3, #3
 8011638:	1a9b      	subs	r3, r3, r2
 801163a:	009b      	lsls	r3, r3, #2
 801163c:	440b      	add	r3, r1
 801163e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011642:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011644:	4618      	mov	r0, r3
 8011646:	3714      	adds	r7, #20
 8011648:	46bd      	mov	sp, r7
 801164a:	bc80      	pop	{r7}
 801164c:	4770      	bx	lr

0801164e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801164e:	b580      	push	{r7, lr}
 8011650:	b084      	sub	sp, #16
 8011652:	af00      	add	r7, sp, #0
 8011654:	6078      	str	r0, [r7, #4]
 8011656:	460b      	mov	r3, r1
 8011658:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801165a:	2300      	movs	r3, #0
 801165c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801165e:	2300      	movs	r3, #0
 8011660:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011668:	78fa      	ldrb	r2, [r7, #3]
 801166a:	4611      	mov	r1, r2
 801166c:	4618      	mov	r0, r3
 801166e:	f7f3 fac5 	bl	8004bfc <HAL_PCD_SetAddress>
 8011672:	4603      	mov	r3, r0
 8011674:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011676:	7bfb      	ldrb	r3, [r7, #15]
 8011678:	4618      	mov	r0, r3
 801167a:	f000 f861 	bl	8011740 <USBD_Get_USB_Status>
 801167e:	4603      	mov	r3, r0
 8011680:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011682:	7bbb      	ldrb	r3, [r7, #14]
}
 8011684:	4618      	mov	r0, r3
 8011686:	3710      	adds	r7, #16
 8011688:	46bd      	mov	sp, r7
 801168a:	bd80      	pop	{r7, pc}

0801168c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801168c:	b580      	push	{r7, lr}
 801168e:	b086      	sub	sp, #24
 8011690:	af00      	add	r7, sp, #0
 8011692:	60f8      	str	r0, [r7, #12]
 8011694:	607a      	str	r2, [r7, #4]
 8011696:	461a      	mov	r2, r3
 8011698:	460b      	mov	r3, r1
 801169a:	72fb      	strb	r3, [r7, #11]
 801169c:	4613      	mov	r3, r2
 801169e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80116a0:	2300      	movs	r3, #0
 80116a2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80116a4:	2300      	movs	r3, #0
 80116a6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80116ae:	893b      	ldrh	r3, [r7, #8]
 80116b0:	7af9      	ldrb	r1, [r7, #11]
 80116b2:	687a      	ldr	r2, [r7, #4]
 80116b4:	f7f3 fbdb 	bl	8004e6e <HAL_PCD_EP_Transmit>
 80116b8:	4603      	mov	r3, r0
 80116ba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80116bc:	7dfb      	ldrb	r3, [r7, #23]
 80116be:	4618      	mov	r0, r3
 80116c0:	f000 f83e 	bl	8011740 <USBD_Get_USB_Status>
 80116c4:	4603      	mov	r3, r0
 80116c6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80116c8:	7dbb      	ldrb	r3, [r7, #22]
}
 80116ca:	4618      	mov	r0, r3
 80116cc:	3718      	adds	r7, #24
 80116ce:	46bd      	mov	sp, r7
 80116d0:	bd80      	pop	{r7, pc}

080116d2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80116d2:	b580      	push	{r7, lr}
 80116d4:	b086      	sub	sp, #24
 80116d6:	af00      	add	r7, sp, #0
 80116d8:	60f8      	str	r0, [r7, #12]
 80116da:	607a      	str	r2, [r7, #4]
 80116dc:	461a      	mov	r2, r3
 80116de:	460b      	mov	r3, r1
 80116e0:	72fb      	strb	r3, [r7, #11]
 80116e2:	4613      	mov	r3, r2
 80116e4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80116e6:	2300      	movs	r3, #0
 80116e8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80116ea:	2300      	movs	r3, #0
 80116ec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80116f4:	893b      	ldrh	r3, [r7, #8]
 80116f6:	7af9      	ldrb	r1, [r7, #11]
 80116f8:	687a      	ldr	r2, [r7, #4]
 80116fa:	f7f3 fb56 	bl	8004daa <HAL_PCD_EP_Receive>
 80116fe:	4603      	mov	r3, r0
 8011700:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011702:	7dfb      	ldrb	r3, [r7, #23]
 8011704:	4618      	mov	r0, r3
 8011706:	f000 f81b 	bl	8011740 <USBD_Get_USB_Status>
 801170a:	4603      	mov	r3, r0
 801170c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801170e:	7dbb      	ldrb	r3, [r7, #22]
}
 8011710:	4618      	mov	r0, r3
 8011712:	3718      	adds	r7, #24
 8011714:	46bd      	mov	sp, r7
 8011716:	bd80      	pop	{r7, pc}

08011718 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011718:	b580      	push	{r7, lr}
 801171a:	b082      	sub	sp, #8
 801171c:	af00      	add	r7, sp, #0
 801171e:	6078      	str	r0, [r7, #4]
 8011720:	460b      	mov	r3, r1
 8011722:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801172a:	78fa      	ldrb	r2, [r7, #3]
 801172c:	4611      	mov	r1, r2
 801172e:	4618      	mov	r0, r3
 8011730:	f7f3 fb86 	bl	8004e40 <HAL_PCD_EP_GetRxCount>
 8011734:	4603      	mov	r3, r0
}
 8011736:	4618      	mov	r0, r3
 8011738:	3708      	adds	r7, #8
 801173a:	46bd      	mov	sp, r7
 801173c:	bd80      	pop	{r7, pc}
	...

08011740 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011740:	b480      	push	{r7}
 8011742:	b085      	sub	sp, #20
 8011744:	af00      	add	r7, sp, #0
 8011746:	4603      	mov	r3, r0
 8011748:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801174a:	2300      	movs	r3, #0
 801174c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801174e:	79fb      	ldrb	r3, [r7, #7]
 8011750:	2b03      	cmp	r3, #3
 8011752:	d817      	bhi.n	8011784 <USBD_Get_USB_Status+0x44>
 8011754:	a201      	add	r2, pc, #4	; (adr r2, 801175c <USBD_Get_USB_Status+0x1c>)
 8011756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801175a:	bf00      	nop
 801175c:	0801176d 	.word	0x0801176d
 8011760:	08011773 	.word	0x08011773
 8011764:	08011779 	.word	0x08011779
 8011768:	0801177f 	.word	0x0801177f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801176c:	2300      	movs	r3, #0
 801176e:	73fb      	strb	r3, [r7, #15]
    break;
 8011770:	e00b      	b.n	801178a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011772:	2302      	movs	r3, #2
 8011774:	73fb      	strb	r3, [r7, #15]
    break;
 8011776:	e008      	b.n	801178a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011778:	2301      	movs	r3, #1
 801177a:	73fb      	strb	r3, [r7, #15]
    break;
 801177c:	e005      	b.n	801178a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801177e:	2302      	movs	r3, #2
 8011780:	73fb      	strb	r3, [r7, #15]
    break;
 8011782:	e002      	b.n	801178a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011784:	2302      	movs	r3, #2
 8011786:	73fb      	strb	r3, [r7, #15]
    break;
 8011788:	bf00      	nop
  }
  return usb_status;
 801178a:	7bfb      	ldrb	r3, [r7, #15]
}
 801178c:	4618      	mov	r0, r3
 801178e:	3714      	adds	r7, #20
 8011790:	46bd      	mov	sp, r7
 8011792:	bc80      	pop	{r7}
 8011794:	4770      	bx	lr
 8011796:	bf00      	nop

08011798 <atoi>:
 8011798:	220a      	movs	r2, #10
 801179a:	2100      	movs	r1, #0
 801179c:	f000 b9c0 	b.w	8011b20 <strtol>

080117a0 <__libc_init_array>:
 80117a0:	b570      	push	{r4, r5, r6, lr}
 80117a2:	2500      	movs	r5, #0
 80117a4:	4e0c      	ldr	r6, [pc, #48]	; (80117d8 <__libc_init_array+0x38>)
 80117a6:	4c0d      	ldr	r4, [pc, #52]	; (80117dc <__libc_init_array+0x3c>)
 80117a8:	1ba4      	subs	r4, r4, r6
 80117aa:	10a4      	asrs	r4, r4, #2
 80117ac:	42a5      	cmp	r5, r4
 80117ae:	d109      	bne.n	80117c4 <__libc_init_array+0x24>
 80117b0:	f001 f9aa 	bl	8012b08 <_init>
 80117b4:	2500      	movs	r5, #0
 80117b6:	4e0a      	ldr	r6, [pc, #40]	; (80117e0 <__libc_init_array+0x40>)
 80117b8:	4c0a      	ldr	r4, [pc, #40]	; (80117e4 <__libc_init_array+0x44>)
 80117ba:	1ba4      	subs	r4, r4, r6
 80117bc:	10a4      	asrs	r4, r4, #2
 80117be:	42a5      	cmp	r5, r4
 80117c0:	d105      	bne.n	80117ce <__libc_init_array+0x2e>
 80117c2:	bd70      	pop	{r4, r5, r6, pc}
 80117c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80117c8:	4798      	blx	r3
 80117ca:	3501      	adds	r5, #1
 80117cc:	e7ee      	b.n	80117ac <__libc_init_array+0xc>
 80117ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80117d2:	4798      	blx	r3
 80117d4:	3501      	adds	r5, #1
 80117d6:	e7f2      	b.n	80117be <__libc_init_array+0x1e>
 80117d8:	08013f14 	.word	0x08013f14
 80117dc:	08013f14 	.word	0x08013f14
 80117e0:	08013f14 	.word	0x08013f14
 80117e4:	08013f18 	.word	0x08013f18

080117e8 <malloc>:
 80117e8:	4b02      	ldr	r3, [pc, #8]	; (80117f4 <malloc+0xc>)
 80117ea:	4601      	mov	r1, r0
 80117ec:	6818      	ldr	r0, [r3, #0]
 80117ee:	f000 b879 	b.w	80118e4 <_malloc_r>
 80117f2:	bf00      	nop
 80117f4:	20000208 	.word	0x20000208

080117f8 <free>:
 80117f8:	4b02      	ldr	r3, [pc, #8]	; (8011804 <free+0xc>)
 80117fa:	4601      	mov	r1, r0
 80117fc:	6818      	ldr	r0, [r3, #0]
 80117fe:	f000 b825 	b.w	801184c <_free_r>
 8011802:	bf00      	nop
 8011804:	20000208 	.word	0x20000208

08011808 <memcmp>:
 8011808:	b530      	push	{r4, r5, lr}
 801180a:	2400      	movs	r4, #0
 801180c:	42a2      	cmp	r2, r4
 801180e:	d101      	bne.n	8011814 <memcmp+0xc>
 8011810:	2000      	movs	r0, #0
 8011812:	e007      	b.n	8011824 <memcmp+0x1c>
 8011814:	5d03      	ldrb	r3, [r0, r4]
 8011816:	3401      	adds	r4, #1
 8011818:	190d      	adds	r5, r1, r4
 801181a:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801181e:	42ab      	cmp	r3, r5
 8011820:	d0f4      	beq.n	801180c <memcmp+0x4>
 8011822:	1b58      	subs	r0, r3, r5
 8011824:	bd30      	pop	{r4, r5, pc}

08011826 <memcpy>:
 8011826:	b510      	push	{r4, lr}
 8011828:	1e43      	subs	r3, r0, #1
 801182a:	440a      	add	r2, r1
 801182c:	4291      	cmp	r1, r2
 801182e:	d100      	bne.n	8011832 <memcpy+0xc>
 8011830:	bd10      	pop	{r4, pc}
 8011832:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011836:	f803 4f01 	strb.w	r4, [r3, #1]!
 801183a:	e7f7      	b.n	801182c <memcpy+0x6>

0801183c <memset>:
 801183c:	4603      	mov	r3, r0
 801183e:	4402      	add	r2, r0
 8011840:	4293      	cmp	r3, r2
 8011842:	d100      	bne.n	8011846 <memset+0xa>
 8011844:	4770      	bx	lr
 8011846:	f803 1b01 	strb.w	r1, [r3], #1
 801184a:	e7f9      	b.n	8011840 <memset+0x4>

0801184c <_free_r>:
 801184c:	b538      	push	{r3, r4, r5, lr}
 801184e:	4605      	mov	r5, r0
 8011850:	2900      	cmp	r1, #0
 8011852:	d043      	beq.n	80118dc <_free_r+0x90>
 8011854:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011858:	1f0c      	subs	r4, r1, #4
 801185a:	2b00      	cmp	r3, #0
 801185c:	bfb8      	it	lt
 801185e:	18e4      	addlt	r4, r4, r3
 8011860:	f000 fa53 	bl	8011d0a <__malloc_lock>
 8011864:	4a1e      	ldr	r2, [pc, #120]	; (80118e0 <_free_r+0x94>)
 8011866:	6813      	ldr	r3, [r2, #0]
 8011868:	4610      	mov	r0, r2
 801186a:	b933      	cbnz	r3, 801187a <_free_r+0x2e>
 801186c:	6063      	str	r3, [r4, #4]
 801186e:	6014      	str	r4, [r2, #0]
 8011870:	4628      	mov	r0, r5
 8011872:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011876:	f000 ba49 	b.w	8011d0c <__malloc_unlock>
 801187a:	42a3      	cmp	r3, r4
 801187c:	d90b      	bls.n	8011896 <_free_r+0x4a>
 801187e:	6821      	ldr	r1, [r4, #0]
 8011880:	1862      	adds	r2, r4, r1
 8011882:	4293      	cmp	r3, r2
 8011884:	bf01      	itttt	eq
 8011886:	681a      	ldreq	r2, [r3, #0]
 8011888:	685b      	ldreq	r3, [r3, #4]
 801188a:	1852      	addeq	r2, r2, r1
 801188c:	6022      	streq	r2, [r4, #0]
 801188e:	6063      	str	r3, [r4, #4]
 8011890:	6004      	str	r4, [r0, #0]
 8011892:	e7ed      	b.n	8011870 <_free_r+0x24>
 8011894:	4613      	mov	r3, r2
 8011896:	685a      	ldr	r2, [r3, #4]
 8011898:	b10a      	cbz	r2, 801189e <_free_r+0x52>
 801189a:	42a2      	cmp	r2, r4
 801189c:	d9fa      	bls.n	8011894 <_free_r+0x48>
 801189e:	6819      	ldr	r1, [r3, #0]
 80118a0:	1858      	adds	r0, r3, r1
 80118a2:	42a0      	cmp	r0, r4
 80118a4:	d10b      	bne.n	80118be <_free_r+0x72>
 80118a6:	6820      	ldr	r0, [r4, #0]
 80118a8:	4401      	add	r1, r0
 80118aa:	1858      	adds	r0, r3, r1
 80118ac:	4282      	cmp	r2, r0
 80118ae:	6019      	str	r1, [r3, #0]
 80118b0:	d1de      	bne.n	8011870 <_free_r+0x24>
 80118b2:	6810      	ldr	r0, [r2, #0]
 80118b4:	6852      	ldr	r2, [r2, #4]
 80118b6:	4401      	add	r1, r0
 80118b8:	6019      	str	r1, [r3, #0]
 80118ba:	605a      	str	r2, [r3, #4]
 80118bc:	e7d8      	b.n	8011870 <_free_r+0x24>
 80118be:	d902      	bls.n	80118c6 <_free_r+0x7a>
 80118c0:	230c      	movs	r3, #12
 80118c2:	602b      	str	r3, [r5, #0]
 80118c4:	e7d4      	b.n	8011870 <_free_r+0x24>
 80118c6:	6820      	ldr	r0, [r4, #0]
 80118c8:	1821      	adds	r1, r4, r0
 80118ca:	428a      	cmp	r2, r1
 80118cc:	bf01      	itttt	eq
 80118ce:	6811      	ldreq	r1, [r2, #0]
 80118d0:	6852      	ldreq	r2, [r2, #4]
 80118d2:	1809      	addeq	r1, r1, r0
 80118d4:	6021      	streq	r1, [r4, #0]
 80118d6:	6062      	str	r2, [r4, #4]
 80118d8:	605c      	str	r4, [r3, #4]
 80118da:	e7c9      	b.n	8011870 <_free_r+0x24>
 80118dc:	bd38      	pop	{r3, r4, r5, pc}
 80118de:	bf00      	nop
 80118e0:	20000540 	.word	0x20000540

080118e4 <_malloc_r>:
 80118e4:	b570      	push	{r4, r5, r6, lr}
 80118e6:	1ccd      	adds	r5, r1, #3
 80118e8:	f025 0503 	bic.w	r5, r5, #3
 80118ec:	3508      	adds	r5, #8
 80118ee:	2d0c      	cmp	r5, #12
 80118f0:	bf38      	it	cc
 80118f2:	250c      	movcc	r5, #12
 80118f4:	2d00      	cmp	r5, #0
 80118f6:	4606      	mov	r6, r0
 80118f8:	db01      	blt.n	80118fe <_malloc_r+0x1a>
 80118fa:	42a9      	cmp	r1, r5
 80118fc:	d903      	bls.n	8011906 <_malloc_r+0x22>
 80118fe:	230c      	movs	r3, #12
 8011900:	6033      	str	r3, [r6, #0]
 8011902:	2000      	movs	r0, #0
 8011904:	bd70      	pop	{r4, r5, r6, pc}
 8011906:	f000 fa00 	bl	8011d0a <__malloc_lock>
 801190a:	4a21      	ldr	r2, [pc, #132]	; (8011990 <_malloc_r+0xac>)
 801190c:	6814      	ldr	r4, [r2, #0]
 801190e:	4621      	mov	r1, r4
 8011910:	b991      	cbnz	r1, 8011938 <_malloc_r+0x54>
 8011912:	4c20      	ldr	r4, [pc, #128]	; (8011994 <_malloc_r+0xb0>)
 8011914:	6823      	ldr	r3, [r4, #0]
 8011916:	b91b      	cbnz	r3, 8011920 <_malloc_r+0x3c>
 8011918:	4630      	mov	r0, r6
 801191a:	f000 f855 	bl	80119c8 <_sbrk_r>
 801191e:	6020      	str	r0, [r4, #0]
 8011920:	4629      	mov	r1, r5
 8011922:	4630      	mov	r0, r6
 8011924:	f000 f850 	bl	80119c8 <_sbrk_r>
 8011928:	1c43      	adds	r3, r0, #1
 801192a:	d124      	bne.n	8011976 <_malloc_r+0x92>
 801192c:	230c      	movs	r3, #12
 801192e:	4630      	mov	r0, r6
 8011930:	6033      	str	r3, [r6, #0]
 8011932:	f000 f9eb 	bl	8011d0c <__malloc_unlock>
 8011936:	e7e4      	b.n	8011902 <_malloc_r+0x1e>
 8011938:	680b      	ldr	r3, [r1, #0]
 801193a:	1b5b      	subs	r3, r3, r5
 801193c:	d418      	bmi.n	8011970 <_malloc_r+0x8c>
 801193e:	2b0b      	cmp	r3, #11
 8011940:	d90f      	bls.n	8011962 <_malloc_r+0x7e>
 8011942:	600b      	str	r3, [r1, #0]
 8011944:	18cc      	adds	r4, r1, r3
 8011946:	50cd      	str	r5, [r1, r3]
 8011948:	4630      	mov	r0, r6
 801194a:	f000 f9df 	bl	8011d0c <__malloc_unlock>
 801194e:	f104 000b 	add.w	r0, r4, #11
 8011952:	1d23      	adds	r3, r4, #4
 8011954:	f020 0007 	bic.w	r0, r0, #7
 8011958:	1ac3      	subs	r3, r0, r3
 801195a:	d0d3      	beq.n	8011904 <_malloc_r+0x20>
 801195c:	425a      	negs	r2, r3
 801195e:	50e2      	str	r2, [r4, r3]
 8011960:	e7d0      	b.n	8011904 <_malloc_r+0x20>
 8011962:	684b      	ldr	r3, [r1, #4]
 8011964:	428c      	cmp	r4, r1
 8011966:	bf16      	itet	ne
 8011968:	6063      	strne	r3, [r4, #4]
 801196a:	6013      	streq	r3, [r2, #0]
 801196c:	460c      	movne	r4, r1
 801196e:	e7eb      	b.n	8011948 <_malloc_r+0x64>
 8011970:	460c      	mov	r4, r1
 8011972:	6849      	ldr	r1, [r1, #4]
 8011974:	e7cc      	b.n	8011910 <_malloc_r+0x2c>
 8011976:	1cc4      	adds	r4, r0, #3
 8011978:	f024 0403 	bic.w	r4, r4, #3
 801197c:	42a0      	cmp	r0, r4
 801197e:	d005      	beq.n	801198c <_malloc_r+0xa8>
 8011980:	1a21      	subs	r1, r4, r0
 8011982:	4630      	mov	r0, r6
 8011984:	f000 f820 	bl	80119c8 <_sbrk_r>
 8011988:	3001      	adds	r0, #1
 801198a:	d0cf      	beq.n	801192c <_malloc_r+0x48>
 801198c:	6025      	str	r5, [r4, #0]
 801198e:	e7db      	b.n	8011948 <_malloc_r+0x64>
 8011990:	20000540 	.word	0x20000540
 8011994:	20000544 	.word	0x20000544

08011998 <iprintf>:
 8011998:	b40f      	push	{r0, r1, r2, r3}
 801199a:	4b0a      	ldr	r3, [pc, #40]	; (80119c4 <iprintf+0x2c>)
 801199c:	b513      	push	{r0, r1, r4, lr}
 801199e:	681c      	ldr	r4, [r3, #0]
 80119a0:	b124      	cbz	r4, 80119ac <iprintf+0x14>
 80119a2:	69a3      	ldr	r3, [r4, #24]
 80119a4:	b913      	cbnz	r3, 80119ac <iprintf+0x14>
 80119a6:	4620      	mov	r0, r4
 80119a8:	f000 f910 	bl	8011bcc <__sinit>
 80119ac:	ab05      	add	r3, sp, #20
 80119ae:	9a04      	ldr	r2, [sp, #16]
 80119b0:	68a1      	ldr	r1, [r4, #8]
 80119b2:	4620      	mov	r0, r4
 80119b4:	9301      	str	r3, [sp, #4]
 80119b6:	f000 fb25 	bl	8012004 <_vfiprintf_r>
 80119ba:	b002      	add	sp, #8
 80119bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80119c0:	b004      	add	sp, #16
 80119c2:	4770      	bx	lr
 80119c4:	20000208 	.word	0x20000208

080119c8 <_sbrk_r>:
 80119c8:	b538      	push	{r3, r4, r5, lr}
 80119ca:	2300      	movs	r3, #0
 80119cc:	4c05      	ldr	r4, [pc, #20]	; (80119e4 <_sbrk_r+0x1c>)
 80119ce:	4605      	mov	r5, r0
 80119d0:	4608      	mov	r0, r1
 80119d2:	6023      	str	r3, [r4, #0]
 80119d4:	f7ef ff56 	bl	8001884 <_sbrk>
 80119d8:	1c43      	adds	r3, r0, #1
 80119da:	d102      	bne.n	80119e2 <_sbrk_r+0x1a>
 80119dc:	6823      	ldr	r3, [r4, #0]
 80119de:	b103      	cbz	r3, 80119e2 <_sbrk_r+0x1a>
 80119e0:	602b      	str	r3, [r5, #0]
 80119e2:	bd38      	pop	{r3, r4, r5, pc}
 80119e4:	20007be8 	.word	0x20007be8

080119e8 <siprintf>:
 80119e8:	b40e      	push	{r1, r2, r3}
 80119ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80119ee:	b500      	push	{lr}
 80119f0:	b09c      	sub	sp, #112	; 0x70
 80119f2:	ab1d      	add	r3, sp, #116	; 0x74
 80119f4:	9002      	str	r0, [sp, #8]
 80119f6:	9006      	str	r0, [sp, #24]
 80119f8:	9107      	str	r1, [sp, #28]
 80119fa:	9104      	str	r1, [sp, #16]
 80119fc:	4808      	ldr	r0, [pc, #32]	; (8011a20 <siprintf+0x38>)
 80119fe:	4909      	ldr	r1, [pc, #36]	; (8011a24 <siprintf+0x3c>)
 8011a00:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a04:	9105      	str	r1, [sp, #20]
 8011a06:	6800      	ldr	r0, [r0, #0]
 8011a08:	a902      	add	r1, sp, #8
 8011a0a:	9301      	str	r3, [sp, #4]
 8011a0c:	f000 f9da 	bl	8011dc4 <_svfiprintf_r>
 8011a10:	2200      	movs	r2, #0
 8011a12:	9b02      	ldr	r3, [sp, #8]
 8011a14:	701a      	strb	r2, [r3, #0]
 8011a16:	b01c      	add	sp, #112	; 0x70
 8011a18:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a1c:	b003      	add	sp, #12
 8011a1e:	4770      	bx	lr
 8011a20:	20000208 	.word	0x20000208
 8011a24:	ffff0208 	.word	0xffff0208

08011a28 <_strtol_l.isra.0>:
 8011a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a2c:	4680      	mov	r8, r0
 8011a2e:	4689      	mov	r9, r1
 8011a30:	4692      	mov	sl, r2
 8011a32:	461e      	mov	r6, r3
 8011a34:	460f      	mov	r7, r1
 8011a36:	463d      	mov	r5, r7
 8011a38:	9808      	ldr	r0, [sp, #32]
 8011a3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011a3e:	f000 f94f 	bl	8011ce0 <__locale_ctype_ptr_l>
 8011a42:	4420      	add	r0, r4
 8011a44:	7843      	ldrb	r3, [r0, #1]
 8011a46:	f013 0308 	ands.w	r3, r3, #8
 8011a4a:	d132      	bne.n	8011ab2 <_strtol_l.isra.0+0x8a>
 8011a4c:	2c2d      	cmp	r4, #45	; 0x2d
 8011a4e:	d132      	bne.n	8011ab6 <_strtol_l.isra.0+0x8e>
 8011a50:	2201      	movs	r2, #1
 8011a52:	787c      	ldrb	r4, [r7, #1]
 8011a54:	1cbd      	adds	r5, r7, #2
 8011a56:	2e00      	cmp	r6, #0
 8011a58:	d05d      	beq.n	8011b16 <_strtol_l.isra.0+0xee>
 8011a5a:	2e10      	cmp	r6, #16
 8011a5c:	d109      	bne.n	8011a72 <_strtol_l.isra.0+0x4a>
 8011a5e:	2c30      	cmp	r4, #48	; 0x30
 8011a60:	d107      	bne.n	8011a72 <_strtol_l.isra.0+0x4a>
 8011a62:	782b      	ldrb	r3, [r5, #0]
 8011a64:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011a68:	2b58      	cmp	r3, #88	; 0x58
 8011a6a:	d14f      	bne.n	8011b0c <_strtol_l.isra.0+0xe4>
 8011a6c:	2610      	movs	r6, #16
 8011a6e:	786c      	ldrb	r4, [r5, #1]
 8011a70:	3502      	adds	r5, #2
 8011a72:	2a00      	cmp	r2, #0
 8011a74:	bf14      	ite	ne
 8011a76:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8011a7a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8011a7e:	2700      	movs	r7, #0
 8011a80:	fbb1 fcf6 	udiv	ip, r1, r6
 8011a84:	4638      	mov	r0, r7
 8011a86:	fb06 1e1c 	mls	lr, r6, ip, r1
 8011a8a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8011a8e:	2b09      	cmp	r3, #9
 8011a90:	d817      	bhi.n	8011ac2 <_strtol_l.isra.0+0x9a>
 8011a92:	461c      	mov	r4, r3
 8011a94:	42a6      	cmp	r6, r4
 8011a96:	dd23      	ble.n	8011ae0 <_strtol_l.isra.0+0xb8>
 8011a98:	1c7b      	adds	r3, r7, #1
 8011a9a:	d007      	beq.n	8011aac <_strtol_l.isra.0+0x84>
 8011a9c:	4584      	cmp	ip, r0
 8011a9e:	d31c      	bcc.n	8011ada <_strtol_l.isra.0+0xb2>
 8011aa0:	d101      	bne.n	8011aa6 <_strtol_l.isra.0+0x7e>
 8011aa2:	45a6      	cmp	lr, r4
 8011aa4:	db19      	blt.n	8011ada <_strtol_l.isra.0+0xb2>
 8011aa6:	2701      	movs	r7, #1
 8011aa8:	fb00 4006 	mla	r0, r0, r6, r4
 8011aac:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011ab0:	e7eb      	b.n	8011a8a <_strtol_l.isra.0+0x62>
 8011ab2:	462f      	mov	r7, r5
 8011ab4:	e7bf      	b.n	8011a36 <_strtol_l.isra.0+0xe>
 8011ab6:	2c2b      	cmp	r4, #43	; 0x2b
 8011ab8:	bf04      	itt	eq
 8011aba:	1cbd      	addeq	r5, r7, #2
 8011abc:	787c      	ldrbeq	r4, [r7, #1]
 8011abe:	461a      	mov	r2, r3
 8011ac0:	e7c9      	b.n	8011a56 <_strtol_l.isra.0+0x2e>
 8011ac2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8011ac6:	2b19      	cmp	r3, #25
 8011ac8:	d801      	bhi.n	8011ace <_strtol_l.isra.0+0xa6>
 8011aca:	3c37      	subs	r4, #55	; 0x37
 8011acc:	e7e2      	b.n	8011a94 <_strtol_l.isra.0+0x6c>
 8011ace:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8011ad2:	2b19      	cmp	r3, #25
 8011ad4:	d804      	bhi.n	8011ae0 <_strtol_l.isra.0+0xb8>
 8011ad6:	3c57      	subs	r4, #87	; 0x57
 8011ad8:	e7dc      	b.n	8011a94 <_strtol_l.isra.0+0x6c>
 8011ada:	f04f 37ff 	mov.w	r7, #4294967295
 8011ade:	e7e5      	b.n	8011aac <_strtol_l.isra.0+0x84>
 8011ae0:	1c7b      	adds	r3, r7, #1
 8011ae2:	d108      	bne.n	8011af6 <_strtol_l.isra.0+0xce>
 8011ae4:	2322      	movs	r3, #34	; 0x22
 8011ae6:	4608      	mov	r0, r1
 8011ae8:	f8c8 3000 	str.w	r3, [r8]
 8011aec:	f1ba 0f00 	cmp.w	sl, #0
 8011af0:	d107      	bne.n	8011b02 <_strtol_l.isra.0+0xda>
 8011af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011af6:	b102      	cbz	r2, 8011afa <_strtol_l.isra.0+0xd2>
 8011af8:	4240      	negs	r0, r0
 8011afa:	f1ba 0f00 	cmp.w	sl, #0
 8011afe:	d0f8      	beq.n	8011af2 <_strtol_l.isra.0+0xca>
 8011b00:	b10f      	cbz	r7, 8011b06 <_strtol_l.isra.0+0xde>
 8011b02:	f105 39ff 	add.w	r9, r5, #4294967295
 8011b06:	f8ca 9000 	str.w	r9, [sl]
 8011b0a:	e7f2      	b.n	8011af2 <_strtol_l.isra.0+0xca>
 8011b0c:	2430      	movs	r4, #48	; 0x30
 8011b0e:	2e00      	cmp	r6, #0
 8011b10:	d1af      	bne.n	8011a72 <_strtol_l.isra.0+0x4a>
 8011b12:	2608      	movs	r6, #8
 8011b14:	e7ad      	b.n	8011a72 <_strtol_l.isra.0+0x4a>
 8011b16:	2c30      	cmp	r4, #48	; 0x30
 8011b18:	d0a3      	beq.n	8011a62 <_strtol_l.isra.0+0x3a>
 8011b1a:	260a      	movs	r6, #10
 8011b1c:	e7a9      	b.n	8011a72 <_strtol_l.isra.0+0x4a>
	...

08011b20 <strtol>:
 8011b20:	4b08      	ldr	r3, [pc, #32]	; (8011b44 <strtol+0x24>)
 8011b22:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011b24:	681c      	ldr	r4, [r3, #0]
 8011b26:	4d08      	ldr	r5, [pc, #32]	; (8011b48 <strtol+0x28>)
 8011b28:	6a23      	ldr	r3, [r4, #32]
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	bf08      	it	eq
 8011b2e:	462b      	moveq	r3, r5
 8011b30:	9300      	str	r3, [sp, #0]
 8011b32:	4613      	mov	r3, r2
 8011b34:	460a      	mov	r2, r1
 8011b36:	4601      	mov	r1, r0
 8011b38:	4620      	mov	r0, r4
 8011b3a:	f7ff ff75 	bl	8011a28 <_strtol_l.isra.0>
 8011b3e:	b003      	add	sp, #12
 8011b40:	bd30      	pop	{r4, r5, pc}
 8011b42:	bf00      	nop
 8011b44:	20000208 	.word	0x20000208
 8011b48:	2000026c 	.word	0x2000026c

08011b4c <std>:
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	b510      	push	{r4, lr}
 8011b50:	4604      	mov	r4, r0
 8011b52:	e9c0 3300 	strd	r3, r3, [r0]
 8011b56:	6083      	str	r3, [r0, #8]
 8011b58:	8181      	strh	r1, [r0, #12]
 8011b5a:	6643      	str	r3, [r0, #100]	; 0x64
 8011b5c:	81c2      	strh	r2, [r0, #14]
 8011b5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011b62:	6183      	str	r3, [r0, #24]
 8011b64:	4619      	mov	r1, r3
 8011b66:	2208      	movs	r2, #8
 8011b68:	305c      	adds	r0, #92	; 0x5c
 8011b6a:	f7ff fe67 	bl	801183c <memset>
 8011b6e:	4b05      	ldr	r3, [pc, #20]	; (8011b84 <std+0x38>)
 8011b70:	6224      	str	r4, [r4, #32]
 8011b72:	6263      	str	r3, [r4, #36]	; 0x24
 8011b74:	4b04      	ldr	r3, [pc, #16]	; (8011b88 <std+0x3c>)
 8011b76:	62a3      	str	r3, [r4, #40]	; 0x28
 8011b78:	4b04      	ldr	r3, [pc, #16]	; (8011b8c <std+0x40>)
 8011b7a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011b7c:	4b04      	ldr	r3, [pc, #16]	; (8011b90 <std+0x44>)
 8011b7e:	6323      	str	r3, [r4, #48]	; 0x30
 8011b80:	bd10      	pop	{r4, pc}
 8011b82:	bf00      	nop
 8011b84:	08012541 	.word	0x08012541
 8011b88:	08012563 	.word	0x08012563
 8011b8c:	0801259b 	.word	0x0801259b
 8011b90:	080125bf 	.word	0x080125bf

08011b94 <_cleanup_r>:
 8011b94:	4901      	ldr	r1, [pc, #4]	; (8011b9c <_cleanup_r+0x8>)
 8011b96:	f000 b885 	b.w	8011ca4 <_fwalk_reent>
 8011b9a:	bf00      	nop
 8011b9c:	080128b5 	.word	0x080128b5

08011ba0 <__sfmoreglue>:
 8011ba0:	b570      	push	{r4, r5, r6, lr}
 8011ba2:	2568      	movs	r5, #104	; 0x68
 8011ba4:	1e4a      	subs	r2, r1, #1
 8011ba6:	4355      	muls	r5, r2
 8011ba8:	460e      	mov	r6, r1
 8011baa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011bae:	f7ff fe99 	bl	80118e4 <_malloc_r>
 8011bb2:	4604      	mov	r4, r0
 8011bb4:	b140      	cbz	r0, 8011bc8 <__sfmoreglue+0x28>
 8011bb6:	2100      	movs	r1, #0
 8011bb8:	e9c0 1600 	strd	r1, r6, [r0]
 8011bbc:	300c      	adds	r0, #12
 8011bbe:	60a0      	str	r0, [r4, #8]
 8011bc0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011bc4:	f7ff fe3a 	bl	801183c <memset>
 8011bc8:	4620      	mov	r0, r4
 8011bca:	bd70      	pop	{r4, r5, r6, pc}

08011bcc <__sinit>:
 8011bcc:	6983      	ldr	r3, [r0, #24]
 8011bce:	b510      	push	{r4, lr}
 8011bd0:	4604      	mov	r4, r0
 8011bd2:	bb33      	cbnz	r3, 8011c22 <__sinit+0x56>
 8011bd4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8011bd8:	6503      	str	r3, [r0, #80]	; 0x50
 8011bda:	4b12      	ldr	r3, [pc, #72]	; (8011c24 <__sinit+0x58>)
 8011bdc:	4a12      	ldr	r2, [pc, #72]	; (8011c28 <__sinit+0x5c>)
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	6282      	str	r2, [r0, #40]	; 0x28
 8011be2:	4298      	cmp	r0, r3
 8011be4:	bf04      	itt	eq
 8011be6:	2301      	moveq	r3, #1
 8011be8:	6183      	streq	r3, [r0, #24]
 8011bea:	f000 f81f 	bl	8011c2c <__sfp>
 8011bee:	6060      	str	r0, [r4, #4]
 8011bf0:	4620      	mov	r0, r4
 8011bf2:	f000 f81b 	bl	8011c2c <__sfp>
 8011bf6:	60a0      	str	r0, [r4, #8]
 8011bf8:	4620      	mov	r0, r4
 8011bfa:	f000 f817 	bl	8011c2c <__sfp>
 8011bfe:	2200      	movs	r2, #0
 8011c00:	60e0      	str	r0, [r4, #12]
 8011c02:	2104      	movs	r1, #4
 8011c04:	6860      	ldr	r0, [r4, #4]
 8011c06:	f7ff ffa1 	bl	8011b4c <std>
 8011c0a:	2201      	movs	r2, #1
 8011c0c:	2109      	movs	r1, #9
 8011c0e:	68a0      	ldr	r0, [r4, #8]
 8011c10:	f7ff ff9c 	bl	8011b4c <std>
 8011c14:	2202      	movs	r2, #2
 8011c16:	2112      	movs	r1, #18
 8011c18:	68e0      	ldr	r0, [r4, #12]
 8011c1a:	f7ff ff97 	bl	8011b4c <std>
 8011c1e:	2301      	movs	r3, #1
 8011c20:	61a3      	str	r3, [r4, #24]
 8011c22:	bd10      	pop	{r4, pc}
 8011c24:	08013d68 	.word	0x08013d68
 8011c28:	08011b95 	.word	0x08011b95

08011c2c <__sfp>:
 8011c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c2e:	4b1b      	ldr	r3, [pc, #108]	; (8011c9c <__sfp+0x70>)
 8011c30:	4607      	mov	r7, r0
 8011c32:	681e      	ldr	r6, [r3, #0]
 8011c34:	69b3      	ldr	r3, [r6, #24]
 8011c36:	b913      	cbnz	r3, 8011c3e <__sfp+0x12>
 8011c38:	4630      	mov	r0, r6
 8011c3a:	f7ff ffc7 	bl	8011bcc <__sinit>
 8011c3e:	3648      	adds	r6, #72	; 0x48
 8011c40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011c44:	3b01      	subs	r3, #1
 8011c46:	d503      	bpl.n	8011c50 <__sfp+0x24>
 8011c48:	6833      	ldr	r3, [r6, #0]
 8011c4a:	b133      	cbz	r3, 8011c5a <__sfp+0x2e>
 8011c4c:	6836      	ldr	r6, [r6, #0]
 8011c4e:	e7f7      	b.n	8011c40 <__sfp+0x14>
 8011c50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011c54:	b16d      	cbz	r5, 8011c72 <__sfp+0x46>
 8011c56:	3468      	adds	r4, #104	; 0x68
 8011c58:	e7f4      	b.n	8011c44 <__sfp+0x18>
 8011c5a:	2104      	movs	r1, #4
 8011c5c:	4638      	mov	r0, r7
 8011c5e:	f7ff ff9f 	bl	8011ba0 <__sfmoreglue>
 8011c62:	6030      	str	r0, [r6, #0]
 8011c64:	2800      	cmp	r0, #0
 8011c66:	d1f1      	bne.n	8011c4c <__sfp+0x20>
 8011c68:	230c      	movs	r3, #12
 8011c6a:	4604      	mov	r4, r0
 8011c6c:	603b      	str	r3, [r7, #0]
 8011c6e:	4620      	mov	r0, r4
 8011c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c72:	4b0b      	ldr	r3, [pc, #44]	; (8011ca0 <__sfp+0x74>)
 8011c74:	6665      	str	r5, [r4, #100]	; 0x64
 8011c76:	e9c4 5500 	strd	r5, r5, [r4]
 8011c7a:	60a5      	str	r5, [r4, #8]
 8011c7c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011c80:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011c84:	2208      	movs	r2, #8
 8011c86:	4629      	mov	r1, r5
 8011c88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011c8c:	f7ff fdd6 	bl	801183c <memset>
 8011c90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011c94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011c98:	e7e9      	b.n	8011c6e <__sfp+0x42>
 8011c9a:	bf00      	nop
 8011c9c:	08013d68 	.word	0x08013d68
 8011ca0:	ffff0001 	.word	0xffff0001

08011ca4 <_fwalk_reent>:
 8011ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011ca8:	4680      	mov	r8, r0
 8011caa:	4689      	mov	r9, r1
 8011cac:	2600      	movs	r6, #0
 8011cae:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011cb2:	b914      	cbnz	r4, 8011cba <_fwalk_reent+0x16>
 8011cb4:	4630      	mov	r0, r6
 8011cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cba:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8011cbe:	3f01      	subs	r7, #1
 8011cc0:	d501      	bpl.n	8011cc6 <_fwalk_reent+0x22>
 8011cc2:	6824      	ldr	r4, [r4, #0]
 8011cc4:	e7f5      	b.n	8011cb2 <_fwalk_reent+0xe>
 8011cc6:	89ab      	ldrh	r3, [r5, #12]
 8011cc8:	2b01      	cmp	r3, #1
 8011cca:	d907      	bls.n	8011cdc <_fwalk_reent+0x38>
 8011ccc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011cd0:	3301      	adds	r3, #1
 8011cd2:	d003      	beq.n	8011cdc <_fwalk_reent+0x38>
 8011cd4:	4629      	mov	r1, r5
 8011cd6:	4640      	mov	r0, r8
 8011cd8:	47c8      	blx	r9
 8011cda:	4306      	orrs	r6, r0
 8011cdc:	3568      	adds	r5, #104	; 0x68
 8011cde:	e7ee      	b.n	8011cbe <_fwalk_reent+0x1a>

08011ce0 <__locale_ctype_ptr_l>:
 8011ce0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8011ce4:	4770      	bx	lr

08011ce6 <__ascii_mbtowc>:
 8011ce6:	b082      	sub	sp, #8
 8011ce8:	b901      	cbnz	r1, 8011cec <__ascii_mbtowc+0x6>
 8011cea:	a901      	add	r1, sp, #4
 8011cec:	b142      	cbz	r2, 8011d00 <__ascii_mbtowc+0x1a>
 8011cee:	b14b      	cbz	r3, 8011d04 <__ascii_mbtowc+0x1e>
 8011cf0:	7813      	ldrb	r3, [r2, #0]
 8011cf2:	600b      	str	r3, [r1, #0]
 8011cf4:	7812      	ldrb	r2, [r2, #0]
 8011cf6:	1c10      	adds	r0, r2, #0
 8011cf8:	bf18      	it	ne
 8011cfa:	2001      	movne	r0, #1
 8011cfc:	b002      	add	sp, #8
 8011cfe:	4770      	bx	lr
 8011d00:	4610      	mov	r0, r2
 8011d02:	e7fb      	b.n	8011cfc <__ascii_mbtowc+0x16>
 8011d04:	f06f 0001 	mvn.w	r0, #1
 8011d08:	e7f8      	b.n	8011cfc <__ascii_mbtowc+0x16>

08011d0a <__malloc_lock>:
 8011d0a:	4770      	bx	lr

08011d0c <__malloc_unlock>:
 8011d0c:	4770      	bx	lr

08011d0e <__ssputs_r>:
 8011d0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d12:	688e      	ldr	r6, [r1, #8]
 8011d14:	4682      	mov	sl, r0
 8011d16:	429e      	cmp	r6, r3
 8011d18:	460c      	mov	r4, r1
 8011d1a:	4690      	mov	r8, r2
 8011d1c:	4699      	mov	r9, r3
 8011d1e:	d837      	bhi.n	8011d90 <__ssputs_r+0x82>
 8011d20:	898a      	ldrh	r2, [r1, #12]
 8011d22:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011d26:	d031      	beq.n	8011d8c <__ssputs_r+0x7e>
 8011d28:	2302      	movs	r3, #2
 8011d2a:	6825      	ldr	r5, [r4, #0]
 8011d2c:	6909      	ldr	r1, [r1, #16]
 8011d2e:	1a6f      	subs	r7, r5, r1
 8011d30:	6965      	ldr	r5, [r4, #20]
 8011d32:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011d36:	fb95 f5f3 	sdiv	r5, r5, r3
 8011d3a:	f109 0301 	add.w	r3, r9, #1
 8011d3e:	443b      	add	r3, r7
 8011d40:	429d      	cmp	r5, r3
 8011d42:	bf38      	it	cc
 8011d44:	461d      	movcc	r5, r3
 8011d46:	0553      	lsls	r3, r2, #21
 8011d48:	d530      	bpl.n	8011dac <__ssputs_r+0x9e>
 8011d4a:	4629      	mov	r1, r5
 8011d4c:	f7ff fdca 	bl	80118e4 <_malloc_r>
 8011d50:	4606      	mov	r6, r0
 8011d52:	b950      	cbnz	r0, 8011d6a <__ssputs_r+0x5c>
 8011d54:	230c      	movs	r3, #12
 8011d56:	f04f 30ff 	mov.w	r0, #4294967295
 8011d5a:	f8ca 3000 	str.w	r3, [sl]
 8011d5e:	89a3      	ldrh	r3, [r4, #12]
 8011d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011d64:	81a3      	strh	r3, [r4, #12]
 8011d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d6a:	463a      	mov	r2, r7
 8011d6c:	6921      	ldr	r1, [r4, #16]
 8011d6e:	f7ff fd5a 	bl	8011826 <memcpy>
 8011d72:	89a3      	ldrh	r3, [r4, #12]
 8011d74:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011d78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d7c:	81a3      	strh	r3, [r4, #12]
 8011d7e:	6126      	str	r6, [r4, #16]
 8011d80:	443e      	add	r6, r7
 8011d82:	6026      	str	r6, [r4, #0]
 8011d84:	464e      	mov	r6, r9
 8011d86:	6165      	str	r5, [r4, #20]
 8011d88:	1bed      	subs	r5, r5, r7
 8011d8a:	60a5      	str	r5, [r4, #8]
 8011d8c:	454e      	cmp	r6, r9
 8011d8e:	d900      	bls.n	8011d92 <__ssputs_r+0x84>
 8011d90:	464e      	mov	r6, r9
 8011d92:	4632      	mov	r2, r6
 8011d94:	4641      	mov	r1, r8
 8011d96:	6820      	ldr	r0, [r4, #0]
 8011d98:	f000 fe3a 	bl	8012a10 <memmove>
 8011d9c:	68a3      	ldr	r3, [r4, #8]
 8011d9e:	2000      	movs	r0, #0
 8011da0:	1b9b      	subs	r3, r3, r6
 8011da2:	60a3      	str	r3, [r4, #8]
 8011da4:	6823      	ldr	r3, [r4, #0]
 8011da6:	441e      	add	r6, r3
 8011da8:	6026      	str	r6, [r4, #0]
 8011daa:	e7dc      	b.n	8011d66 <__ssputs_r+0x58>
 8011dac:	462a      	mov	r2, r5
 8011dae:	f000 fe48 	bl	8012a42 <_realloc_r>
 8011db2:	4606      	mov	r6, r0
 8011db4:	2800      	cmp	r0, #0
 8011db6:	d1e2      	bne.n	8011d7e <__ssputs_r+0x70>
 8011db8:	6921      	ldr	r1, [r4, #16]
 8011dba:	4650      	mov	r0, sl
 8011dbc:	f7ff fd46 	bl	801184c <_free_r>
 8011dc0:	e7c8      	b.n	8011d54 <__ssputs_r+0x46>
	...

08011dc4 <_svfiprintf_r>:
 8011dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dc8:	461d      	mov	r5, r3
 8011dca:	898b      	ldrh	r3, [r1, #12]
 8011dcc:	b09d      	sub	sp, #116	; 0x74
 8011dce:	061f      	lsls	r7, r3, #24
 8011dd0:	4680      	mov	r8, r0
 8011dd2:	460c      	mov	r4, r1
 8011dd4:	4616      	mov	r6, r2
 8011dd6:	d50f      	bpl.n	8011df8 <_svfiprintf_r+0x34>
 8011dd8:	690b      	ldr	r3, [r1, #16]
 8011dda:	b96b      	cbnz	r3, 8011df8 <_svfiprintf_r+0x34>
 8011ddc:	2140      	movs	r1, #64	; 0x40
 8011dde:	f7ff fd81 	bl	80118e4 <_malloc_r>
 8011de2:	6020      	str	r0, [r4, #0]
 8011de4:	6120      	str	r0, [r4, #16]
 8011de6:	b928      	cbnz	r0, 8011df4 <_svfiprintf_r+0x30>
 8011de8:	230c      	movs	r3, #12
 8011dea:	f8c8 3000 	str.w	r3, [r8]
 8011dee:	f04f 30ff 	mov.w	r0, #4294967295
 8011df2:	e0c8      	b.n	8011f86 <_svfiprintf_r+0x1c2>
 8011df4:	2340      	movs	r3, #64	; 0x40
 8011df6:	6163      	str	r3, [r4, #20]
 8011df8:	2300      	movs	r3, #0
 8011dfa:	9309      	str	r3, [sp, #36]	; 0x24
 8011dfc:	2320      	movs	r3, #32
 8011dfe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011e02:	2330      	movs	r3, #48	; 0x30
 8011e04:	f04f 0b01 	mov.w	fp, #1
 8011e08:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011e0c:	9503      	str	r5, [sp, #12]
 8011e0e:	4637      	mov	r7, r6
 8011e10:	463d      	mov	r5, r7
 8011e12:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011e16:	b10b      	cbz	r3, 8011e1c <_svfiprintf_r+0x58>
 8011e18:	2b25      	cmp	r3, #37	; 0x25
 8011e1a:	d13e      	bne.n	8011e9a <_svfiprintf_r+0xd6>
 8011e1c:	ebb7 0a06 	subs.w	sl, r7, r6
 8011e20:	d00b      	beq.n	8011e3a <_svfiprintf_r+0x76>
 8011e22:	4653      	mov	r3, sl
 8011e24:	4632      	mov	r2, r6
 8011e26:	4621      	mov	r1, r4
 8011e28:	4640      	mov	r0, r8
 8011e2a:	f7ff ff70 	bl	8011d0e <__ssputs_r>
 8011e2e:	3001      	adds	r0, #1
 8011e30:	f000 80a4 	beq.w	8011f7c <_svfiprintf_r+0x1b8>
 8011e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e36:	4453      	add	r3, sl
 8011e38:	9309      	str	r3, [sp, #36]	; 0x24
 8011e3a:	783b      	ldrb	r3, [r7, #0]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	f000 809d 	beq.w	8011f7c <_svfiprintf_r+0x1b8>
 8011e42:	2300      	movs	r3, #0
 8011e44:	f04f 32ff 	mov.w	r2, #4294967295
 8011e48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011e4c:	9304      	str	r3, [sp, #16]
 8011e4e:	9307      	str	r3, [sp, #28]
 8011e50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011e54:	931a      	str	r3, [sp, #104]	; 0x68
 8011e56:	462f      	mov	r7, r5
 8011e58:	2205      	movs	r2, #5
 8011e5a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011e5e:	4850      	ldr	r0, [pc, #320]	; (8011fa0 <_svfiprintf_r+0x1dc>)
 8011e60:	f000 fdc8 	bl	80129f4 <memchr>
 8011e64:	9b04      	ldr	r3, [sp, #16]
 8011e66:	b9d0      	cbnz	r0, 8011e9e <_svfiprintf_r+0xda>
 8011e68:	06d9      	lsls	r1, r3, #27
 8011e6a:	bf44      	itt	mi
 8011e6c:	2220      	movmi	r2, #32
 8011e6e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011e72:	071a      	lsls	r2, r3, #28
 8011e74:	bf44      	itt	mi
 8011e76:	222b      	movmi	r2, #43	; 0x2b
 8011e78:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011e7c:	782a      	ldrb	r2, [r5, #0]
 8011e7e:	2a2a      	cmp	r2, #42	; 0x2a
 8011e80:	d015      	beq.n	8011eae <_svfiprintf_r+0xea>
 8011e82:	462f      	mov	r7, r5
 8011e84:	2000      	movs	r0, #0
 8011e86:	250a      	movs	r5, #10
 8011e88:	9a07      	ldr	r2, [sp, #28]
 8011e8a:	4639      	mov	r1, r7
 8011e8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011e90:	3b30      	subs	r3, #48	; 0x30
 8011e92:	2b09      	cmp	r3, #9
 8011e94:	d94d      	bls.n	8011f32 <_svfiprintf_r+0x16e>
 8011e96:	b1b8      	cbz	r0, 8011ec8 <_svfiprintf_r+0x104>
 8011e98:	e00f      	b.n	8011eba <_svfiprintf_r+0xf6>
 8011e9a:	462f      	mov	r7, r5
 8011e9c:	e7b8      	b.n	8011e10 <_svfiprintf_r+0x4c>
 8011e9e:	4a40      	ldr	r2, [pc, #256]	; (8011fa0 <_svfiprintf_r+0x1dc>)
 8011ea0:	463d      	mov	r5, r7
 8011ea2:	1a80      	subs	r0, r0, r2
 8011ea4:	fa0b f000 	lsl.w	r0, fp, r0
 8011ea8:	4318      	orrs	r0, r3
 8011eaa:	9004      	str	r0, [sp, #16]
 8011eac:	e7d3      	b.n	8011e56 <_svfiprintf_r+0x92>
 8011eae:	9a03      	ldr	r2, [sp, #12]
 8011eb0:	1d11      	adds	r1, r2, #4
 8011eb2:	6812      	ldr	r2, [r2, #0]
 8011eb4:	9103      	str	r1, [sp, #12]
 8011eb6:	2a00      	cmp	r2, #0
 8011eb8:	db01      	blt.n	8011ebe <_svfiprintf_r+0xfa>
 8011eba:	9207      	str	r2, [sp, #28]
 8011ebc:	e004      	b.n	8011ec8 <_svfiprintf_r+0x104>
 8011ebe:	4252      	negs	r2, r2
 8011ec0:	f043 0302 	orr.w	r3, r3, #2
 8011ec4:	9207      	str	r2, [sp, #28]
 8011ec6:	9304      	str	r3, [sp, #16]
 8011ec8:	783b      	ldrb	r3, [r7, #0]
 8011eca:	2b2e      	cmp	r3, #46	; 0x2e
 8011ecc:	d10c      	bne.n	8011ee8 <_svfiprintf_r+0x124>
 8011ece:	787b      	ldrb	r3, [r7, #1]
 8011ed0:	2b2a      	cmp	r3, #42	; 0x2a
 8011ed2:	d133      	bne.n	8011f3c <_svfiprintf_r+0x178>
 8011ed4:	9b03      	ldr	r3, [sp, #12]
 8011ed6:	3702      	adds	r7, #2
 8011ed8:	1d1a      	adds	r2, r3, #4
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	9203      	str	r2, [sp, #12]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	bfb8      	it	lt
 8011ee2:	f04f 33ff 	movlt.w	r3, #4294967295
 8011ee6:	9305      	str	r3, [sp, #20]
 8011ee8:	4d2e      	ldr	r5, [pc, #184]	; (8011fa4 <_svfiprintf_r+0x1e0>)
 8011eea:	2203      	movs	r2, #3
 8011eec:	7839      	ldrb	r1, [r7, #0]
 8011eee:	4628      	mov	r0, r5
 8011ef0:	f000 fd80 	bl	80129f4 <memchr>
 8011ef4:	b138      	cbz	r0, 8011f06 <_svfiprintf_r+0x142>
 8011ef6:	2340      	movs	r3, #64	; 0x40
 8011ef8:	1b40      	subs	r0, r0, r5
 8011efa:	fa03 f000 	lsl.w	r0, r3, r0
 8011efe:	9b04      	ldr	r3, [sp, #16]
 8011f00:	3701      	adds	r7, #1
 8011f02:	4303      	orrs	r3, r0
 8011f04:	9304      	str	r3, [sp, #16]
 8011f06:	7839      	ldrb	r1, [r7, #0]
 8011f08:	2206      	movs	r2, #6
 8011f0a:	4827      	ldr	r0, [pc, #156]	; (8011fa8 <_svfiprintf_r+0x1e4>)
 8011f0c:	1c7e      	adds	r6, r7, #1
 8011f0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011f12:	f000 fd6f 	bl	80129f4 <memchr>
 8011f16:	2800      	cmp	r0, #0
 8011f18:	d038      	beq.n	8011f8c <_svfiprintf_r+0x1c8>
 8011f1a:	4b24      	ldr	r3, [pc, #144]	; (8011fac <_svfiprintf_r+0x1e8>)
 8011f1c:	bb13      	cbnz	r3, 8011f64 <_svfiprintf_r+0x1a0>
 8011f1e:	9b03      	ldr	r3, [sp, #12]
 8011f20:	3307      	adds	r3, #7
 8011f22:	f023 0307 	bic.w	r3, r3, #7
 8011f26:	3308      	adds	r3, #8
 8011f28:	9303      	str	r3, [sp, #12]
 8011f2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f2c:	444b      	add	r3, r9
 8011f2e:	9309      	str	r3, [sp, #36]	; 0x24
 8011f30:	e76d      	b.n	8011e0e <_svfiprintf_r+0x4a>
 8011f32:	fb05 3202 	mla	r2, r5, r2, r3
 8011f36:	2001      	movs	r0, #1
 8011f38:	460f      	mov	r7, r1
 8011f3a:	e7a6      	b.n	8011e8a <_svfiprintf_r+0xc6>
 8011f3c:	2300      	movs	r3, #0
 8011f3e:	250a      	movs	r5, #10
 8011f40:	4619      	mov	r1, r3
 8011f42:	3701      	adds	r7, #1
 8011f44:	9305      	str	r3, [sp, #20]
 8011f46:	4638      	mov	r0, r7
 8011f48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f4c:	3a30      	subs	r2, #48	; 0x30
 8011f4e:	2a09      	cmp	r2, #9
 8011f50:	d903      	bls.n	8011f5a <_svfiprintf_r+0x196>
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d0c8      	beq.n	8011ee8 <_svfiprintf_r+0x124>
 8011f56:	9105      	str	r1, [sp, #20]
 8011f58:	e7c6      	b.n	8011ee8 <_svfiprintf_r+0x124>
 8011f5a:	fb05 2101 	mla	r1, r5, r1, r2
 8011f5e:	2301      	movs	r3, #1
 8011f60:	4607      	mov	r7, r0
 8011f62:	e7f0      	b.n	8011f46 <_svfiprintf_r+0x182>
 8011f64:	ab03      	add	r3, sp, #12
 8011f66:	9300      	str	r3, [sp, #0]
 8011f68:	4622      	mov	r2, r4
 8011f6a:	4b11      	ldr	r3, [pc, #68]	; (8011fb0 <_svfiprintf_r+0x1ec>)
 8011f6c:	a904      	add	r1, sp, #16
 8011f6e:	4640      	mov	r0, r8
 8011f70:	f3af 8000 	nop.w
 8011f74:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011f78:	4681      	mov	r9, r0
 8011f7a:	d1d6      	bne.n	8011f2a <_svfiprintf_r+0x166>
 8011f7c:	89a3      	ldrh	r3, [r4, #12]
 8011f7e:	065b      	lsls	r3, r3, #25
 8011f80:	f53f af35 	bmi.w	8011dee <_svfiprintf_r+0x2a>
 8011f84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011f86:	b01d      	add	sp, #116	; 0x74
 8011f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f8c:	ab03      	add	r3, sp, #12
 8011f8e:	9300      	str	r3, [sp, #0]
 8011f90:	4622      	mov	r2, r4
 8011f92:	4b07      	ldr	r3, [pc, #28]	; (8011fb0 <_svfiprintf_r+0x1ec>)
 8011f94:	a904      	add	r1, sp, #16
 8011f96:	4640      	mov	r0, r8
 8011f98:	f000 f9c0 	bl	801231c <_printf_i>
 8011f9c:	e7ea      	b.n	8011f74 <_svfiprintf_r+0x1b0>
 8011f9e:	bf00      	nop
 8011fa0:	08013dd6 	.word	0x08013dd6
 8011fa4:	08013ddc 	.word	0x08013ddc
 8011fa8:	08013de0 	.word	0x08013de0
 8011fac:	00000000 	.word	0x00000000
 8011fb0:	08011d0f 	.word	0x08011d0f

08011fb4 <__sfputc_r>:
 8011fb4:	6893      	ldr	r3, [r2, #8]
 8011fb6:	b410      	push	{r4}
 8011fb8:	3b01      	subs	r3, #1
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	6093      	str	r3, [r2, #8]
 8011fbe:	da07      	bge.n	8011fd0 <__sfputc_r+0x1c>
 8011fc0:	6994      	ldr	r4, [r2, #24]
 8011fc2:	42a3      	cmp	r3, r4
 8011fc4:	db01      	blt.n	8011fca <__sfputc_r+0x16>
 8011fc6:	290a      	cmp	r1, #10
 8011fc8:	d102      	bne.n	8011fd0 <__sfputc_r+0x1c>
 8011fca:	bc10      	pop	{r4}
 8011fcc:	f000 bafc 	b.w	80125c8 <__swbuf_r>
 8011fd0:	6813      	ldr	r3, [r2, #0]
 8011fd2:	1c58      	adds	r0, r3, #1
 8011fd4:	6010      	str	r0, [r2, #0]
 8011fd6:	7019      	strb	r1, [r3, #0]
 8011fd8:	4608      	mov	r0, r1
 8011fda:	bc10      	pop	{r4}
 8011fdc:	4770      	bx	lr

08011fde <__sfputs_r>:
 8011fde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fe0:	4606      	mov	r6, r0
 8011fe2:	460f      	mov	r7, r1
 8011fe4:	4614      	mov	r4, r2
 8011fe6:	18d5      	adds	r5, r2, r3
 8011fe8:	42ac      	cmp	r4, r5
 8011fea:	d101      	bne.n	8011ff0 <__sfputs_r+0x12>
 8011fec:	2000      	movs	r0, #0
 8011fee:	e007      	b.n	8012000 <__sfputs_r+0x22>
 8011ff0:	463a      	mov	r2, r7
 8011ff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ff6:	4630      	mov	r0, r6
 8011ff8:	f7ff ffdc 	bl	8011fb4 <__sfputc_r>
 8011ffc:	1c43      	adds	r3, r0, #1
 8011ffe:	d1f3      	bne.n	8011fe8 <__sfputs_r+0xa>
 8012000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012004 <_vfiprintf_r>:
 8012004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012008:	460c      	mov	r4, r1
 801200a:	b09d      	sub	sp, #116	; 0x74
 801200c:	4617      	mov	r7, r2
 801200e:	461d      	mov	r5, r3
 8012010:	4606      	mov	r6, r0
 8012012:	b118      	cbz	r0, 801201c <_vfiprintf_r+0x18>
 8012014:	6983      	ldr	r3, [r0, #24]
 8012016:	b90b      	cbnz	r3, 801201c <_vfiprintf_r+0x18>
 8012018:	f7ff fdd8 	bl	8011bcc <__sinit>
 801201c:	4b7c      	ldr	r3, [pc, #496]	; (8012210 <_vfiprintf_r+0x20c>)
 801201e:	429c      	cmp	r4, r3
 8012020:	d158      	bne.n	80120d4 <_vfiprintf_r+0xd0>
 8012022:	6874      	ldr	r4, [r6, #4]
 8012024:	89a3      	ldrh	r3, [r4, #12]
 8012026:	0718      	lsls	r0, r3, #28
 8012028:	d55e      	bpl.n	80120e8 <_vfiprintf_r+0xe4>
 801202a:	6923      	ldr	r3, [r4, #16]
 801202c:	2b00      	cmp	r3, #0
 801202e:	d05b      	beq.n	80120e8 <_vfiprintf_r+0xe4>
 8012030:	2300      	movs	r3, #0
 8012032:	9309      	str	r3, [sp, #36]	; 0x24
 8012034:	2320      	movs	r3, #32
 8012036:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801203a:	2330      	movs	r3, #48	; 0x30
 801203c:	f04f 0b01 	mov.w	fp, #1
 8012040:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012044:	9503      	str	r5, [sp, #12]
 8012046:	46b8      	mov	r8, r7
 8012048:	4645      	mov	r5, r8
 801204a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801204e:	b10b      	cbz	r3, 8012054 <_vfiprintf_r+0x50>
 8012050:	2b25      	cmp	r3, #37	; 0x25
 8012052:	d154      	bne.n	80120fe <_vfiprintf_r+0xfa>
 8012054:	ebb8 0a07 	subs.w	sl, r8, r7
 8012058:	d00b      	beq.n	8012072 <_vfiprintf_r+0x6e>
 801205a:	4653      	mov	r3, sl
 801205c:	463a      	mov	r2, r7
 801205e:	4621      	mov	r1, r4
 8012060:	4630      	mov	r0, r6
 8012062:	f7ff ffbc 	bl	8011fde <__sfputs_r>
 8012066:	3001      	adds	r0, #1
 8012068:	f000 80c2 	beq.w	80121f0 <_vfiprintf_r+0x1ec>
 801206c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801206e:	4453      	add	r3, sl
 8012070:	9309      	str	r3, [sp, #36]	; 0x24
 8012072:	f898 3000 	ldrb.w	r3, [r8]
 8012076:	2b00      	cmp	r3, #0
 8012078:	f000 80ba 	beq.w	80121f0 <_vfiprintf_r+0x1ec>
 801207c:	2300      	movs	r3, #0
 801207e:	f04f 32ff 	mov.w	r2, #4294967295
 8012082:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012086:	9304      	str	r3, [sp, #16]
 8012088:	9307      	str	r3, [sp, #28]
 801208a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801208e:	931a      	str	r3, [sp, #104]	; 0x68
 8012090:	46a8      	mov	r8, r5
 8012092:	2205      	movs	r2, #5
 8012094:	f818 1b01 	ldrb.w	r1, [r8], #1
 8012098:	485e      	ldr	r0, [pc, #376]	; (8012214 <_vfiprintf_r+0x210>)
 801209a:	f000 fcab 	bl	80129f4 <memchr>
 801209e:	9b04      	ldr	r3, [sp, #16]
 80120a0:	bb78      	cbnz	r0, 8012102 <_vfiprintf_r+0xfe>
 80120a2:	06d9      	lsls	r1, r3, #27
 80120a4:	bf44      	itt	mi
 80120a6:	2220      	movmi	r2, #32
 80120a8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80120ac:	071a      	lsls	r2, r3, #28
 80120ae:	bf44      	itt	mi
 80120b0:	222b      	movmi	r2, #43	; 0x2b
 80120b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80120b6:	782a      	ldrb	r2, [r5, #0]
 80120b8:	2a2a      	cmp	r2, #42	; 0x2a
 80120ba:	d02a      	beq.n	8012112 <_vfiprintf_r+0x10e>
 80120bc:	46a8      	mov	r8, r5
 80120be:	2000      	movs	r0, #0
 80120c0:	250a      	movs	r5, #10
 80120c2:	9a07      	ldr	r2, [sp, #28]
 80120c4:	4641      	mov	r1, r8
 80120c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80120ca:	3b30      	subs	r3, #48	; 0x30
 80120cc:	2b09      	cmp	r3, #9
 80120ce:	d969      	bls.n	80121a4 <_vfiprintf_r+0x1a0>
 80120d0:	b360      	cbz	r0, 801212c <_vfiprintf_r+0x128>
 80120d2:	e024      	b.n	801211e <_vfiprintf_r+0x11a>
 80120d4:	4b50      	ldr	r3, [pc, #320]	; (8012218 <_vfiprintf_r+0x214>)
 80120d6:	429c      	cmp	r4, r3
 80120d8:	d101      	bne.n	80120de <_vfiprintf_r+0xda>
 80120da:	68b4      	ldr	r4, [r6, #8]
 80120dc:	e7a2      	b.n	8012024 <_vfiprintf_r+0x20>
 80120de:	4b4f      	ldr	r3, [pc, #316]	; (801221c <_vfiprintf_r+0x218>)
 80120e0:	429c      	cmp	r4, r3
 80120e2:	bf08      	it	eq
 80120e4:	68f4      	ldreq	r4, [r6, #12]
 80120e6:	e79d      	b.n	8012024 <_vfiprintf_r+0x20>
 80120e8:	4621      	mov	r1, r4
 80120ea:	4630      	mov	r0, r6
 80120ec:	f000 fade 	bl	80126ac <__swsetup_r>
 80120f0:	2800      	cmp	r0, #0
 80120f2:	d09d      	beq.n	8012030 <_vfiprintf_r+0x2c>
 80120f4:	f04f 30ff 	mov.w	r0, #4294967295
 80120f8:	b01d      	add	sp, #116	; 0x74
 80120fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120fe:	46a8      	mov	r8, r5
 8012100:	e7a2      	b.n	8012048 <_vfiprintf_r+0x44>
 8012102:	4a44      	ldr	r2, [pc, #272]	; (8012214 <_vfiprintf_r+0x210>)
 8012104:	4645      	mov	r5, r8
 8012106:	1a80      	subs	r0, r0, r2
 8012108:	fa0b f000 	lsl.w	r0, fp, r0
 801210c:	4318      	orrs	r0, r3
 801210e:	9004      	str	r0, [sp, #16]
 8012110:	e7be      	b.n	8012090 <_vfiprintf_r+0x8c>
 8012112:	9a03      	ldr	r2, [sp, #12]
 8012114:	1d11      	adds	r1, r2, #4
 8012116:	6812      	ldr	r2, [r2, #0]
 8012118:	9103      	str	r1, [sp, #12]
 801211a:	2a00      	cmp	r2, #0
 801211c:	db01      	blt.n	8012122 <_vfiprintf_r+0x11e>
 801211e:	9207      	str	r2, [sp, #28]
 8012120:	e004      	b.n	801212c <_vfiprintf_r+0x128>
 8012122:	4252      	negs	r2, r2
 8012124:	f043 0302 	orr.w	r3, r3, #2
 8012128:	9207      	str	r2, [sp, #28]
 801212a:	9304      	str	r3, [sp, #16]
 801212c:	f898 3000 	ldrb.w	r3, [r8]
 8012130:	2b2e      	cmp	r3, #46	; 0x2e
 8012132:	d10e      	bne.n	8012152 <_vfiprintf_r+0x14e>
 8012134:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012138:	2b2a      	cmp	r3, #42	; 0x2a
 801213a:	d138      	bne.n	80121ae <_vfiprintf_r+0x1aa>
 801213c:	9b03      	ldr	r3, [sp, #12]
 801213e:	f108 0802 	add.w	r8, r8, #2
 8012142:	1d1a      	adds	r2, r3, #4
 8012144:	681b      	ldr	r3, [r3, #0]
 8012146:	9203      	str	r2, [sp, #12]
 8012148:	2b00      	cmp	r3, #0
 801214a:	bfb8      	it	lt
 801214c:	f04f 33ff 	movlt.w	r3, #4294967295
 8012150:	9305      	str	r3, [sp, #20]
 8012152:	4d33      	ldr	r5, [pc, #204]	; (8012220 <_vfiprintf_r+0x21c>)
 8012154:	2203      	movs	r2, #3
 8012156:	f898 1000 	ldrb.w	r1, [r8]
 801215a:	4628      	mov	r0, r5
 801215c:	f000 fc4a 	bl	80129f4 <memchr>
 8012160:	b140      	cbz	r0, 8012174 <_vfiprintf_r+0x170>
 8012162:	2340      	movs	r3, #64	; 0x40
 8012164:	1b40      	subs	r0, r0, r5
 8012166:	fa03 f000 	lsl.w	r0, r3, r0
 801216a:	9b04      	ldr	r3, [sp, #16]
 801216c:	f108 0801 	add.w	r8, r8, #1
 8012170:	4303      	orrs	r3, r0
 8012172:	9304      	str	r3, [sp, #16]
 8012174:	f898 1000 	ldrb.w	r1, [r8]
 8012178:	2206      	movs	r2, #6
 801217a:	482a      	ldr	r0, [pc, #168]	; (8012224 <_vfiprintf_r+0x220>)
 801217c:	f108 0701 	add.w	r7, r8, #1
 8012180:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012184:	f000 fc36 	bl	80129f4 <memchr>
 8012188:	2800      	cmp	r0, #0
 801218a:	d037      	beq.n	80121fc <_vfiprintf_r+0x1f8>
 801218c:	4b26      	ldr	r3, [pc, #152]	; (8012228 <_vfiprintf_r+0x224>)
 801218e:	bb1b      	cbnz	r3, 80121d8 <_vfiprintf_r+0x1d4>
 8012190:	9b03      	ldr	r3, [sp, #12]
 8012192:	3307      	adds	r3, #7
 8012194:	f023 0307 	bic.w	r3, r3, #7
 8012198:	3308      	adds	r3, #8
 801219a:	9303      	str	r3, [sp, #12]
 801219c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801219e:	444b      	add	r3, r9
 80121a0:	9309      	str	r3, [sp, #36]	; 0x24
 80121a2:	e750      	b.n	8012046 <_vfiprintf_r+0x42>
 80121a4:	fb05 3202 	mla	r2, r5, r2, r3
 80121a8:	2001      	movs	r0, #1
 80121aa:	4688      	mov	r8, r1
 80121ac:	e78a      	b.n	80120c4 <_vfiprintf_r+0xc0>
 80121ae:	2300      	movs	r3, #0
 80121b0:	250a      	movs	r5, #10
 80121b2:	4619      	mov	r1, r3
 80121b4:	f108 0801 	add.w	r8, r8, #1
 80121b8:	9305      	str	r3, [sp, #20]
 80121ba:	4640      	mov	r0, r8
 80121bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80121c0:	3a30      	subs	r2, #48	; 0x30
 80121c2:	2a09      	cmp	r2, #9
 80121c4:	d903      	bls.n	80121ce <_vfiprintf_r+0x1ca>
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d0c3      	beq.n	8012152 <_vfiprintf_r+0x14e>
 80121ca:	9105      	str	r1, [sp, #20]
 80121cc:	e7c1      	b.n	8012152 <_vfiprintf_r+0x14e>
 80121ce:	fb05 2101 	mla	r1, r5, r1, r2
 80121d2:	2301      	movs	r3, #1
 80121d4:	4680      	mov	r8, r0
 80121d6:	e7f0      	b.n	80121ba <_vfiprintf_r+0x1b6>
 80121d8:	ab03      	add	r3, sp, #12
 80121da:	9300      	str	r3, [sp, #0]
 80121dc:	4622      	mov	r2, r4
 80121de:	4b13      	ldr	r3, [pc, #76]	; (801222c <_vfiprintf_r+0x228>)
 80121e0:	a904      	add	r1, sp, #16
 80121e2:	4630      	mov	r0, r6
 80121e4:	f3af 8000 	nop.w
 80121e8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80121ec:	4681      	mov	r9, r0
 80121ee:	d1d5      	bne.n	801219c <_vfiprintf_r+0x198>
 80121f0:	89a3      	ldrh	r3, [r4, #12]
 80121f2:	065b      	lsls	r3, r3, #25
 80121f4:	f53f af7e 	bmi.w	80120f4 <_vfiprintf_r+0xf0>
 80121f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80121fa:	e77d      	b.n	80120f8 <_vfiprintf_r+0xf4>
 80121fc:	ab03      	add	r3, sp, #12
 80121fe:	9300      	str	r3, [sp, #0]
 8012200:	4622      	mov	r2, r4
 8012202:	4b0a      	ldr	r3, [pc, #40]	; (801222c <_vfiprintf_r+0x228>)
 8012204:	a904      	add	r1, sp, #16
 8012206:	4630      	mov	r0, r6
 8012208:	f000 f888 	bl	801231c <_printf_i>
 801220c:	e7ec      	b.n	80121e8 <_vfiprintf_r+0x1e4>
 801220e:	bf00      	nop
 8012210:	08013d8c 	.word	0x08013d8c
 8012214:	08013dd6 	.word	0x08013dd6
 8012218:	08013dac 	.word	0x08013dac
 801221c:	08013d6c 	.word	0x08013d6c
 8012220:	08013ddc 	.word	0x08013ddc
 8012224:	08013de0 	.word	0x08013de0
 8012228:	00000000 	.word	0x00000000
 801222c:	08011fdf 	.word	0x08011fdf

08012230 <_printf_common>:
 8012230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012234:	4691      	mov	r9, r2
 8012236:	461f      	mov	r7, r3
 8012238:	688a      	ldr	r2, [r1, #8]
 801223a:	690b      	ldr	r3, [r1, #16]
 801223c:	4606      	mov	r6, r0
 801223e:	4293      	cmp	r3, r2
 8012240:	bfb8      	it	lt
 8012242:	4613      	movlt	r3, r2
 8012244:	f8c9 3000 	str.w	r3, [r9]
 8012248:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801224c:	460c      	mov	r4, r1
 801224e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012252:	b112      	cbz	r2, 801225a <_printf_common+0x2a>
 8012254:	3301      	adds	r3, #1
 8012256:	f8c9 3000 	str.w	r3, [r9]
 801225a:	6823      	ldr	r3, [r4, #0]
 801225c:	0699      	lsls	r1, r3, #26
 801225e:	bf42      	ittt	mi
 8012260:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012264:	3302      	addmi	r3, #2
 8012266:	f8c9 3000 	strmi.w	r3, [r9]
 801226a:	6825      	ldr	r5, [r4, #0]
 801226c:	f015 0506 	ands.w	r5, r5, #6
 8012270:	d107      	bne.n	8012282 <_printf_common+0x52>
 8012272:	f104 0a19 	add.w	sl, r4, #25
 8012276:	68e3      	ldr	r3, [r4, #12]
 8012278:	f8d9 2000 	ldr.w	r2, [r9]
 801227c:	1a9b      	subs	r3, r3, r2
 801227e:	42ab      	cmp	r3, r5
 8012280:	dc29      	bgt.n	80122d6 <_printf_common+0xa6>
 8012282:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012286:	6822      	ldr	r2, [r4, #0]
 8012288:	3300      	adds	r3, #0
 801228a:	bf18      	it	ne
 801228c:	2301      	movne	r3, #1
 801228e:	0692      	lsls	r2, r2, #26
 8012290:	d42e      	bmi.n	80122f0 <_printf_common+0xc0>
 8012292:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012296:	4639      	mov	r1, r7
 8012298:	4630      	mov	r0, r6
 801229a:	47c0      	blx	r8
 801229c:	3001      	adds	r0, #1
 801229e:	d021      	beq.n	80122e4 <_printf_common+0xb4>
 80122a0:	6823      	ldr	r3, [r4, #0]
 80122a2:	68e5      	ldr	r5, [r4, #12]
 80122a4:	f003 0306 	and.w	r3, r3, #6
 80122a8:	2b04      	cmp	r3, #4
 80122aa:	bf18      	it	ne
 80122ac:	2500      	movne	r5, #0
 80122ae:	f8d9 2000 	ldr.w	r2, [r9]
 80122b2:	f04f 0900 	mov.w	r9, #0
 80122b6:	bf08      	it	eq
 80122b8:	1aad      	subeq	r5, r5, r2
 80122ba:	68a3      	ldr	r3, [r4, #8]
 80122bc:	6922      	ldr	r2, [r4, #16]
 80122be:	bf08      	it	eq
 80122c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80122c4:	4293      	cmp	r3, r2
 80122c6:	bfc4      	itt	gt
 80122c8:	1a9b      	subgt	r3, r3, r2
 80122ca:	18ed      	addgt	r5, r5, r3
 80122cc:	341a      	adds	r4, #26
 80122ce:	454d      	cmp	r5, r9
 80122d0:	d11a      	bne.n	8012308 <_printf_common+0xd8>
 80122d2:	2000      	movs	r0, #0
 80122d4:	e008      	b.n	80122e8 <_printf_common+0xb8>
 80122d6:	2301      	movs	r3, #1
 80122d8:	4652      	mov	r2, sl
 80122da:	4639      	mov	r1, r7
 80122dc:	4630      	mov	r0, r6
 80122de:	47c0      	blx	r8
 80122e0:	3001      	adds	r0, #1
 80122e2:	d103      	bne.n	80122ec <_printf_common+0xbc>
 80122e4:	f04f 30ff 	mov.w	r0, #4294967295
 80122e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122ec:	3501      	adds	r5, #1
 80122ee:	e7c2      	b.n	8012276 <_printf_common+0x46>
 80122f0:	2030      	movs	r0, #48	; 0x30
 80122f2:	18e1      	adds	r1, r4, r3
 80122f4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80122f8:	1c5a      	adds	r2, r3, #1
 80122fa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80122fe:	4422      	add	r2, r4
 8012300:	3302      	adds	r3, #2
 8012302:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012306:	e7c4      	b.n	8012292 <_printf_common+0x62>
 8012308:	2301      	movs	r3, #1
 801230a:	4622      	mov	r2, r4
 801230c:	4639      	mov	r1, r7
 801230e:	4630      	mov	r0, r6
 8012310:	47c0      	blx	r8
 8012312:	3001      	adds	r0, #1
 8012314:	d0e6      	beq.n	80122e4 <_printf_common+0xb4>
 8012316:	f109 0901 	add.w	r9, r9, #1
 801231a:	e7d8      	b.n	80122ce <_printf_common+0x9e>

0801231c <_printf_i>:
 801231c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012320:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8012324:	460c      	mov	r4, r1
 8012326:	7e09      	ldrb	r1, [r1, #24]
 8012328:	b085      	sub	sp, #20
 801232a:	296e      	cmp	r1, #110	; 0x6e
 801232c:	4617      	mov	r7, r2
 801232e:	4606      	mov	r6, r0
 8012330:	4698      	mov	r8, r3
 8012332:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012334:	f000 80b3 	beq.w	801249e <_printf_i+0x182>
 8012338:	d822      	bhi.n	8012380 <_printf_i+0x64>
 801233a:	2963      	cmp	r1, #99	; 0x63
 801233c:	d036      	beq.n	80123ac <_printf_i+0x90>
 801233e:	d80a      	bhi.n	8012356 <_printf_i+0x3a>
 8012340:	2900      	cmp	r1, #0
 8012342:	f000 80b9 	beq.w	80124b8 <_printf_i+0x19c>
 8012346:	2958      	cmp	r1, #88	; 0x58
 8012348:	f000 8083 	beq.w	8012452 <_printf_i+0x136>
 801234c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012350:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012354:	e032      	b.n	80123bc <_printf_i+0xa0>
 8012356:	2964      	cmp	r1, #100	; 0x64
 8012358:	d001      	beq.n	801235e <_printf_i+0x42>
 801235a:	2969      	cmp	r1, #105	; 0x69
 801235c:	d1f6      	bne.n	801234c <_printf_i+0x30>
 801235e:	6820      	ldr	r0, [r4, #0]
 8012360:	6813      	ldr	r3, [r2, #0]
 8012362:	0605      	lsls	r5, r0, #24
 8012364:	f103 0104 	add.w	r1, r3, #4
 8012368:	d52a      	bpl.n	80123c0 <_printf_i+0xa4>
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	6011      	str	r1, [r2, #0]
 801236e:	2b00      	cmp	r3, #0
 8012370:	da03      	bge.n	801237a <_printf_i+0x5e>
 8012372:	222d      	movs	r2, #45	; 0x2d
 8012374:	425b      	negs	r3, r3
 8012376:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801237a:	486f      	ldr	r0, [pc, #444]	; (8012538 <_printf_i+0x21c>)
 801237c:	220a      	movs	r2, #10
 801237e:	e039      	b.n	80123f4 <_printf_i+0xd8>
 8012380:	2973      	cmp	r1, #115	; 0x73
 8012382:	f000 809d 	beq.w	80124c0 <_printf_i+0x1a4>
 8012386:	d808      	bhi.n	801239a <_printf_i+0x7e>
 8012388:	296f      	cmp	r1, #111	; 0x6f
 801238a:	d020      	beq.n	80123ce <_printf_i+0xb2>
 801238c:	2970      	cmp	r1, #112	; 0x70
 801238e:	d1dd      	bne.n	801234c <_printf_i+0x30>
 8012390:	6823      	ldr	r3, [r4, #0]
 8012392:	f043 0320 	orr.w	r3, r3, #32
 8012396:	6023      	str	r3, [r4, #0]
 8012398:	e003      	b.n	80123a2 <_printf_i+0x86>
 801239a:	2975      	cmp	r1, #117	; 0x75
 801239c:	d017      	beq.n	80123ce <_printf_i+0xb2>
 801239e:	2978      	cmp	r1, #120	; 0x78
 80123a0:	d1d4      	bne.n	801234c <_printf_i+0x30>
 80123a2:	2378      	movs	r3, #120	; 0x78
 80123a4:	4865      	ldr	r0, [pc, #404]	; (801253c <_printf_i+0x220>)
 80123a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80123aa:	e055      	b.n	8012458 <_printf_i+0x13c>
 80123ac:	6813      	ldr	r3, [r2, #0]
 80123ae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80123b2:	1d19      	adds	r1, r3, #4
 80123b4:	681b      	ldr	r3, [r3, #0]
 80123b6:	6011      	str	r1, [r2, #0]
 80123b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80123bc:	2301      	movs	r3, #1
 80123be:	e08c      	b.n	80124da <_printf_i+0x1be>
 80123c0:	681b      	ldr	r3, [r3, #0]
 80123c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80123c6:	6011      	str	r1, [r2, #0]
 80123c8:	bf18      	it	ne
 80123ca:	b21b      	sxthne	r3, r3
 80123cc:	e7cf      	b.n	801236e <_printf_i+0x52>
 80123ce:	6813      	ldr	r3, [r2, #0]
 80123d0:	6825      	ldr	r5, [r4, #0]
 80123d2:	1d18      	adds	r0, r3, #4
 80123d4:	6010      	str	r0, [r2, #0]
 80123d6:	0628      	lsls	r0, r5, #24
 80123d8:	d501      	bpl.n	80123de <_printf_i+0xc2>
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	e002      	b.n	80123e4 <_printf_i+0xc8>
 80123de:	0668      	lsls	r0, r5, #25
 80123e0:	d5fb      	bpl.n	80123da <_printf_i+0xbe>
 80123e2:	881b      	ldrh	r3, [r3, #0]
 80123e4:	296f      	cmp	r1, #111	; 0x6f
 80123e6:	bf14      	ite	ne
 80123e8:	220a      	movne	r2, #10
 80123ea:	2208      	moveq	r2, #8
 80123ec:	4852      	ldr	r0, [pc, #328]	; (8012538 <_printf_i+0x21c>)
 80123ee:	2100      	movs	r1, #0
 80123f0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80123f4:	6865      	ldr	r5, [r4, #4]
 80123f6:	2d00      	cmp	r5, #0
 80123f8:	60a5      	str	r5, [r4, #8]
 80123fa:	f2c0 8095 	blt.w	8012528 <_printf_i+0x20c>
 80123fe:	6821      	ldr	r1, [r4, #0]
 8012400:	f021 0104 	bic.w	r1, r1, #4
 8012404:	6021      	str	r1, [r4, #0]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d13d      	bne.n	8012486 <_printf_i+0x16a>
 801240a:	2d00      	cmp	r5, #0
 801240c:	f040 808e 	bne.w	801252c <_printf_i+0x210>
 8012410:	4665      	mov	r5, ip
 8012412:	2a08      	cmp	r2, #8
 8012414:	d10b      	bne.n	801242e <_printf_i+0x112>
 8012416:	6823      	ldr	r3, [r4, #0]
 8012418:	07db      	lsls	r3, r3, #31
 801241a:	d508      	bpl.n	801242e <_printf_i+0x112>
 801241c:	6923      	ldr	r3, [r4, #16]
 801241e:	6862      	ldr	r2, [r4, #4]
 8012420:	429a      	cmp	r2, r3
 8012422:	bfde      	ittt	le
 8012424:	2330      	movle	r3, #48	; 0x30
 8012426:	f805 3c01 	strble.w	r3, [r5, #-1]
 801242a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801242e:	ebac 0305 	sub.w	r3, ip, r5
 8012432:	6123      	str	r3, [r4, #16]
 8012434:	f8cd 8000 	str.w	r8, [sp]
 8012438:	463b      	mov	r3, r7
 801243a:	aa03      	add	r2, sp, #12
 801243c:	4621      	mov	r1, r4
 801243e:	4630      	mov	r0, r6
 8012440:	f7ff fef6 	bl	8012230 <_printf_common>
 8012444:	3001      	adds	r0, #1
 8012446:	d14d      	bne.n	80124e4 <_printf_i+0x1c8>
 8012448:	f04f 30ff 	mov.w	r0, #4294967295
 801244c:	b005      	add	sp, #20
 801244e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012452:	4839      	ldr	r0, [pc, #228]	; (8012538 <_printf_i+0x21c>)
 8012454:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012458:	6813      	ldr	r3, [r2, #0]
 801245a:	6821      	ldr	r1, [r4, #0]
 801245c:	1d1d      	adds	r5, r3, #4
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	6015      	str	r5, [r2, #0]
 8012462:	060a      	lsls	r2, r1, #24
 8012464:	d50b      	bpl.n	801247e <_printf_i+0x162>
 8012466:	07ca      	lsls	r2, r1, #31
 8012468:	bf44      	itt	mi
 801246a:	f041 0120 	orrmi.w	r1, r1, #32
 801246e:	6021      	strmi	r1, [r4, #0]
 8012470:	b91b      	cbnz	r3, 801247a <_printf_i+0x15e>
 8012472:	6822      	ldr	r2, [r4, #0]
 8012474:	f022 0220 	bic.w	r2, r2, #32
 8012478:	6022      	str	r2, [r4, #0]
 801247a:	2210      	movs	r2, #16
 801247c:	e7b7      	b.n	80123ee <_printf_i+0xd2>
 801247e:	064d      	lsls	r5, r1, #25
 8012480:	bf48      	it	mi
 8012482:	b29b      	uxthmi	r3, r3
 8012484:	e7ef      	b.n	8012466 <_printf_i+0x14a>
 8012486:	4665      	mov	r5, ip
 8012488:	fbb3 f1f2 	udiv	r1, r3, r2
 801248c:	fb02 3311 	mls	r3, r2, r1, r3
 8012490:	5cc3      	ldrb	r3, [r0, r3]
 8012492:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012496:	460b      	mov	r3, r1
 8012498:	2900      	cmp	r1, #0
 801249a:	d1f5      	bne.n	8012488 <_printf_i+0x16c>
 801249c:	e7b9      	b.n	8012412 <_printf_i+0xf6>
 801249e:	6813      	ldr	r3, [r2, #0]
 80124a0:	6825      	ldr	r5, [r4, #0]
 80124a2:	1d18      	adds	r0, r3, #4
 80124a4:	6961      	ldr	r1, [r4, #20]
 80124a6:	6010      	str	r0, [r2, #0]
 80124a8:	0628      	lsls	r0, r5, #24
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	d501      	bpl.n	80124b2 <_printf_i+0x196>
 80124ae:	6019      	str	r1, [r3, #0]
 80124b0:	e002      	b.n	80124b8 <_printf_i+0x19c>
 80124b2:	066a      	lsls	r2, r5, #25
 80124b4:	d5fb      	bpl.n	80124ae <_printf_i+0x192>
 80124b6:	8019      	strh	r1, [r3, #0]
 80124b8:	2300      	movs	r3, #0
 80124ba:	4665      	mov	r5, ip
 80124bc:	6123      	str	r3, [r4, #16]
 80124be:	e7b9      	b.n	8012434 <_printf_i+0x118>
 80124c0:	6813      	ldr	r3, [r2, #0]
 80124c2:	1d19      	adds	r1, r3, #4
 80124c4:	6011      	str	r1, [r2, #0]
 80124c6:	681d      	ldr	r5, [r3, #0]
 80124c8:	6862      	ldr	r2, [r4, #4]
 80124ca:	2100      	movs	r1, #0
 80124cc:	4628      	mov	r0, r5
 80124ce:	f000 fa91 	bl	80129f4 <memchr>
 80124d2:	b108      	cbz	r0, 80124d8 <_printf_i+0x1bc>
 80124d4:	1b40      	subs	r0, r0, r5
 80124d6:	6060      	str	r0, [r4, #4]
 80124d8:	6863      	ldr	r3, [r4, #4]
 80124da:	6123      	str	r3, [r4, #16]
 80124dc:	2300      	movs	r3, #0
 80124de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80124e2:	e7a7      	b.n	8012434 <_printf_i+0x118>
 80124e4:	6923      	ldr	r3, [r4, #16]
 80124e6:	462a      	mov	r2, r5
 80124e8:	4639      	mov	r1, r7
 80124ea:	4630      	mov	r0, r6
 80124ec:	47c0      	blx	r8
 80124ee:	3001      	adds	r0, #1
 80124f0:	d0aa      	beq.n	8012448 <_printf_i+0x12c>
 80124f2:	6823      	ldr	r3, [r4, #0]
 80124f4:	079b      	lsls	r3, r3, #30
 80124f6:	d413      	bmi.n	8012520 <_printf_i+0x204>
 80124f8:	68e0      	ldr	r0, [r4, #12]
 80124fa:	9b03      	ldr	r3, [sp, #12]
 80124fc:	4298      	cmp	r0, r3
 80124fe:	bfb8      	it	lt
 8012500:	4618      	movlt	r0, r3
 8012502:	e7a3      	b.n	801244c <_printf_i+0x130>
 8012504:	2301      	movs	r3, #1
 8012506:	464a      	mov	r2, r9
 8012508:	4639      	mov	r1, r7
 801250a:	4630      	mov	r0, r6
 801250c:	47c0      	blx	r8
 801250e:	3001      	adds	r0, #1
 8012510:	d09a      	beq.n	8012448 <_printf_i+0x12c>
 8012512:	3501      	adds	r5, #1
 8012514:	68e3      	ldr	r3, [r4, #12]
 8012516:	9a03      	ldr	r2, [sp, #12]
 8012518:	1a9b      	subs	r3, r3, r2
 801251a:	42ab      	cmp	r3, r5
 801251c:	dcf2      	bgt.n	8012504 <_printf_i+0x1e8>
 801251e:	e7eb      	b.n	80124f8 <_printf_i+0x1dc>
 8012520:	2500      	movs	r5, #0
 8012522:	f104 0919 	add.w	r9, r4, #25
 8012526:	e7f5      	b.n	8012514 <_printf_i+0x1f8>
 8012528:	2b00      	cmp	r3, #0
 801252a:	d1ac      	bne.n	8012486 <_printf_i+0x16a>
 801252c:	7803      	ldrb	r3, [r0, #0]
 801252e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012532:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012536:	e76c      	b.n	8012412 <_printf_i+0xf6>
 8012538:	08013de7 	.word	0x08013de7
 801253c:	08013df8 	.word	0x08013df8

08012540 <__sread>:
 8012540:	b510      	push	{r4, lr}
 8012542:	460c      	mov	r4, r1
 8012544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012548:	f000 faa2 	bl	8012a90 <_read_r>
 801254c:	2800      	cmp	r0, #0
 801254e:	bfab      	itete	ge
 8012550:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012552:	89a3      	ldrhlt	r3, [r4, #12]
 8012554:	181b      	addge	r3, r3, r0
 8012556:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801255a:	bfac      	ite	ge
 801255c:	6563      	strge	r3, [r4, #84]	; 0x54
 801255e:	81a3      	strhlt	r3, [r4, #12]
 8012560:	bd10      	pop	{r4, pc}

08012562 <__swrite>:
 8012562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012566:	461f      	mov	r7, r3
 8012568:	898b      	ldrh	r3, [r1, #12]
 801256a:	4605      	mov	r5, r0
 801256c:	05db      	lsls	r3, r3, #23
 801256e:	460c      	mov	r4, r1
 8012570:	4616      	mov	r6, r2
 8012572:	d505      	bpl.n	8012580 <__swrite+0x1e>
 8012574:	2302      	movs	r3, #2
 8012576:	2200      	movs	r2, #0
 8012578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801257c:	f000 f9c4 	bl	8012908 <_lseek_r>
 8012580:	89a3      	ldrh	r3, [r4, #12]
 8012582:	4632      	mov	r2, r6
 8012584:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012588:	81a3      	strh	r3, [r4, #12]
 801258a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801258e:	463b      	mov	r3, r7
 8012590:	4628      	mov	r0, r5
 8012592:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012596:	f000 b877 	b.w	8012688 <_write_r>

0801259a <__sseek>:
 801259a:	b510      	push	{r4, lr}
 801259c:	460c      	mov	r4, r1
 801259e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125a2:	f000 f9b1 	bl	8012908 <_lseek_r>
 80125a6:	1c43      	adds	r3, r0, #1
 80125a8:	89a3      	ldrh	r3, [r4, #12]
 80125aa:	bf15      	itete	ne
 80125ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80125ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80125b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80125b6:	81a3      	strheq	r3, [r4, #12]
 80125b8:	bf18      	it	ne
 80125ba:	81a3      	strhne	r3, [r4, #12]
 80125bc:	bd10      	pop	{r4, pc}

080125be <__sclose>:
 80125be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125c2:	f000 b8e1 	b.w	8012788 <_close_r>
	...

080125c8 <__swbuf_r>:
 80125c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125ca:	460e      	mov	r6, r1
 80125cc:	4614      	mov	r4, r2
 80125ce:	4605      	mov	r5, r0
 80125d0:	b118      	cbz	r0, 80125da <__swbuf_r+0x12>
 80125d2:	6983      	ldr	r3, [r0, #24]
 80125d4:	b90b      	cbnz	r3, 80125da <__swbuf_r+0x12>
 80125d6:	f7ff faf9 	bl	8011bcc <__sinit>
 80125da:	4b21      	ldr	r3, [pc, #132]	; (8012660 <__swbuf_r+0x98>)
 80125dc:	429c      	cmp	r4, r3
 80125de:	d12a      	bne.n	8012636 <__swbuf_r+0x6e>
 80125e0:	686c      	ldr	r4, [r5, #4]
 80125e2:	69a3      	ldr	r3, [r4, #24]
 80125e4:	60a3      	str	r3, [r4, #8]
 80125e6:	89a3      	ldrh	r3, [r4, #12]
 80125e8:	071a      	lsls	r2, r3, #28
 80125ea:	d52e      	bpl.n	801264a <__swbuf_r+0x82>
 80125ec:	6923      	ldr	r3, [r4, #16]
 80125ee:	b363      	cbz	r3, 801264a <__swbuf_r+0x82>
 80125f0:	6923      	ldr	r3, [r4, #16]
 80125f2:	6820      	ldr	r0, [r4, #0]
 80125f4:	b2f6      	uxtb	r6, r6
 80125f6:	1ac0      	subs	r0, r0, r3
 80125f8:	6963      	ldr	r3, [r4, #20]
 80125fa:	4637      	mov	r7, r6
 80125fc:	4283      	cmp	r3, r0
 80125fe:	dc04      	bgt.n	801260a <__swbuf_r+0x42>
 8012600:	4621      	mov	r1, r4
 8012602:	4628      	mov	r0, r5
 8012604:	f000 f956 	bl	80128b4 <_fflush_r>
 8012608:	bb28      	cbnz	r0, 8012656 <__swbuf_r+0x8e>
 801260a:	68a3      	ldr	r3, [r4, #8]
 801260c:	3001      	adds	r0, #1
 801260e:	3b01      	subs	r3, #1
 8012610:	60a3      	str	r3, [r4, #8]
 8012612:	6823      	ldr	r3, [r4, #0]
 8012614:	1c5a      	adds	r2, r3, #1
 8012616:	6022      	str	r2, [r4, #0]
 8012618:	701e      	strb	r6, [r3, #0]
 801261a:	6963      	ldr	r3, [r4, #20]
 801261c:	4283      	cmp	r3, r0
 801261e:	d004      	beq.n	801262a <__swbuf_r+0x62>
 8012620:	89a3      	ldrh	r3, [r4, #12]
 8012622:	07db      	lsls	r3, r3, #31
 8012624:	d519      	bpl.n	801265a <__swbuf_r+0x92>
 8012626:	2e0a      	cmp	r6, #10
 8012628:	d117      	bne.n	801265a <__swbuf_r+0x92>
 801262a:	4621      	mov	r1, r4
 801262c:	4628      	mov	r0, r5
 801262e:	f000 f941 	bl	80128b4 <_fflush_r>
 8012632:	b190      	cbz	r0, 801265a <__swbuf_r+0x92>
 8012634:	e00f      	b.n	8012656 <__swbuf_r+0x8e>
 8012636:	4b0b      	ldr	r3, [pc, #44]	; (8012664 <__swbuf_r+0x9c>)
 8012638:	429c      	cmp	r4, r3
 801263a:	d101      	bne.n	8012640 <__swbuf_r+0x78>
 801263c:	68ac      	ldr	r4, [r5, #8]
 801263e:	e7d0      	b.n	80125e2 <__swbuf_r+0x1a>
 8012640:	4b09      	ldr	r3, [pc, #36]	; (8012668 <__swbuf_r+0xa0>)
 8012642:	429c      	cmp	r4, r3
 8012644:	bf08      	it	eq
 8012646:	68ec      	ldreq	r4, [r5, #12]
 8012648:	e7cb      	b.n	80125e2 <__swbuf_r+0x1a>
 801264a:	4621      	mov	r1, r4
 801264c:	4628      	mov	r0, r5
 801264e:	f000 f82d 	bl	80126ac <__swsetup_r>
 8012652:	2800      	cmp	r0, #0
 8012654:	d0cc      	beq.n	80125f0 <__swbuf_r+0x28>
 8012656:	f04f 37ff 	mov.w	r7, #4294967295
 801265a:	4638      	mov	r0, r7
 801265c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801265e:	bf00      	nop
 8012660:	08013d8c 	.word	0x08013d8c
 8012664:	08013dac 	.word	0x08013dac
 8012668:	08013d6c 	.word	0x08013d6c

0801266c <__ascii_wctomb>:
 801266c:	b149      	cbz	r1, 8012682 <__ascii_wctomb+0x16>
 801266e:	2aff      	cmp	r2, #255	; 0xff
 8012670:	bf8b      	itete	hi
 8012672:	238a      	movhi	r3, #138	; 0x8a
 8012674:	700a      	strbls	r2, [r1, #0]
 8012676:	6003      	strhi	r3, [r0, #0]
 8012678:	2001      	movls	r0, #1
 801267a:	bf88      	it	hi
 801267c:	f04f 30ff 	movhi.w	r0, #4294967295
 8012680:	4770      	bx	lr
 8012682:	4608      	mov	r0, r1
 8012684:	4770      	bx	lr
	...

08012688 <_write_r>:
 8012688:	b538      	push	{r3, r4, r5, lr}
 801268a:	4605      	mov	r5, r0
 801268c:	4608      	mov	r0, r1
 801268e:	4611      	mov	r1, r2
 8012690:	2200      	movs	r2, #0
 8012692:	4c05      	ldr	r4, [pc, #20]	; (80126a8 <_write_r+0x20>)
 8012694:	6022      	str	r2, [r4, #0]
 8012696:	461a      	mov	r2, r3
 8012698:	f7ef f8a7 	bl	80017ea <_write>
 801269c:	1c43      	adds	r3, r0, #1
 801269e:	d102      	bne.n	80126a6 <_write_r+0x1e>
 80126a0:	6823      	ldr	r3, [r4, #0]
 80126a2:	b103      	cbz	r3, 80126a6 <_write_r+0x1e>
 80126a4:	602b      	str	r3, [r5, #0]
 80126a6:	bd38      	pop	{r3, r4, r5, pc}
 80126a8:	20007be8 	.word	0x20007be8

080126ac <__swsetup_r>:
 80126ac:	4b32      	ldr	r3, [pc, #200]	; (8012778 <__swsetup_r+0xcc>)
 80126ae:	b570      	push	{r4, r5, r6, lr}
 80126b0:	681d      	ldr	r5, [r3, #0]
 80126b2:	4606      	mov	r6, r0
 80126b4:	460c      	mov	r4, r1
 80126b6:	b125      	cbz	r5, 80126c2 <__swsetup_r+0x16>
 80126b8:	69ab      	ldr	r3, [r5, #24]
 80126ba:	b913      	cbnz	r3, 80126c2 <__swsetup_r+0x16>
 80126bc:	4628      	mov	r0, r5
 80126be:	f7ff fa85 	bl	8011bcc <__sinit>
 80126c2:	4b2e      	ldr	r3, [pc, #184]	; (801277c <__swsetup_r+0xd0>)
 80126c4:	429c      	cmp	r4, r3
 80126c6:	d10f      	bne.n	80126e8 <__swsetup_r+0x3c>
 80126c8:	686c      	ldr	r4, [r5, #4]
 80126ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80126ce:	b29a      	uxth	r2, r3
 80126d0:	0715      	lsls	r5, r2, #28
 80126d2:	d42c      	bmi.n	801272e <__swsetup_r+0x82>
 80126d4:	06d0      	lsls	r0, r2, #27
 80126d6:	d411      	bmi.n	80126fc <__swsetup_r+0x50>
 80126d8:	2209      	movs	r2, #9
 80126da:	6032      	str	r2, [r6, #0]
 80126dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80126e0:	81a3      	strh	r3, [r4, #12]
 80126e2:	f04f 30ff 	mov.w	r0, #4294967295
 80126e6:	e03e      	b.n	8012766 <__swsetup_r+0xba>
 80126e8:	4b25      	ldr	r3, [pc, #148]	; (8012780 <__swsetup_r+0xd4>)
 80126ea:	429c      	cmp	r4, r3
 80126ec:	d101      	bne.n	80126f2 <__swsetup_r+0x46>
 80126ee:	68ac      	ldr	r4, [r5, #8]
 80126f0:	e7eb      	b.n	80126ca <__swsetup_r+0x1e>
 80126f2:	4b24      	ldr	r3, [pc, #144]	; (8012784 <__swsetup_r+0xd8>)
 80126f4:	429c      	cmp	r4, r3
 80126f6:	bf08      	it	eq
 80126f8:	68ec      	ldreq	r4, [r5, #12]
 80126fa:	e7e6      	b.n	80126ca <__swsetup_r+0x1e>
 80126fc:	0751      	lsls	r1, r2, #29
 80126fe:	d512      	bpl.n	8012726 <__swsetup_r+0x7a>
 8012700:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012702:	b141      	cbz	r1, 8012716 <__swsetup_r+0x6a>
 8012704:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012708:	4299      	cmp	r1, r3
 801270a:	d002      	beq.n	8012712 <__swsetup_r+0x66>
 801270c:	4630      	mov	r0, r6
 801270e:	f7ff f89d 	bl	801184c <_free_r>
 8012712:	2300      	movs	r3, #0
 8012714:	6363      	str	r3, [r4, #52]	; 0x34
 8012716:	89a3      	ldrh	r3, [r4, #12]
 8012718:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801271c:	81a3      	strh	r3, [r4, #12]
 801271e:	2300      	movs	r3, #0
 8012720:	6063      	str	r3, [r4, #4]
 8012722:	6923      	ldr	r3, [r4, #16]
 8012724:	6023      	str	r3, [r4, #0]
 8012726:	89a3      	ldrh	r3, [r4, #12]
 8012728:	f043 0308 	orr.w	r3, r3, #8
 801272c:	81a3      	strh	r3, [r4, #12]
 801272e:	6923      	ldr	r3, [r4, #16]
 8012730:	b94b      	cbnz	r3, 8012746 <__swsetup_r+0x9a>
 8012732:	89a3      	ldrh	r3, [r4, #12]
 8012734:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012738:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801273c:	d003      	beq.n	8012746 <__swsetup_r+0x9a>
 801273e:	4621      	mov	r1, r4
 8012740:	4630      	mov	r0, r6
 8012742:	f000 f917 	bl	8012974 <__smakebuf_r>
 8012746:	89a2      	ldrh	r2, [r4, #12]
 8012748:	f012 0301 	ands.w	r3, r2, #1
 801274c:	d00c      	beq.n	8012768 <__swsetup_r+0xbc>
 801274e:	2300      	movs	r3, #0
 8012750:	60a3      	str	r3, [r4, #8]
 8012752:	6963      	ldr	r3, [r4, #20]
 8012754:	425b      	negs	r3, r3
 8012756:	61a3      	str	r3, [r4, #24]
 8012758:	6923      	ldr	r3, [r4, #16]
 801275a:	b953      	cbnz	r3, 8012772 <__swsetup_r+0xc6>
 801275c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012760:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012764:	d1ba      	bne.n	80126dc <__swsetup_r+0x30>
 8012766:	bd70      	pop	{r4, r5, r6, pc}
 8012768:	0792      	lsls	r2, r2, #30
 801276a:	bf58      	it	pl
 801276c:	6963      	ldrpl	r3, [r4, #20]
 801276e:	60a3      	str	r3, [r4, #8]
 8012770:	e7f2      	b.n	8012758 <__swsetup_r+0xac>
 8012772:	2000      	movs	r0, #0
 8012774:	e7f7      	b.n	8012766 <__swsetup_r+0xba>
 8012776:	bf00      	nop
 8012778:	20000208 	.word	0x20000208
 801277c:	08013d8c 	.word	0x08013d8c
 8012780:	08013dac 	.word	0x08013dac
 8012784:	08013d6c 	.word	0x08013d6c

08012788 <_close_r>:
 8012788:	b538      	push	{r3, r4, r5, lr}
 801278a:	2300      	movs	r3, #0
 801278c:	4c05      	ldr	r4, [pc, #20]	; (80127a4 <_close_r+0x1c>)
 801278e:	4605      	mov	r5, r0
 8012790:	4608      	mov	r0, r1
 8012792:	6023      	str	r3, [r4, #0]
 8012794:	f7ef f845 	bl	8001822 <_close>
 8012798:	1c43      	adds	r3, r0, #1
 801279a:	d102      	bne.n	80127a2 <_close_r+0x1a>
 801279c:	6823      	ldr	r3, [r4, #0]
 801279e:	b103      	cbz	r3, 80127a2 <_close_r+0x1a>
 80127a0:	602b      	str	r3, [r5, #0]
 80127a2:	bd38      	pop	{r3, r4, r5, pc}
 80127a4:	20007be8 	.word	0x20007be8

080127a8 <__sflush_r>:
 80127a8:	898a      	ldrh	r2, [r1, #12]
 80127aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127ae:	4605      	mov	r5, r0
 80127b0:	0710      	lsls	r0, r2, #28
 80127b2:	460c      	mov	r4, r1
 80127b4:	d458      	bmi.n	8012868 <__sflush_r+0xc0>
 80127b6:	684b      	ldr	r3, [r1, #4]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	dc05      	bgt.n	80127c8 <__sflush_r+0x20>
 80127bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80127be:	2b00      	cmp	r3, #0
 80127c0:	dc02      	bgt.n	80127c8 <__sflush_r+0x20>
 80127c2:	2000      	movs	r0, #0
 80127c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80127ca:	2e00      	cmp	r6, #0
 80127cc:	d0f9      	beq.n	80127c2 <__sflush_r+0x1a>
 80127ce:	2300      	movs	r3, #0
 80127d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80127d4:	682f      	ldr	r7, [r5, #0]
 80127d6:	6a21      	ldr	r1, [r4, #32]
 80127d8:	602b      	str	r3, [r5, #0]
 80127da:	d032      	beq.n	8012842 <__sflush_r+0x9a>
 80127dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80127de:	89a3      	ldrh	r3, [r4, #12]
 80127e0:	075a      	lsls	r2, r3, #29
 80127e2:	d505      	bpl.n	80127f0 <__sflush_r+0x48>
 80127e4:	6863      	ldr	r3, [r4, #4]
 80127e6:	1ac0      	subs	r0, r0, r3
 80127e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80127ea:	b10b      	cbz	r3, 80127f0 <__sflush_r+0x48>
 80127ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80127ee:	1ac0      	subs	r0, r0, r3
 80127f0:	2300      	movs	r3, #0
 80127f2:	4602      	mov	r2, r0
 80127f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80127f6:	6a21      	ldr	r1, [r4, #32]
 80127f8:	4628      	mov	r0, r5
 80127fa:	47b0      	blx	r6
 80127fc:	1c43      	adds	r3, r0, #1
 80127fe:	89a3      	ldrh	r3, [r4, #12]
 8012800:	d106      	bne.n	8012810 <__sflush_r+0x68>
 8012802:	6829      	ldr	r1, [r5, #0]
 8012804:	291d      	cmp	r1, #29
 8012806:	d848      	bhi.n	801289a <__sflush_r+0xf2>
 8012808:	4a29      	ldr	r2, [pc, #164]	; (80128b0 <__sflush_r+0x108>)
 801280a:	40ca      	lsrs	r2, r1
 801280c:	07d6      	lsls	r6, r2, #31
 801280e:	d544      	bpl.n	801289a <__sflush_r+0xf2>
 8012810:	2200      	movs	r2, #0
 8012812:	6062      	str	r2, [r4, #4]
 8012814:	6922      	ldr	r2, [r4, #16]
 8012816:	04d9      	lsls	r1, r3, #19
 8012818:	6022      	str	r2, [r4, #0]
 801281a:	d504      	bpl.n	8012826 <__sflush_r+0x7e>
 801281c:	1c42      	adds	r2, r0, #1
 801281e:	d101      	bne.n	8012824 <__sflush_r+0x7c>
 8012820:	682b      	ldr	r3, [r5, #0]
 8012822:	b903      	cbnz	r3, 8012826 <__sflush_r+0x7e>
 8012824:	6560      	str	r0, [r4, #84]	; 0x54
 8012826:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012828:	602f      	str	r7, [r5, #0]
 801282a:	2900      	cmp	r1, #0
 801282c:	d0c9      	beq.n	80127c2 <__sflush_r+0x1a>
 801282e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012832:	4299      	cmp	r1, r3
 8012834:	d002      	beq.n	801283c <__sflush_r+0x94>
 8012836:	4628      	mov	r0, r5
 8012838:	f7ff f808 	bl	801184c <_free_r>
 801283c:	2000      	movs	r0, #0
 801283e:	6360      	str	r0, [r4, #52]	; 0x34
 8012840:	e7c0      	b.n	80127c4 <__sflush_r+0x1c>
 8012842:	2301      	movs	r3, #1
 8012844:	4628      	mov	r0, r5
 8012846:	47b0      	blx	r6
 8012848:	1c41      	adds	r1, r0, #1
 801284a:	d1c8      	bne.n	80127de <__sflush_r+0x36>
 801284c:	682b      	ldr	r3, [r5, #0]
 801284e:	2b00      	cmp	r3, #0
 8012850:	d0c5      	beq.n	80127de <__sflush_r+0x36>
 8012852:	2b1d      	cmp	r3, #29
 8012854:	d001      	beq.n	801285a <__sflush_r+0xb2>
 8012856:	2b16      	cmp	r3, #22
 8012858:	d101      	bne.n	801285e <__sflush_r+0xb6>
 801285a:	602f      	str	r7, [r5, #0]
 801285c:	e7b1      	b.n	80127c2 <__sflush_r+0x1a>
 801285e:	89a3      	ldrh	r3, [r4, #12]
 8012860:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012864:	81a3      	strh	r3, [r4, #12]
 8012866:	e7ad      	b.n	80127c4 <__sflush_r+0x1c>
 8012868:	690f      	ldr	r7, [r1, #16]
 801286a:	2f00      	cmp	r7, #0
 801286c:	d0a9      	beq.n	80127c2 <__sflush_r+0x1a>
 801286e:	0793      	lsls	r3, r2, #30
 8012870:	bf18      	it	ne
 8012872:	2300      	movne	r3, #0
 8012874:	680e      	ldr	r6, [r1, #0]
 8012876:	bf08      	it	eq
 8012878:	694b      	ldreq	r3, [r1, #20]
 801287a:	eba6 0807 	sub.w	r8, r6, r7
 801287e:	600f      	str	r7, [r1, #0]
 8012880:	608b      	str	r3, [r1, #8]
 8012882:	f1b8 0f00 	cmp.w	r8, #0
 8012886:	dd9c      	ble.n	80127c2 <__sflush_r+0x1a>
 8012888:	4643      	mov	r3, r8
 801288a:	463a      	mov	r2, r7
 801288c:	6a21      	ldr	r1, [r4, #32]
 801288e:	4628      	mov	r0, r5
 8012890:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012892:	47b0      	blx	r6
 8012894:	2800      	cmp	r0, #0
 8012896:	dc06      	bgt.n	80128a6 <__sflush_r+0xfe>
 8012898:	89a3      	ldrh	r3, [r4, #12]
 801289a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801289e:	81a3      	strh	r3, [r4, #12]
 80128a0:	f04f 30ff 	mov.w	r0, #4294967295
 80128a4:	e78e      	b.n	80127c4 <__sflush_r+0x1c>
 80128a6:	4407      	add	r7, r0
 80128a8:	eba8 0800 	sub.w	r8, r8, r0
 80128ac:	e7e9      	b.n	8012882 <__sflush_r+0xda>
 80128ae:	bf00      	nop
 80128b0:	20400001 	.word	0x20400001

080128b4 <_fflush_r>:
 80128b4:	b538      	push	{r3, r4, r5, lr}
 80128b6:	690b      	ldr	r3, [r1, #16]
 80128b8:	4605      	mov	r5, r0
 80128ba:	460c      	mov	r4, r1
 80128bc:	b1db      	cbz	r3, 80128f6 <_fflush_r+0x42>
 80128be:	b118      	cbz	r0, 80128c8 <_fflush_r+0x14>
 80128c0:	6983      	ldr	r3, [r0, #24]
 80128c2:	b90b      	cbnz	r3, 80128c8 <_fflush_r+0x14>
 80128c4:	f7ff f982 	bl	8011bcc <__sinit>
 80128c8:	4b0c      	ldr	r3, [pc, #48]	; (80128fc <_fflush_r+0x48>)
 80128ca:	429c      	cmp	r4, r3
 80128cc:	d109      	bne.n	80128e2 <_fflush_r+0x2e>
 80128ce:	686c      	ldr	r4, [r5, #4]
 80128d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80128d4:	b17b      	cbz	r3, 80128f6 <_fflush_r+0x42>
 80128d6:	4621      	mov	r1, r4
 80128d8:	4628      	mov	r0, r5
 80128da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80128de:	f7ff bf63 	b.w	80127a8 <__sflush_r>
 80128e2:	4b07      	ldr	r3, [pc, #28]	; (8012900 <_fflush_r+0x4c>)
 80128e4:	429c      	cmp	r4, r3
 80128e6:	d101      	bne.n	80128ec <_fflush_r+0x38>
 80128e8:	68ac      	ldr	r4, [r5, #8]
 80128ea:	e7f1      	b.n	80128d0 <_fflush_r+0x1c>
 80128ec:	4b05      	ldr	r3, [pc, #20]	; (8012904 <_fflush_r+0x50>)
 80128ee:	429c      	cmp	r4, r3
 80128f0:	bf08      	it	eq
 80128f2:	68ec      	ldreq	r4, [r5, #12]
 80128f4:	e7ec      	b.n	80128d0 <_fflush_r+0x1c>
 80128f6:	2000      	movs	r0, #0
 80128f8:	bd38      	pop	{r3, r4, r5, pc}
 80128fa:	bf00      	nop
 80128fc:	08013d8c 	.word	0x08013d8c
 8012900:	08013dac 	.word	0x08013dac
 8012904:	08013d6c 	.word	0x08013d6c

08012908 <_lseek_r>:
 8012908:	b538      	push	{r3, r4, r5, lr}
 801290a:	4605      	mov	r5, r0
 801290c:	4608      	mov	r0, r1
 801290e:	4611      	mov	r1, r2
 8012910:	2200      	movs	r2, #0
 8012912:	4c05      	ldr	r4, [pc, #20]	; (8012928 <_lseek_r+0x20>)
 8012914:	6022      	str	r2, [r4, #0]
 8012916:	461a      	mov	r2, r3
 8012918:	f7ee ffa7 	bl	800186a <_lseek>
 801291c:	1c43      	adds	r3, r0, #1
 801291e:	d102      	bne.n	8012926 <_lseek_r+0x1e>
 8012920:	6823      	ldr	r3, [r4, #0]
 8012922:	b103      	cbz	r3, 8012926 <_lseek_r+0x1e>
 8012924:	602b      	str	r3, [r5, #0]
 8012926:	bd38      	pop	{r3, r4, r5, pc}
 8012928:	20007be8 	.word	0x20007be8

0801292c <__swhatbuf_r>:
 801292c:	b570      	push	{r4, r5, r6, lr}
 801292e:	460e      	mov	r6, r1
 8012930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012934:	b096      	sub	sp, #88	; 0x58
 8012936:	2900      	cmp	r1, #0
 8012938:	4614      	mov	r4, r2
 801293a:	461d      	mov	r5, r3
 801293c:	da07      	bge.n	801294e <__swhatbuf_r+0x22>
 801293e:	2300      	movs	r3, #0
 8012940:	602b      	str	r3, [r5, #0]
 8012942:	89b3      	ldrh	r3, [r6, #12]
 8012944:	061a      	lsls	r2, r3, #24
 8012946:	d410      	bmi.n	801296a <__swhatbuf_r+0x3e>
 8012948:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801294c:	e00e      	b.n	801296c <__swhatbuf_r+0x40>
 801294e:	466a      	mov	r2, sp
 8012950:	f000 f8b0 	bl	8012ab4 <_fstat_r>
 8012954:	2800      	cmp	r0, #0
 8012956:	dbf2      	blt.n	801293e <__swhatbuf_r+0x12>
 8012958:	9a01      	ldr	r2, [sp, #4]
 801295a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801295e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012962:	425a      	negs	r2, r3
 8012964:	415a      	adcs	r2, r3
 8012966:	602a      	str	r2, [r5, #0]
 8012968:	e7ee      	b.n	8012948 <__swhatbuf_r+0x1c>
 801296a:	2340      	movs	r3, #64	; 0x40
 801296c:	2000      	movs	r0, #0
 801296e:	6023      	str	r3, [r4, #0]
 8012970:	b016      	add	sp, #88	; 0x58
 8012972:	bd70      	pop	{r4, r5, r6, pc}

08012974 <__smakebuf_r>:
 8012974:	898b      	ldrh	r3, [r1, #12]
 8012976:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012978:	079d      	lsls	r5, r3, #30
 801297a:	4606      	mov	r6, r0
 801297c:	460c      	mov	r4, r1
 801297e:	d507      	bpl.n	8012990 <__smakebuf_r+0x1c>
 8012980:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012984:	6023      	str	r3, [r4, #0]
 8012986:	6123      	str	r3, [r4, #16]
 8012988:	2301      	movs	r3, #1
 801298a:	6163      	str	r3, [r4, #20]
 801298c:	b002      	add	sp, #8
 801298e:	bd70      	pop	{r4, r5, r6, pc}
 8012990:	ab01      	add	r3, sp, #4
 8012992:	466a      	mov	r2, sp
 8012994:	f7ff ffca 	bl	801292c <__swhatbuf_r>
 8012998:	9900      	ldr	r1, [sp, #0]
 801299a:	4605      	mov	r5, r0
 801299c:	4630      	mov	r0, r6
 801299e:	f7fe ffa1 	bl	80118e4 <_malloc_r>
 80129a2:	b948      	cbnz	r0, 80129b8 <__smakebuf_r+0x44>
 80129a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80129a8:	059a      	lsls	r2, r3, #22
 80129aa:	d4ef      	bmi.n	801298c <__smakebuf_r+0x18>
 80129ac:	f023 0303 	bic.w	r3, r3, #3
 80129b0:	f043 0302 	orr.w	r3, r3, #2
 80129b4:	81a3      	strh	r3, [r4, #12]
 80129b6:	e7e3      	b.n	8012980 <__smakebuf_r+0xc>
 80129b8:	4b0d      	ldr	r3, [pc, #52]	; (80129f0 <__smakebuf_r+0x7c>)
 80129ba:	62b3      	str	r3, [r6, #40]	; 0x28
 80129bc:	89a3      	ldrh	r3, [r4, #12]
 80129be:	6020      	str	r0, [r4, #0]
 80129c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80129c4:	81a3      	strh	r3, [r4, #12]
 80129c6:	9b00      	ldr	r3, [sp, #0]
 80129c8:	6120      	str	r0, [r4, #16]
 80129ca:	6163      	str	r3, [r4, #20]
 80129cc:	9b01      	ldr	r3, [sp, #4]
 80129ce:	b15b      	cbz	r3, 80129e8 <__smakebuf_r+0x74>
 80129d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80129d4:	4630      	mov	r0, r6
 80129d6:	f000 f87f 	bl	8012ad8 <_isatty_r>
 80129da:	b128      	cbz	r0, 80129e8 <__smakebuf_r+0x74>
 80129dc:	89a3      	ldrh	r3, [r4, #12]
 80129de:	f023 0303 	bic.w	r3, r3, #3
 80129e2:	f043 0301 	orr.w	r3, r3, #1
 80129e6:	81a3      	strh	r3, [r4, #12]
 80129e8:	89a3      	ldrh	r3, [r4, #12]
 80129ea:	431d      	orrs	r5, r3
 80129ec:	81a5      	strh	r5, [r4, #12]
 80129ee:	e7cd      	b.n	801298c <__smakebuf_r+0x18>
 80129f0:	08011b95 	.word	0x08011b95

080129f4 <memchr>:
 80129f4:	b510      	push	{r4, lr}
 80129f6:	b2c9      	uxtb	r1, r1
 80129f8:	4402      	add	r2, r0
 80129fa:	4290      	cmp	r0, r2
 80129fc:	4603      	mov	r3, r0
 80129fe:	d101      	bne.n	8012a04 <memchr+0x10>
 8012a00:	2300      	movs	r3, #0
 8012a02:	e003      	b.n	8012a0c <memchr+0x18>
 8012a04:	781c      	ldrb	r4, [r3, #0]
 8012a06:	3001      	adds	r0, #1
 8012a08:	428c      	cmp	r4, r1
 8012a0a:	d1f6      	bne.n	80129fa <memchr+0x6>
 8012a0c:	4618      	mov	r0, r3
 8012a0e:	bd10      	pop	{r4, pc}

08012a10 <memmove>:
 8012a10:	4288      	cmp	r0, r1
 8012a12:	b510      	push	{r4, lr}
 8012a14:	eb01 0302 	add.w	r3, r1, r2
 8012a18:	d807      	bhi.n	8012a2a <memmove+0x1a>
 8012a1a:	1e42      	subs	r2, r0, #1
 8012a1c:	4299      	cmp	r1, r3
 8012a1e:	d00a      	beq.n	8012a36 <memmove+0x26>
 8012a20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012a24:	f802 4f01 	strb.w	r4, [r2, #1]!
 8012a28:	e7f8      	b.n	8012a1c <memmove+0xc>
 8012a2a:	4283      	cmp	r3, r0
 8012a2c:	d9f5      	bls.n	8012a1a <memmove+0xa>
 8012a2e:	1881      	adds	r1, r0, r2
 8012a30:	1ad2      	subs	r2, r2, r3
 8012a32:	42d3      	cmn	r3, r2
 8012a34:	d100      	bne.n	8012a38 <memmove+0x28>
 8012a36:	bd10      	pop	{r4, pc}
 8012a38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012a3c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012a40:	e7f7      	b.n	8012a32 <memmove+0x22>

08012a42 <_realloc_r>:
 8012a42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a44:	4607      	mov	r7, r0
 8012a46:	4614      	mov	r4, r2
 8012a48:	460e      	mov	r6, r1
 8012a4a:	b921      	cbnz	r1, 8012a56 <_realloc_r+0x14>
 8012a4c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012a50:	4611      	mov	r1, r2
 8012a52:	f7fe bf47 	b.w	80118e4 <_malloc_r>
 8012a56:	b922      	cbnz	r2, 8012a62 <_realloc_r+0x20>
 8012a58:	f7fe fef8 	bl	801184c <_free_r>
 8012a5c:	4625      	mov	r5, r4
 8012a5e:	4628      	mov	r0, r5
 8012a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a62:	f000 f849 	bl	8012af8 <_malloc_usable_size_r>
 8012a66:	42a0      	cmp	r0, r4
 8012a68:	d20f      	bcs.n	8012a8a <_realloc_r+0x48>
 8012a6a:	4621      	mov	r1, r4
 8012a6c:	4638      	mov	r0, r7
 8012a6e:	f7fe ff39 	bl	80118e4 <_malloc_r>
 8012a72:	4605      	mov	r5, r0
 8012a74:	2800      	cmp	r0, #0
 8012a76:	d0f2      	beq.n	8012a5e <_realloc_r+0x1c>
 8012a78:	4631      	mov	r1, r6
 8012a7a:	4622      	mov	r2, r4
 8012a7c:	f7fe fed3 	bl	8011826 <memcpy>
 8012a80:	4631      	mov	r1, r6
 8012a82:	4638      	mov	r0, r7
 8012a84:	f7fe fee2 	bl	801184c <_free_r>
 8012a88:	e7e9      	b.n	8012a5e <_realloc_r+0x1c>
 8012a8a:	4635      	mov	r5, r6
 8012a8c:	e7e7      	b.n	8012a5e <_realloc_r+0x1c>
	...

08012a90 <_read_r>:
 8012a90:	b538      	push	{r3, r4, r5, lr}
 8012a92:	4605      	mov	r5, r0
 8012a94:	4608      	mov	r0, r1
 8012a96:	4611      	mov	r1, r2
 8012a98:	2200      	movs	r2, #0
 8012a9a:	4c05      	ldr	r4, [pc, #20]	; (8012ab0 <_read_r+0x20>)
 8012a9c:	6022      	str	r2, [r4, #0]
 8012a9e:	461a      	mov	r2, r3
 8012aa0:	f7ee fe86 	bl	80017b0 <_read>
 8012aa4:	1c43      	adds	r3, r0, #1
 8012aa6:	d102      	bne.n	8012aae <_read_r+0x1e>
 8012aa8:	6823      	ldr	r3, [r4, #0]
 8012aaa:	b103      	cbz	r3, 8012aae <_read_r+0x1e>
 8012aac:	602b      	str	r3, [r5, #0]
 8012aae:	bd38      	pop	{r3, r4, r5, pc}
 8012ab0:	20007be8 	.word	0x20007be8

08012ab4 <_fstat_r>:
 8012ab4:	b538      	push	{r3, r4, r5, lr}
 8012ab6:	2300      	movs	r3, #0
 8012ab8:	4c06      	ldr	r4, [pc, #24]	; (8012ad4 <_fstat_r+0x20>)
 8012aba:	4605      	mov	r5, r0
 8012abc:	4608      	mov	r0, r1
 8012abe:	4611      	mov	r1, r2
 8012ac0:	6023      	str	r3, [r4, #0]
 8012ac2:	f7ee feb9 	bl	8001838 <_fstat>
 8012ac6:	1c43      	adds	r3, r0, #1
 8012ac8:	d102      	bne.n	8012ad0 <_fstat_r+0x1c>
 8012aca:	6823      	ldr	r3, [r4, #0]
 8012acc:	b103      	cbz	r3, 8012ad0 <_fstat_r+0x1c>
 8012ace:	602b      	str	r3, [r5, #0]
 8012ad0:	bd38      	pop	{r3, r4, r5, pc}
 8012ad2:	bf00      	nop
 8012ad4:	20007be8 	.word	0x20007be8

08012ad8 <_isatty_r>:
 8012ad8:	b538      	push	{r3, r4, r5, lr}
 8012ada:	2300      	movs	r3, #0
 8012adc:	4c05      	ldr	r4, [pc, #20]	; (8012af4 <_isatty_r+0x1c>)
 8012ade:	4605      	mov	r5, r0
 8012ae0:	4608      	mov	r0, r1
 8012ae2:	6023      	str	r3, [r4, #0]
 8012ae4:	f7ee feb7 	bl	8001856 <_isatty>
 8012ae8:	1c43      	adds	r3, r0, #1
 8012aea:	d102      	bne.n	8012af2 <_isatty_r+0x1a>
 8012aec:	6823      	ldr	r3, [r4, #0]
 8012aee:	b103      	cbz	r3, 8012af2 <_isatty_r+0x1a>
 8012af0:	602b      	str	r3, [r5, #0]
 8012af2:	bd38      	pop	{r3, r4, r5, pc}
 8012af4:	20007be8 	.word	0x20007be8

08012af8 <_malloc_usable_size_r>:
 8012af8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012afc:	1f18      	subs	r0, r3, #4
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	bfbc      	itt	lt
 8012b02:	580b      	ldrlt	r3, [r1, r0]
 8012b04:	18c0      	addlt	r0, r0, r3
 8012b06:	4770      	bx	lr

08012b08 <_init>:
 8012b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b0a:	bf00      	nop
 8012b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b0e:	bc08      	pop	{r3}
 8012b10:	469e      	mov	lr, r3
 8012b12:	4770      	bx	lr

08012b14 <_fini>:
 8012b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b16:	bf00      	nop
 8012b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012b1a:	bc08      	pop	{r3}
 8012b1c:	469e      	mov	lr, r3
 8012b1e:	4770      	bx	lr
