<!-- Autogenerated by mlir-tblgen; don't manually edit -->
# 'VPU' Dialect

VPU high-level ISA Dialect
The **VPU Dialect** represents high level ISA for VPU architectures.

It is type compatible with **IE Dialect**, implements its interfaces and can be used along side with it.
The operations in the **VPU Dialect** are pure functional and works on tensor level.

[TOC]

## Operation definition

### `VPU.Abs` (vpux::VPU::AbsOp)

Abs VPU layer


Syntax:

```
operation ::= `VPU.Abs` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Acos` (vpux::VPU::AcosOp)

Acos VPU layer


Syntax:

```
operation ::= `VPU.Acos` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Acosh` (vpux::VPU::AcoshOp)

Acosh VPU layer


Syntax:

```
operation ::= `VPU.Acosh` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.AdaptiveAvgPool` (vpux::VPU::AdaptiveAvgPoolOp)

AdaptiveAvgPool VPU layer


Syntax:

```
operation ::= `VPU.AdaptiveAvgPool` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `pooled_spatial_shape` | 1D tensor of 32-bit signed integer or 64-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.AdaptiveMaxPool` (vpux::VPU::AdaptiveMaxPoolOp)

AdaptiveMaxPool VPU layer


Syntax:

```
operation ::= `VPU.AdaptiveMaxPool` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `index_element_type` | ::mlir::TypeAttr | any type attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `pooled_spatial_shape` | 1D tensor of 32-bit signed integer or 64-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values
| `output_index` | ranked tensor of 32-bit signed integer or 64-bit signed integer values

### `VPU.Add` (vpux::VPU::AddOp)

Add VPU layer


Syntax:

```
operation ::= `VPU.Add` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: Commutative, VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors
| `post_op` | vpux::IE::PostOpAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.AffineReshape` (vpux::VPU::AffineReshapeOp)

AffineReshape VPU layer


Syntax:

```
operation ::= `VPU.AffineReshape` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, ElemTypeInfoOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dim_mapping` | ::mlir::ArrayAttr | array of 64-bit integer arrays
| `shape_value` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values or VPU SparseTensor Type

### `VPU.And` (vpux::VPU::AndOp)

And VPU layer


Syntax:

```
operation ::= `VPU.And` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: Commutative, VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors
| `post_op` | vpux::IE::PostOpAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.Asin` (vpux::VPU::AsinOp)

Asin VPU layer


Syntax:

```
operation ::= `VPU.Asin` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Asinh` (vpux::VPU::AsinhOp)

Asinh VPU layer


Syntax:

```
operation ::= `VPU.Asinh` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Atan` (vpux::VPU::AtanOp)

Atan VPU layer


Syntax:

```
operation ::= `VPU.Atan` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Atanh` (vpux::VPU::AtanhOp)

Atanh VPU layer


Syntax:

```
operation ::= `VPU.Atanh` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.AvgPool` (vpux::VPU::AvgPoolOp)

AvgPool VPU layer


Syntax:

```
operation ::= `VPU.AvgPool` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `kernel_size` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_begin` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_end` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `rounding_type` | vpux::IE::RoundingTypeAttr | Rounding type that operations support
| `exclude_pads` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Broadcast` (vpux::VPU::BroadcastOp)

Broadcast VPU layer


Syntax:

```
operation ::= `VPU.Broadcast` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `mode` | vpux::IE::BroadcastTypeAttr | Broadcast type that operations support

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `target_shape` | 1D tensor of integer values
| `axes_mapping` | 1D tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Bucketize` (vpux::VPU::BucketizeOp)

Bucketize VPU layer


Syntax:

```
operation ::= `VPU.Bucketize` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `output_type` | ::mlir::TypeAttr | any type attribute
| `with_right_bound` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `data` | ranked tensor of any type values
| `buckets` | 1D tensor of integer or floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 32-bit signed integer or 64-bit signed integer values

### `VPU.CTCGreedyDecoder` (vpux::VPU::CTCGreedyDecoderOp)

CTCGreedyDecoder VPU layer


Syntax:

```
operation ::= `VPU.CTCGreedyDecoder` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `mergeRepeated` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `sequenceLengths` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.CTCGreedyDecoderSeqLen` (vpux::VPU::CTCGreedyDecoderSeqLenOp)

CTCGreedyDecoderSeqLen VPU layer


Syntax:

```
operation ::= `VPU.CTCGreedyDecoderSeqLen` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `mergeRepeated` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `sequenceLength` | ranked tensor of 32-bit signed integer values
| `blankIndex` | ranked tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 32-bit signed integer values
| `outputLength` | ranked tensor of 32-bit signed integer values

### `VPU.Ceiling` (vpux::VPU::CeilingOp)

Ceiling VPU layer


Syntax:

```
operation ::= `VPU.Ceiling` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Clamp` (vpux::VPU::ClampOp)

Clamp VPU layer


Syntax:

```
operation ::= `VPU.Clamp` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `min` | ::mlir::FloatAttr | 64-bit float attribute
| `max` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float or QuantizedType values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or QuantizedType values

### `VPU.Concat` (vpux::VPU::ConcatOp)

VPU Concat layer


Syntax:

```
operation ::= `VPU.Concat` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `per_axis` | vpux::IE::ConcatAttr | 
| `static_offsets` | ::mlir::ArrayAttr | array of 64-bit integer arrays
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `inputs` | ranked tensor of any type values or VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values or VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

### `VPU.Convert` (vpux::VPU::ConvertOp)

Convert VPU layer


Syntax:

```
operation ::= `VPU.Convert` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: CastOpInterface, ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dstElemType` | ::mlir::TypeAttr | any type attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Convolution` (vpux::VPU::ConvolutionOp)

Convolution VPU layer


Syntax:

```
operation ::= `VPU.Convolution` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_begin` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_end` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `dilations` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `post_op` | vpux::IE::PostOpAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `filter` | ranked tensor of 16-bit float or 32-bit float values
| `bias` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Copy` (vpux::VPU::CopyOp)

Copy VPU layer


Syntax:

```
operation ::= `VPU.Copy` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `out_mem_space` | vpux::IndexedSymbolAttr | Symbol name with optional index

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values or VPU SparseTensor Type

### `VPU.Cos` (vpux::VPU::CosOp)

Cos VPU layer


Syntax:

```
operation ::= `VPU.Cos` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Cosh` (vpux::VPU::CoshOp)

Cosh VPU layer


Syntax:

```
operation ::= `VPU.Cosh` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.CumSum` (vpux::VPU::CumSumOp)

CumSum VPU layer


Syntax:

```
operation ::= `VPU.CumSum` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axis_value` | mlir::IntegerAttr | Integer attribute
| `exclusive` | ::mlir::UnitAttr | unit attribute
| `reverse` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.DFT` (vpux::VPU::DFTOp)

InferenceEngine DFT layer


Syntax:

```
operation ::= `VPU.DFT` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `signal_size_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `twiddle_factors` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.DPU.Workload` (vpux::VPU::DPUWorkloadOp)

Workload for a single DPU tile


Syntax:

```
operation ::= `VPU.DPU.Workload` (`inOffsets` $inOffsets^ )? (`inSizes` $inSizes^ )? `outOffsets` $outOffsets `outSizes` $outSizes $pad $mpe_mode attr-dict-with-keyword
```


Traits: HasParent<vpux::VPU::NCEConvolutionOp, vpux::VPU::NCEDepthConvolutionOp, vpux::VPU::NCEMaxPoolOp, vpux::VPU::NCEAveragePoolOp, vpux::VPU::NCEEltwiseOp, vpux::VPU::NCEPermuteQuantizeOp, vpux::VPU::NCECompressConvolutionOp, vpux::VPU::NCEInterpolateOp>

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `outOffsets` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 4 elements
| `outSizes` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 4 elements
| `inOffsets` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 4 elements
| `inSizes` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 4 elements
| `pad` | vpux::VPU::PaddingAttr | 
| `mpe_mode` | vpux::VPU::MPEModeAttr | MPE Mode
| `cluster_id` | mlir::IntegerAttr | Integer attribute

### `VPU.Deconvolution` (vpux::VPU::DeconvolutionOp)

Deconvolution VPU layer


Syntax:

```
operation ::= `VPU.Deconvolution` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_begin` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_end` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `dilations` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `output_padding` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `feature` | ranked tensor of any type values
| `filter` | ranked tensor of any type values
| `output_shape` | 1D tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.DeformablePSROIPooling` (vpux::VPU::DeformablePSROIPoolingOp)

DeformablePSROIPooling VPU layer


Syntax:

```
operation ::= `VPU.DeformablePSROIPooling` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `output_dim` | mlir::IntegerAttr | Integer attribute
| `spatial_scale` | ::mlir::FloatAttr | 64-bit float attribute
| `group_size` | mlir::IntegerAttr | Integer attribute
| `spatial_bins_x` | mlir::IntegerAttr | Integer attribute
| `spatial_bins_y` | mlir::IntegerAttr | Integer attribute
| `trans_std` | ::mlir::FloatAttr | 64-bit float attribute
| `part_size` | mlir::IntegerAttr | Integer attribute
| `mode` | vpux::IE::DeformablePSROIPoolingModeAttr | DeformablePSROIPoolingMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input_score_maps` | 4D tensor of floating-point values
| `input_rois` | 2D tensor of floating-point values
| `input_transformations` | 4D tensor of floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of floating-point values

### `VPU.DepthToSpace` (vpux::VPU::DepthToSpaceOp)

DepthToSpace VPU layer


Syntax:

```
operation ::= `VPU.DepthToSpace` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `block_size` | mlir::IntegerAttr | Integer attribute
| `mode` | vpux::IE::DepthToSpaceModeAttr | DepthToSpaceMode that the InferenceEngine supports
| `padded_channels` | vpux::IE::ChannelPaddingAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Dequantize` (vpux::VPU::DequantizeOp)

Dequantize VPU layer


Syntax:

```
operation ::= `VPU.Dequantize` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dstElemType` | ::mlir::TypeAttr | any type attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of QuantizedType values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Desparsify` (vpux::VPU::DesparsifyOp)

Desparsify VPU layer


Syntax:

```
operation ::= `VPU.Desparsify` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of QuantizedType or 16-bit float or bfloat16 type values

### `VPU.DetectionOutputCollectResults` (vpux::VPU::DetectionOutputCollectResultsOp)

DetectionOutputCollectResults VPU layer


Syntax:

```
operation ::= `VPU.DetectionOutputCollectResults` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `keep_top_k` | mlir::IntegerAttr | Integer attribute
| `clip_after_nms` | ::mlir::BoolAttr | bool attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `confidence` | 3D tensor of floating-point values
| `boxes` | 3D tensor of floating-point values
| `sizes` | 2D tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `out_detections` | 4D tensor of floating-point values

### `VPU.DetectionOutputDecodeBoxes` (vpux::VPU::DetectionOutputDecodeBoxesOp)

DetectionOutputDecodeBoxes VPU layer


Syntax:

```
operation ::= `VPU.DetectionOutputDecodeBoxes` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `code_type` | vpux::IE::DetectionOutputCodeTypeAttr | DetectionOutput parameter that specifies bounding box decoding algorithm
| `clip_before_nms` | ::mlir::BoolAttr | bool attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `box_logits` | 4D tensor of floating-point values
| `prior_boxes` | 4D tensor of floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `out_decoded_boxes` | 4D tensor of floating-point values

### `VPU.DetectionOutputNmsCaffe` (vpux::VPU::DetectionOutputNmsCaffeOp)

DetectionOutputNmsCaffe VPU layer


Syntax:

```
operation ::= `VPU.DetectionOutputNmsCaffe` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `nms_threshold` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `top_k_confidence` | 3D tensor of floating-point values
| `boxes` | 3D tensor of floating-point values
| `sizes` | 2D tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `out_confidence` | 3D tensor of floating-point values
| `out_boxes` | 3D tensor of floating-point values
| `out_sizes` | 2D tensor of 32-bit signed integer values

### `VPU.DetectionOutputNormalize` (vpux::VPU::DetectionOutputNormalizeOp)

DetectionOutputNormalize VPU layer


Syntax:

```
operation ::= `VPU.DetectionOutputNormalize` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `input_width` | mlir::IntegerAttr | Integer attribute
| `input_height` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `prior_boxes` | 4D tensor of floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `out_prior_boxes` | 4D tensor of floating-point values

### `VPU.DetectionOutput` (vpux::VPU::DetectionOutputOp)

DetectionOutput VPU layer


Syntax:

```
operation ::= `VPU.DetectionOutput` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: AttrSizedOperandSegments

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `attr` | vpux::IE::DetectionOutputAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `in_box_logits` | 2D tensor of floating-point values
| `in_class_preds` | 2D tensor of floating-point values
| `in_proposals` | 3D tensor of floating-point values
| `in_additional_preds` | 2D tensor of floating-point values
| `in_additional_proposals` | 2D tensor of floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.DetectionOutputSelectBoxes` (vpux::VPU::DetectionOutputSelectBoxesOp)

DetectionOutputSelectBoxes VPU layer


Syntax:

```
operation ::= `VPU.DetectionOutputSelectBoxes` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `top_k` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `decoded_boxes` | 4D tensor of floating-point values
| `indices` | 3D tensor of 32-bit signed integer values
| `sizes` | 2D tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `out_boxes` | 4D tensor of floating-point values

### `VPU.DetectionOutputSortTopK` (vpux::VPU::DetectionOutputSortTopKOp)

DetectionOutputSortTopK VPU layer


Syntax:

```
operation ::= `VPU.DetectionOutputSortTopK` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `confidence_threshold` | ::mlir::FloatAttr | 64-bit float attribute
| `top_k` | mlir::IntegerAttr | Integer attribute
| `background_id` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `class_predictions` | 4D tensor of floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `out_top_k_confidence` | 3D tensor of floating-point values
| `out_indices` | 3D tensor of 32-bit signed integer values
| `out_sizes` | 2D tensor of 32-bit signed integer values

### `VPU.DistributedCast` (vpux::VPU::DistributedCastOp)

Operation that casts one DistributedTensor type to another.


Syntax:

```
operation ::= `VPU.DistributedCast` `(` $input `:` qualified(type($input)) `)`
              attr-dict
              `->` qualified(type($output))
```

Used to cast one DistributedTensor type to another and help with NNCMX retention
of data.

Currently following distribution mode pairs are compatible:

DUPLICATED|SEGMENTED -> DUPLICATED ## needed for K cluster tiling

Interfaces: VPU_ViewLikeOpInterface

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

### `VPU.Divide` (vpux::VPU::DivideOp)

Divide VPU layer


Syntax:

```
operation ::= `VPU.Divide` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.DynamicQuantize` (vpux::VPU::DynamicQuantizeOp)

Dynamic-Quantize VPU layer


Syntax:

```
operation ::= `VPU.DynamicQuantize` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 8-bit unsigned integer values
| `scale` | 1D tensor of 32-bit float values
| `zero_point` | 1D tensor of 8-bit unsigned integer values

### `VPU.Elu` (vpux::VPU::EluOp)

Elu VPU layer


Syntax:

```
operation ::= `VPU.Elu` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `x` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.EmbeddingBagOffsetsSum` (vpux::VPU::EmbeddingBagOffsetsSumOp)

InferenceEngine EmbeddingBagOffsetsSum layer


Syntax:

```
operation ::= `VPU.EmbeddingBagOffsetsSum` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: AttrSizedOperandSegments

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `indices_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `offsets_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `default_index_value` | mlir::IntegerAttr | Integer attribute
| `per_sample_weights_value` | ::mlir::ArrayAttr | 64-bit float array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `emb_table` | ranked tensor of any type values
| `indices` | 1D tensor of 32-bit signed integer or 64-bit signed integer values
| `offsets` | 1D tensor of 32-bit signed integer or 64-bit signed integer values
| `per_sample_weights` | 1D tensor of integer or floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.EmbeddingBagPackedSum` (vpux::VPU::EmbeddingBagPackedSumOp)

EmbeddingBagPackedSum VPU layer


Syntax:

```
operation ::= `VPU.EmbeddingBagPackedSum` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `emb_table` | ranked tensor of 16-bit float or 32-bit float values
| `indices` | 2D tensor of 32-bit signed integer or 64-bit signed integer values
| `per_sample_weights` | 2D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.EmbeddingSegmentsSum` (vpux::VPU::EmbeddingSegmentsSumOp)

EmbeddingSegmentsSum VPU layer


Syntax:

```
operation ::= `VPU.EmbeddingSegmentsSum` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: AttrSizedOperandSegments

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `indices_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `segment_ids_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `num_segments_value` | mlir::IntegerAttr | Integer attribute
| `default_index_value` | mlir::IntegerAttr | Integer attribute
| `per_sample_weights_value` | ::mlir::ArrayAttr | 64-bit float array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `emb_table` | ranked tensor of any type values
| `indices` | 1D tensor of 64-bit signed integer or 32-bit signed integer values
| `segment_ids` | 1D tensor of 64-bit signed integer or 32-bit signed integer values
| `per_sample_weights` | 1D tensor of integer or floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Equal` (vpux::VPU::EqualOp)

Equal VPU layer


Syntax:

```
operation ::= `VPU.Equal` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: Commutative, VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.Erf` (vpux::VPU::ErfOp)

Erf VPU layer


Syntax:

```
operation ::= `VPU.Erf` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Exp` (vpux::VPU::ExpOp)

Exp VPU layer


Syntax:

```
operation ::= `VPU.Exp` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.ExpandDilated` (vpux::VPU::ExpandDilatedOp)

Expand tensor with uninitialized values according to dilations


Syntax:

```
operation ::= `VPU.ExpandDilated` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, ElemTypeInfoOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dilations` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Expand` (vpux::VPU::ExpandOp)

Expand tensor with uninitialized values


Syntax:

```
operation ::= `VPU.Expand` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `pads_begin` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_end` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ExtractImagePatches` (vpux::VPU::ExtractImagePatchesOp)

InferenceEngine ExtractImagePatches layer


Syntax:

```
operation ::= `VPU.ExtractImagePatches` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `sizes` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `rates` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `autoPad` | vpux::IE::PadTypeAttr | PadType that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `data` | 4D tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of any type values

### `VPU.ExtractValue` (vpux::VPU::ExtractValueOp)

Extract actual value from multi-outputs of gatherSlice VPU layer, it's general usecase in terms of gather decomposition.


Syntax:

```
operation ::= `VPU.ExtractValue` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```

input: concatenate multi outputs of gatherSlice as input tensor of extractValue.
flag: concatenate multi flags of gatherSlice, are used to extract actual value.
axis_value: a dimension index to gather data from.
batch_dims: a leading number of dimensions of data tensor and indices representing the batches.
output: resulting tensor that consists of elements from input tensor gathered by indices.

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axis_value` | mlir::IntegerAttr | Integer attribute
| `batch_dims` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `flag` | ranked tensor of 8-bit signless integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.FakeQuantize` (vpux::VPU::FakeQuantizeOp)

FakeQuantize VPU layer


Syntax:

```
operation ::= `VPU.FakeQuantize` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `levels` | mlir::IntegerAttr | Integer attribute
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `input_low` | ranked tensor of 16-bit float or 32-bit float values
| `input_high` | ranked tensor of 16-bit float or 32-bit float values
| `output_low` | ranked tensor of 16-bit float or 32-bit float values
| `output_high` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.FloorMod` (vpux::VPU::FloorModOp)

FloorMod VPU layer


Syntax:

```
operation ::= `VPU.FloorMod` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.Floor` (vpux::VPU::FloorOp)

Floor VPU layer


Syntax:

```
operation ::= `VPU.Floor` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.FullyConnected` (vpux::VPU::FullyConnectedOp)

FullyConnected VPU layer


Syntax:

```
operation ::= `VPU.FullyConnected` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `weights` | ranked tensor of 16-bit float or 32-bit float values
| `bias` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.GRN` (vpux::VPU::GRNOp)

GRN VPU layer


Syntax:

```
operation ::= `VPU.GRN` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `bias` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.GRUSequenceFirstPart` (vpux::VPU::GRUSequenceFirstPartOp)

GRUSequenceFirstPart VPU layer


Syntax:

```
operation ::= `VPU.GRUSequenceFirstPart` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `hidden_size` | mlir::IntegerAttr | Integer attribute
| `seq_length` | mlir::IntegerAttr | Integer attribute
| `clip` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input_data` | 3D tensor of 16-bit float or 32-bit float values
| `weights` | 3D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or 32-bit float values

### `VPU.GRUSequenceLastPart` (vpux::VPU::GRUSequenceLastPartOp)

GRUSequenceLastPart VPU layer


Syntax:

```
operation ::= `VPU.GRUSequenceLastPart` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `hidden_size` | mlir::IntegerAttr | Integer attribute
| `seq_length` | mlir::IntegerAttr | Integer attribute
| `direction` | vpux::IE::RNNSequenceDirectionAttr | RNNSequenceDirection that the InferenceEngine supports
| `should_linear_before_reset` | ::mlir::UnitAttr | unit attribute
| `clip` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `first_part_output` | 4D tensor of 16-bit float or 32-bit float values
| `initial_hidden_state` | 3D tensor of 16-bit float or 32-bit float values
| `recurrence_weights` | 3D tensor of 16-bit float or 32-bit float values
| `biases` | 2D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `middle_hidden_state` | 4D tensor of 16-bit float or 32-bit float values
| `output_hidden_state` | 3D tensor of 16-bit float or 32-bit float values

### `VPU.GRUSequence` (vpux::VPU::GRUSequenceOp)

GRUSequence VPU layer


Syntax:

```
operation ::= `VPU.GRUSequence` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `hidden_size` | mlir::IntegerAttr | Integer attribute
| `seq_length` | mlir::IntegerAttr | Integer attribute
| `direction` | vpux::IE::RNNSequenceDirectionAttr | RNNSequenceDirection that the InferenceEngine supports
| `should_linear_before_reset` | ::mlir::UnitAttr | unit attribute
| `clip` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input_data` | 3D tensor of 16-bit float or 32-bit float values
| `initial_hidden_state` | 3D tensor of 16-bit float or 32-bit float values
| `weights` | 3D tensor of 16-bit float or 32-bit float values
| `recurrence_weights` | 3D tensor of 16-bit float or 32-bit float values
| `biases` | 2D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `middle_hidden_state` | 4D tensor of 16-bit float or 32-bit float values
| `output_hidden_state` | 3D tensor of 16-bit float or 32-bit float values

### `VPU.GatherElements` (vpux::VPU::GatherElementsOp)

GatherElements VPU layer


Syntax:

```
operation ::= `VPU.GatherElements` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axis` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `indices` | ranked tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.GatherND` (vpux::VPU::GatherNDOp)

GatherND VPU layer


Syntax:

```
operation ::= `VPU.GatherND` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `batch_dims` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `indices` | ranked tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Gather` (vpux::VPU::GatherOp)

Gather VPU layer


Syntax:

```
operation ::= `VPU.Gather` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axis_value` | mlir::IntegerAttr | Integer attribute
| `batch_dims` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `indices` | ranked tensor of integer values
| `axis` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.GatherSlice` (vpux::VPU::GatherSliceOp)

Similar with Gather VPU layer but input tensor is a slice of original input tensor tiled along axis dimension


Syntax:

```
operation ::= `VPU.GatherSlice` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```

input: data tensor that will be gathered according to the indices tensor.
indices: tensor with indices to gather.
axis_value: a dimension index to gather data from.
batch_dims: a leading number of dimensions of data tensor and indices representing the batches.
max_axis_dimension: original axis dimension of input tensor before tiled along axis dimension.
slice_head: the starting position of axis dimension of the current slice input tensor corresponds to the index on the axis dimension of original input tensor.
slice_tail: the ending position of axis dimension of the current slice input tensor corresponds to the index on the axis dimension of original input tensor.
output: resulting tensor that consists of elements from input tensor gathered by indices.
flag: indicate whether input tensor is gathered in the range axis dimension of current slice input tensor.

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axis_value` | mlir::IntegerAttr | Integer attribute
| `batch_dims` | mlir::IntegerAttr | Integer attribute
| `max_axis_dimension` | mlir::IntegerAttr | Integer attribute
| `slice_head` | mlir::IntegerAttr | Integer attribute
| `slice_tail` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `indices` | ranked tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values
| `flag` | ranked tensor of 8-bit signless integer values

### `VPU.GatherTree` (vpux::VPU::GatherTreeOp)

GatherTree VPU layer


Syntax:

```
operation ::= `VPU.GatherTree` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `stepIds` | ranked tensor of any type values
| `parentIds` | ranked tensor of any type values
| `maxSeqLen` | ranked tensor of any type values
| `endToken` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `finalIds` | ranked tensor of any type values

### `VPU.Gelu` (vpux::VPU::GeluOp)

Gelu VPU layer


Syntax:

```
operation ::= `VPU.Gelu` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.GreaterEqual` (vpux::VPU::GreaterEqualOp)

GreaterEqual VPU layer


Syntax:

```
operation ::= `VPU.GreaterEqual` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.Greater` (vpux::VPU::GreaterOp)

Greater VPU layer


Syntax:

```
operation ::= `VPU.Greater` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.GridSample` (vpux::VPU::GridSampleOp)

GridSample VPU layer


Syntax:

```
operation ::= `VPU.GridSample` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `align_corners` | ::mlir::UnitAttr | unit attribute
| `mode` | vpux::IE::GridSampleModeAttr | GridSampleMode that the InferenceEngine supports
| `padding_mode` | vpux::IE::GridSamplePaddingModeAttr | GridSamplePaddingMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `grid` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.GroupConvolution` (vpux::VPU::GroupConvolutionOp)

GroupConvolution VPU layer


Syntax:

```
operation ::= `VPU.GroupConvolution` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_begin` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_end` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `dilations` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `groups` | mlir::IntegerAttr | Integer attribute
| `post_op` | vpux::IE::PostOpAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `filter` | ranked tensor of 16-bit float or 32-bit float values
| `bias` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.GroupSparseTensor` (vpux::VPU::GroupSparseTensorOp)

Groups sparse data and metadata into a single value


Syntax:

```
operation ::= `VPU.GroupSparseTensor` `(` $data
              (`,` $sparsityMap^ `` custom<OptionalTypes>(type($sparsityMap)))?
              (`,` $storageElementTable^ `` custom<OptionalTypes>(type($storageElementTable)))?
              `)`
              attr-dict
              `` custom<OptionalTypes>(type($data))
              `->` type(results)
```


Traits: AttrSizedOperandSegments

Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface), VPU_GroupedViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `is_weights` | ::mlir::UnitAttr | unit attribute
| `compression_scheme` | vpux::VPU::CompressionSchemeAttr | 
| `seAttr` | vpux::VPU::SEAttr | Storage Element attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `data` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU tensor type to describe the tensor tiling
| `sparsityMap` | tensor of 1-bit signless integer values or VPU tensor type to describe the tensor tiling
| `storageElementTable` | tensor of 32-bit signless integer values or VPU tensor type to describe the tensor tiling

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | VPU SparseTensor Type

### `VPU.HSigmoid` (vpux::VPU::HSigmoidOp)

HSigmoid VPU layer


Syntax:

```
operation ::= `VPU.HSigmoid` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.HSwish` (vpux::VPU::HSwishOp)

HSwish VPU layer


Syntax:

```
operation ::= `VPU.HSwish` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.HardSigmoid` (vpux::VPU::HardSigmoidOp)

HardSigmoid VPU layer


Syntax:

```
operation ::= `VPU.HardSigmoid` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `alpha_value` | ::mlir::FloatAttr | 64-bit float attribute
| `beta_value` | ::mlir::FloatAttr | 64-bit float attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.IDFT` (vpux::VPU::IDFTOp)

InferenceEngine IDFT layer


Syntax:

```
operation ::= `VPU.IDFT` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `signal_size_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `twiddle_factors` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.IRDFTLastAxis` (vpux::VPU::IRDFTLastAxisOp)

IRDFTLastAxis VPU layer


Syntax:

```
operation ::= `VPU.IRDFTLastAxis` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```

Operation apply IRDFT transformation but just on last axis from standard IRDFT operation.
Used to produce full IRDFT capability (in combination with IDFT) without computation
and the data movement unnecessary for the direction of the last transform axis.

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `signal_size_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `twiddle_factors` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.IRDFT` (vpux::VPU::IRDFTOp)

InferenceEngine IRDFT layer


Syntax:

```
operation ::= `VPU.IRDFT` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `signal_size_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `twiddle_factors` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Interpolate` (vpux::VPU::InterpolateOp)

Interpolate VPU layer


Syntax:

```
operation ::= `VPU.Interpolate` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: AttrSizedOperandSegments

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `sizes_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `scales_attr` | ::mlir::ArrayAttr | 64-bit float array attribute
| `axes_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `tile_offset_attr` | ::mlir::ArrayAttr | 64-bit float array attribute
| `initial_input_dims_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `initial_output_dims_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `initial_input_offset_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `initial_output_offset_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy
| `attr` | vpux::IE::InterpolateAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 8-bit unsigned integer or 16-bit float or 32-bit float or QuantizedType values
| `sizes` | ranked tensor of integer values
| `scales` | ranked tensor of 16-bit float or 32-bit float values
| `axes` | ranked tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 8-bit unsigned integer or 16-bit float or 32-bit float or QuantizedType values

### `VPU.LRN` (vpux::VPU::LRNOp)

LRN VPU layer


Syntax:

```
operation ::= `VPU.LRN` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `alpha` | ::mlir::FloatAttr | 64-bit float attribute
| `beta` | ::mlir::FloatAttr | 64-bit float attribute
| `bias` | ::mlir::FloatAttr | 64-bit float attribute
| `size` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `axis` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.LRN_IE` (vpux::VPU::LRN_IEOp)

LRN_IE VPU layer


Syntax:

```
operation ::= `VPU.LRN_IE` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `alpha` | ::mlir::FloatAttr | 64-bit float attribute
| `beta` | ::mlir::FloatAttr | 64-bit float attribute
| `bias` | ::mlir::FloatAttr | 64-bit float attribute
| `size` | mlir::IntegerAttr | Integer attribute
| `region` | vpux::IE::LRN_IERegionAttr | LRN_IE region that operations support

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.LSTMCell` (vpux::VPU::LSTMCellOp)

LSTMCell VPU layer


Syntax:

```
operation ::= `VPU.LSTMCell` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `hiddenSize` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `inputData` | 2D tensor of 16-bit float or 32-bit float values
| `initialHiddenState` | 2D tensor of 16-bit float or 32-bit float values
| `initialCellState` | 2D tensor of 16-bit float or 32-bit float values
| `weights` | 2D tensor of 16-bit float or 32-bit float values
| `recurrenceWeights` | 2D tensor of 16-bit float or 32-bit float values
| `biases` | 1D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `outputHiddenState` | 2D tensor of 16-bit float or 32-bit float values
| `outputCellState` | 2D tensor of 16-bit float or 32-bit float values

### `VPU.LSTMGates` (vpux::VPU::LSTMGatesOp)

Computes LSTM activation functions


Syntax:

```
operation ::= `VPU.LSTMGates` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```

This operation is intended to be run as a software stage after computing and adding LSTM matrix multiplications.

- **gatesInput** - tensor of shape **[batchSize, 4 * hiddenSize]**. Formula:
    ```
    gatesInput = (inputData * weights) + (initialHiddenState * recurrenceWeights) + biases
    * - Matrix multiplication
    + - Element-wise add
    ```
- The meaning of other operands are identical to those in LSTMCell operation.

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `gatesInput` | 2D tensor of 16-bit float or 32-bit float values
| `initialCellState` | 2D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `outputHiddenState` | 2D tensor of 16-bit float or 32-bit float values
| `outputCellState` | 2D tensor of 16-bit float or 32-bit float values

### `VPU.LSTMSequence` (vpux::VPU::LSTMSequenceOp)

LSTMSequence VPU layer


Syntax:

```
operation ::= `VPU.LSTMSequence` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `sequenceLength` | mlir::IntegerAttr | Integer attribute
| `direction` | vpux::IE::RNNSequenceDirectionAttr | RNNSequenceDirection that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `inputData` | 3D tensor of 16-bit float or 32-bit float values
| `initialHiddenState` | 3D tensor of 16-bit float or 32-bit float values
| `initialCellState` | 3D tensor of 16-bit float or 32-bit float values
| `weights` | 3D tensor of 16-bit float or 32-bit float values
| `reccurenceWeights` | 3D tensor of 16-bit float or 32-bit float values
| `biases` | 2D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `outputHiddenValues` | 4D tensor of 16-bit float or 32-bit float values
| `outputHiddenState` | 3D tensor of 16-bit float or 32-bit float values
| `outputCellState` | 3D tensor of 16-bit float or 32-bit float values

### `VPU.LayoutCast` (vpux::VPU::LayoutCastOp)

This layer overrides layout of a given tensor.


Syntax:

```
operation ::= `VPU.LayoutCast` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dst_order` | ::mlir::AffineMapAttr | AffineMap attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values or VPU SparseTensor Type

### `VPU.LeakyRelu` (vpux::VPU::LeakyReluOp)

LeakyRelu VPU layer


Syntax:

```
operation ::= `VPU.LeakyRelu` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `negative_slope` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.LessEqual` (vpux::VPU::LessEqualOp)

LessEqual VPU layer


Syntax:

```
operation ::= `VPU.LessEqual` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.Less` (vpux::VPU::LessOp)

Less VPU layer


Syntax:

```
operation ::= `VPU.Less` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.Log` (vpux::VPU::LogOp)

Log VPU layer


Syntax:

```
operation ::= `VPU.Log` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.LogSoftmax` (vpux::VPU::LogSoftmaxOp)

LogSoftmax VPU layer


Syntax:

```
operation ::= `VPU.LogSoftmax` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axisInd` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.LogicalNot` (vpux::VPU::LogicalNotOp)

Logical Not VPU layer


Syntax:

```
operation ::= `VPU.LogicalNot` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.LogicalOr` (vpux::VPU::LogicalOrOp)

LogicalOr VPU layer


Syntax:

```
operation ::= `VPU.LogicalOr` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: Commutative, VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.LogicalXor` (vpux::VPU::LogicalXorOp)

LogicalXor VPU layer


Syntax:

```
operation ::= `VPU.LogicalXor` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: Commutative, VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 8-bit signless integer or 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.MVN1MeanVar` (vpux::VPU::MVN1MeanVarOp)

MVN1MeanVar VPU layer (step 2/3 in MVN1 decomposition)


Syntax:

```
operation ::= `VPU.MVN1MeanVar` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```

Background: see _MVN1SumOp_ description

Details:
Accumulates partial _sum_ (and optionally _sumOfSquares_) of concatenated input and computes _mean_ (and optionally _1/variance_ ) required for normalization.

- **sum** - input is a concatenation (over W) of _MVN1SumOp_ outputs, shape = [N,C,W x num_parts]
    - W = 2 if _normalize_variance_ = true (input _sum_ and _sumOfSquares_), else 1 (input _sum_)
- **meanVar** - output shape = [N,C,W], where
    - W = 2 if _normalize_variance_ = true (output _mean_ and _1/variance_ terms), else 1 (output just _mean_)

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `orig_shape` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `across_channels` | ::mlir::BoolAttr | bool attribute
| `normalize_variance` | ::mlir::BoolAttr | bool attribute
| `eps` | ::mlir::FloatAttr | 64-bit float attribute
| `output_type` | ::mlir::TypeAttr | any type attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `sum` | 3D tensor of 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `meanVar` | 3D tensor of 16-bit float or 32-bit float values

### `VPU.MVN1Normalize` (vpux::VPU::MVN1NormalizeOp)

MVN1Normalize VPU layer (step 3/3 in MVN1 decomposition)


Syntax:

```
operation ::= `VPU.MVN1Normalize` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```

Background: see _MVN1SumOp_ description

Applies normalization on a tile of input tensor.

Details:
- **input** - input tile of original _MVN1Op_ input tensor
- **meanVar** - this input is the output of _MVN1MeanVarOp_
- **output** - output tile of final result

Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `across_channels` | ::mlir::BoolAttr | bool attribute
| `normalize_variance` | ::mlir::BoolAttr | bool attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or 32-bit float values
| `meanVar` | 3D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or 32-bit float values

### `VPU.MVN1SumOp` (vpux::VPU::MVN1SumOp)

MVN1SumOp VPU layer (step 1/3 in MVN1 decomposition)


Syntax:

```
operation ::= `VPU.MVN1SumOp` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```

Overview:

Large MVN1 tensors that cannot be tiled, are decomposed into 3 tileable sub-ops:
1. **MVN1SumOp** : computes partial sums on input tiles
2. **MVN1MeanVarOp** : sum-reduces concatenated partial sums from previous step and computes _mean_, _variance_
3. **MVN1Normalize**: applies normalization on input tiles

Details:
- **input** - tile of original _MVN1Op_ input tensor
- **sum** - output tensor of shape **[N, C, W]**, with (0,1,2)->(0,2,1) layout (irrespective of input layout)
    - N = input N
    - C = input C if _across_channels_ = false, or 1 if _across_channels_ = true
    - W = 2 if _normalize_variance_ = true (compute _sum_ and _sumOfSquares_ terms), else 1 (compute just _sum_ term)

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `across_channels` | ::mlir::BoolAttr | bool attribute
| `normalize_variance` | ::mlir::BoolAttr | bool attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `sum` | 3D tensor of 32-bit float values

### `VPU.MVN6` (vpux::VPU::MVN6Op)

MVN6 VPU layer


Syntax:

```
operation ::= `VPU.MVN6` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `normalize_variance` | ::mlir::BoolAttr | bool attribute
| `eps` | ::mlir::FloatAttr | 64-bit float attribute
| `eps_mode` | vpux::IE::MvnEpsModeAttr | MvnEpsMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.MVN` (vpux::VPU::MVNOp)

MVN1 VPU layer


Syntax:

```
operation ::= `VPU.MVN` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `across_channels` | ::mlir::BoolAttr | bool attribute
| `normalize_variance` | ::mlir::BoolAttr | bool attribute
| `eps` | ::mlir::FloatAttr | 64-bit float attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.MaxPool` (vpux::VPU::MaxPoolOp)

MaxPool VPU layer


Syntax:

```
operation ::= `VPU.MaxPool` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `kernel_size` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_begin` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_end` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `rounding_type` | vpux::IE::RoundingTypeAttr | Rounding type that operations support
| `post_op` | vpux::IE::PostOpAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Maximum` (vpux::VPU::MaximumOp)

Maximum VPU layer


Syntax:

```
operation ::= `VPU.Maximum` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of any type values
| `input2` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.MemPermute` (vpux::VPU::MemPermuteOp)

MemPermute VPU layer


Syntax:

```
operation ::= `VPU.MemPermute` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dst_order` | ::mlir::AffineMapAttr | AffineMap attribute
| `mem_perm` | ::mlir::AffineMapAttr | AffineMap attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Minimum` (vpux::VPU::MinimumOp)

InferenceEngine Minimum layer


Syntax:

```
operation ::= `VPU.Minimum` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of any type values
| `input2` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Mish` (vpux::VPU::MishOp)

Mish VPU layer


Syntax:

```
operation ::= `VPU.Mish` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Multiply` (vpux::VPU::MultiplyOp)

Multiply VPU layer


Syntax:

```
operation ::= `VPU.Multiply` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: Commutative, VPU_EltwiseOp

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, VPU_TilingBuilderOpInterface, VerticalFusionOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors
| `post_op` | vpux::IE::PostOpAttr | 
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.NCE.AveragePool` (vpux::VPU::NCEAveragePoolOp)

NCE version of AveragePool layer


Syntax:

```
operation ::= `VPU.NCE.AveragePool` `(` $input `)`
              attr-dict
              custom<OptionalTypes>(type($input)) ``
              `->` type(results)
              custom<OptionalRegion>($workloads)
```


Traits: NoRegionArguments, NoTerminator, SingleBlock

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, IE_AlignedChannelsOpInterface, InferTypeOpInterface, LayerOpInterface, NCEOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, SparseOpInterface, TilingBuilderOpInterface, VerticalFusionOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `kernel_size` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 2 elements
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 2 elements
| `pad` | vpux::VPU::PaddingAttr | 
| `ppe` | vpux::VPU::PPETaskAttr | 
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

### `VPU.NCE.ClusterTiling` (vpux::VPU::NCEClusterTilingOp)

Operation that encapsulates details of tiling operation between clusters


Traits: IsolatedFromAbove, SingleBlockImplicitTerminator<YieldOp>

Interfaces: NoSideEffect (MemoryEffectOpInterface), RegionBranchOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `operands` | 4D tensor of 8-bit signless integer or 8-bit signed integer or 8-bit unsigned integer or 16-bit float or bfloat16 type or 32-bit signed integer or 32-bit float or QuantizedType values or VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `results` | 4D tensor of 8-bit signless integer or 8-bit signed integer or 8-bit unsigned integer or 16-bit float or bfloat16 type or 32-bit signed integer or 32-bit float or QuantizedType values or VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

### `VPU.NCE.CompressConvolution` (vpux::VPU::NCECompressConvolutionOp)

NCE version of Compressed Convolution layer


Syntax:

```
operation ::= `VPU.NCE.CompressConvolution` `(` $input `,` $filter `,` $weightsTable `)`
              attr-dict
              custom<OptionalTypes>(type($input), type($filter), type($weightsTable)) ``
              `->` type(results)
              custom<OptionalRegion>($workloads)
```


Traits: NoRegionArguments, NoTerminator, SingleBlock

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, IE_AlignedChannelsOpInterface, InferTypeOpInterface, LayerOpInterface, NCEOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, SparseOpInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 2 elements
| `pad` | vpux::VPU::PaddingAttr | 
| `ppe` | vpux::VPU::PPETaskAttr | 
| `rawFilterShape` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 4 elements
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy
| `cm_sp_pattern` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values
| `filter` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values
| `weightsTable` | 4D tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

### `VPU.NCE.Convolution` (vpux::VPU::NCEConvolutionOp)

NCE version of Convolution layer


Syntax:

```
operation ::= `VPU.NCE.Convolution` `(` $input `,` $filter `,` $weightsTable (`,` $activationWindow^ custom<OptionalTypes>(type($activationWindow)) ``)?
              (`,` $instructionListTable^ custom<OptionalTypes>(type($instructionListTable)) ``)? `)`
              attr-dict
              custom<OptionalTypes>(type($input), type($filter), type($weightsTable)) ``
              `->` type(results)
              custom<OptionalRegion>($workloads)
```


Traits: AttrSizedOperandSegments, NoRegionArguments, NoTerminator, SingleBlock

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, IE_AlignedChannelsOpInterface, InferTypeOpInterface, LayerOpInterface, NCEOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, SparseOpInterface, TilingBuilderOpInterface, VerticalFusionOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 2 elements
| `pad` | vpux::VPU::PaddingAttr | 
| `ppe` | vpux::VPU::PPETaskAttr | 
| `rawFilterShape` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 4 elements
| `activation_window_channel_length` | mlir::IntegerAttr | Integer attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type
| `filter` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type
| `weightsTable` | 4D tensor of 32-bit signed integer values
| `activationWindow` | 4D tensor of 8-bit unsigned integer values
| `instructionListTable` | 4D tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

### `VPU.NCE.DepthConvolution` (vpux::VPU::NCEDepthConvolutionOp)

NCE version of Depthwise Convolution layer


Syntax:

```
operation ::= `VPU.NCE.DepthConvolution` `(` $input `,` $filter `,` $weightsTable `,` $activationWindow
              (`,` $instructionListTable^ custom<OptionalTypes>(type($instructionListTable)) ``)? `)`
              attr-dict
              custom<OptionalTypes>(type($input), type($filter), type($weightsTable), type($activationWindow)) ``
              `->` type(results)
              custom<OptionalRegion>($workloads)
```


Traits: NoRegionArguments, NoTerminator, SingleBlock

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, IE_AlignedChannelsOpInterface, InferTypeOpInterface, LayerOpInterface, NCEOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, SparseOpInterface, TilingBuilderOpInterface, VerticalFusionOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 2 elements
| `pad` | vpux::VPU::PaddingAttr | 
| `ppe` | vpux::VPU::PPETaskAttr | 
| `rawFilterShape` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 4 elements
| `activation_window_channel_length` | mlir::IntegerAttr | Integer attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type
| `filter` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type
| `weightsTable` | 4D tensor of 32-bit signed integer values
| `activationWindow` | 4D tensor of 8-bit unsigned integer values
| `instructionListTable` | 4D tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

### `VPU.NCE.Eltwise` (vpux::VPU::NCEEltwiseOp)

NCE version of Eltwise layer


Syntax:

```
operation ::= `VPU.NCE.Eltwise` `(` $input1 `,` $input2 `)`
              attr-dict
              custom<OptionalTypes>(type($input1), type($input2)) ``
              `->` type(results)
              custom<OptionalRegion>($workloads)
```


Traits: NoRegionArguments, NoTerminator, SingleBlock, VPU_EltwiseOp

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, IE_AlignedChannelsOpInterface, InferTypeOpInterface, LayerOpInterface, NCEOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, SparseOpInterface, TilingBuilderOpInterface, VerticalFusionOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `op_type` | vpux::VPU::EltwiseTypeAttr | Type of Eltwise operation
| `ppe` | vpux::VPU::PPETaskAttr | 
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy
| `is_inplace` | ::mlir::BoolAttr | bool attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type
| `input2` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

### `VPU.NCE.Interpolate` (vpux::VPU::NCEInterpolateOp)

NCE version of Interpolate layer


Syntax:

```
operation ::= `VPU.NCE.Interpolate` `(` $input
              (`,` $weights^ `` custom<OptionalTypes>(type($weights)))?
              (`,` $weightsTable^ `` custom<OptionalTypes>(type($weightsTable)))?
              `)`
              attr-dict
              custom<OptionalTypes>(type($input)) ``
              `->` type(results)
              custom<OptionalRegion>($workloads)
```


Traits: NoRegionArguments, NoTerminator, SameVariadicOperandSize, SingleBlock

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, IE_AlignedChannelsOpInterface, InferTypeOpInterface, LayerOpInterface, NCEOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, SparseOpInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `ppe` | vpux::VPU::PPETaskAttr | 
| `rawFilterShape` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 4 elements
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy
| `mode` | vpux::VPU::NCEInterpolateModeAttr | Specifies type of interpolation

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | VPU SparseTensor Type
| `weights` | ranked tensor of any type values or VPU SparseTensor Type
| `weightsTable` | 4D tensor of 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values or VPU SparseTensor Type

### `VPU.NCE.MaxPool` (vpux::VPU::NCEMaxPoolOp)

NCE version of MaxPool layer


Syntax:

```
operation ::= `VPU.NCE.MaxPool` `(` $input `,` $weightsTable `,` $activationWindow `)`
              attr-dict
              custom<OptionalTypes>(type($input), type($weightsTable), type($activationWindow)) ``
              `->` type(results)
              custom<OptionalRegion>($workloads)
```


Traits: NoRegionArguments, NoTerminator, SingleBlock

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, IE_AlignedChannelsOpInterface, InferTypeOpInterface, LayerOpInterface, NCEOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, SparseOpInterface, TilingBuilderOpInterface, VerticalFusionOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `kernel_size` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 2 elements
| `strides` | ::mlir::ArrayAttr | 64-bit integer array attribute with exactly 2 elements
| `pad` | vpux::VPU::PaddingAttr | 
| `ppe` | vpux::VPU::PPETaskAttr | 
| `activation_window_channel_length` | mlir::IntegerAttr | Integer attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type
| `weightsTable` | 4D tensor of 32-bit signed integer values
| `activationWindow` | 4D tensor of 8-bit unsigned integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

### `VPU.NCE.Permute` (vpux::VPU::NCEPermuteOp)

More abstract version of combined NCE Permute and Quantization layers


Syntax:

```
operation ::= `VPU.NCE.Permute` `(` $input `)`
              attr-dict
              custom<OptionalTypes>(type($input)) ``
              `->` type(results)
              custom<OptionalRegion>($workloads)
```

Used to perform a datatype conversion, relayout of data and shape expansion,
all using a single NCE HW op.

* expandedChannels - target size of output channels after expansion, usual values are 4 and 16
* dstElemType - output tensor datatype
* dstOrder - output tensor layout, NCHW input to NHWC output relayout is supported

Traits: NoRegionArguments, NoTerminator, SingleBlock

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, IE_AlignedChannelsOpInterface, InferTypeOpInterface, LayerOpInterface, NCEOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, SparseOpInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `expandedChannels` | mlir::IntegerAttr | Integer attribute
| `dstElemType` | ::mlir::TypeAttr | any type attribute
| `dstOrder` | ::mlir::AffineMapAttr | AffineMap attribute
| `ppe` | vpux::VPU::PPETaskAttr | 
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

### `VPU.NCE.PermuteQuantize` (vpux::VPU::NCEPermuteQuantizeOp)

NCE version of combined Permute and Quantization layers


Syntax:

```
operation ::= `VPU.NCE.PermuteQuantize` `(` $input `)`
              attr-dict
              custom<OptionalTypes>(type($input)) ``
              `->` type(results)
              custom<OptionalRegion>($workloads)
```


Traits: NoRegionArguments, NoTerminator, SingleBlock

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, IE_AlignedChannelsOpInterface, InferTypeOpInterface, LayerOpInterface, NCEOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, SparseOpInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `pad` | vpux::VPU::PaddingAttr | 
| `dstElemType` | ::mlir::TypeAttr | any type attribute
| `dstOrder` | ::mlir::AffineMapAttr | AffineMap attribute
| `ppe` | vpux::VPU::PPETaskAttr | 
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 16-bit float or bfloat16 type or QuantizedType values or VPU SparseTensor Type

### `VPU.Negative` (vpux::VPU::NegativeOp)

Negative VPU layer


Syntax:

```
operation ::= `VPU.Negative` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.NonMaxSuppression` (vpux::VPU::NonMaxSuppressionOp)

NonMaxSuppression VPU layer


Syntax:

```
operation ::= `VPU.NonMaxSuppression` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `box_encoding` | vpux::IE::BoxEncodingTypeAttr | BoxEncodingType that the InferenceEngine supports
| `sort_result_descending` | ::mlir::UnitAttr | unit attribute
| `max_output_boxes_per_class_value` | mlir::IntegerAttr | Integer attribute
| `iou_threshold_value` | ::mlir::FloatAttr | 64-bit float attribute
| `score_threshold_value` | ::mlir::FloatAttr | 64-bit float attribute
| `soft_nms_sigma_value` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `in_box_coords` | 3D tensor of 16-bit float or 32-bit float values
| `in_box_scores` | 3D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `out_selected_indices` | 2D tensor of 32-bit signed integer values
| `out_selected_scores` | 2D tensor of 16-bit float or 32-bit float values
| `out_valid_outputs` | 1D tensor of 32-bit signed integer values

### `VPU.NormalizeIE` (vpux::VPU::NormalizeIEOp)

NormalizeIE VPU layer


Syntax:

```
operation ::= `VPU.NormalizeIE` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `eps` | ::mlir::FloatAttr | 64-bit float attribute
| `across_spatial` | ::mlir::BoolAttr | bool attribute
| `channel_shared` | ::mlir::BoolAttr | bool attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `data` | ranked tensor of any type values
| `weights` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.NormalizeL2` (vpux::VPU::NormalizeL2Op)

NormalizeL2 VPU layer


Syntax:

```
operation ::= `VPU.NormalizeL2` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `eps` | ::mlir::FloatAttr | 64-bit float attribute
| `eps_mode` | vpux::IE::EpsModeAttr | EpsMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `data` | ranked tensor of 16-bit float or 32-bit float values
| `axes` | 1D tensor of 32-bit signed integer or 64-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.NotEqual` (vpux::VPU::NotEqualOp)

NotEqual VPU layer


Syntax:

```
operation ::= `VPU.NotEqual` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: Commutative, VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.OneHot` (vpux::VPU::OneHotOp)

InferenceEngine OneHot layer


Syntax:

```
operation ::= `VPU.OneHot` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `depth` | mlir::IntegerAttr | Integer attribute
| `on_value` | ::mlir::FloatAttr | 64-bit float attribute
| `off_value` | ::mlir::FloatAttr | 64-bit float attribute
| `axis` | mlir::IntegerAttr | Integer attribute
| `outElemType` | ::mlir::TypeAttr | any type attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 32-bit signed integer or 64-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.PRelu` (vpux::VPU::PReluOp)

PRelu VPU layer


Syntax:

```
operation ::= `VPU.PRelu` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `negative_slope` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.PSROIPooling` (vpux::VPU::PSROIPoolingOp)

PSROIPooling VPU layer


Syntax:

```
operation ::= `VPU.PSROIPooling` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `output_dim` | mlir::IntegerAttr | Integer attribute
| `spatial_scale` | ::mlir::FloatAttr | 64-bit float attribute
| `group_size` | mlir::IntegerAttr | Integer attribute
| `spatial_bins_x` | mlir::IntegerAttr | Integer attribute
| `spatial_bins_y` | mlir::IntegerAttr | Integer attribute
| `mode` | vpux::IE::PSROIPoolingModeAttr | PSROIPoolingMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of 16-bit float or 32-bit float values
| `coords` | 2D tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Pad` (vpux::VPU::PadOp)

Pad VPU layer


Syntax:

```
operation ::= `VPU.Pad` `(` $input `)` (`[` $pads_begin^ `,` $pads_end (`,` $pad_value^)? `]`)? attr-dict `:` type(operands) `->` type(results)
```


Traits: AttrSizedOperandSegments

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `pads_begin_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_end_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pad_value_attr` | ::mlir::FloatAttr | 64-bit float attribute
| `mode` | vpux::IE::PadModeAttr | TPadMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `pads_begin` | ranked tensor of integer values
| `pads_end` | ranked tensor of integer values
| `pad_value` | ranked tensor of integer or floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.PerAxisTile` (vpux::VPU::PerAxisTileOp)

Per axis Tile VPU layer


Syntax:

```
operation ::= `VPU.PerAxisTile` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axis` | mlir::IntegerAttr | Integer attribute
| `tiles` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.PermuteCast` (vpux::VPU::PermuteCastOp)

PermuteCast VPU layer


Syntax:

```
operation ::= `VPU.PermuteCast` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```

The op changes layout information in the following way:
    * dst_order: layout attribute of result is set to value of this arg
    * mem_perm: describes the permutation applied on the input value's memory shape
                to obtain the memory shape of the output value.

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dst_order` | ::mlir::AffineMapAttr | AffineMap attribute
| `mem_perm` | ::mlir::AffineMapAttr | AffineMap attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.PermuteQuantize` (vpux::VPU::PermuteQuantizeOp)

PermuteQuantize VPU layer


Syntax:

```
operation ::= `VPU.PermuteQuantize` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dst_order` | ::mlir::AffineMapAttr | AffineMap attribute
| `mem_perm` | ::mlir::AffineMapAttr | AffineMap attribute
| `dstElemType` | ::mlir::TypeAttr | any type attribute
| `pads_begin` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pads_end` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of QuantizedType values

### `VPU.Power` (vpux::VPU::PowerOp)

Power VPU layer


Syntax:

```
operation ::= `VPU.Power` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.Proposal` (vpux::VPU::ProposalOp)

Proposal VPU layer


Syntax:

```
operation ::= `VPU.Proposal` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `proposal_attrs` | vpux::IE::ProposalAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `class_probs` | ranked tensor of 16-bit float or 32-bit float values
| `bbox_deltas` | ranked tensor of 16-bit float or 32-bit float values
| `image_shape` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values
| `probs` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.QuantizeCast` (vpux::VPU::QuantizeCastOp)

Quantize Cast VPU layer


Syntax:

```
operation ::= `VPU.QuantizeCast` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dstElemType` | ::mlir::TypeAttr | any type attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 8-bit signed integer or 8-bit unsigned integer or QuantizedType values or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 8-bit signed integer or 8-bit unsigned integer or QuantizedType values or VPU SparseTensor Type

### `VPU.Quantize` (vpux::VPU::QuantizeOp)

Quantize VPU layer


Syntax:

```
operation ::= `VPU.Quantize` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dstElemType` | ::mlir::TypeAttr | any type attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of QuantizedType values

### `VPU.RDFT` (vpux::VPU::RDFTOp)

InferenceEngine RDFT layer


Syntax:

```
operation ::= `VPU.RDFT` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `signal_size_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `twiddle_factors` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.RDFTUncut` (vpux::VPU::RDFTUncutOp)

RDFTUncut VPU layer


Syntax:

```
operation ::= `VPU.RDFTUncut` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```

Operation apply RDFT transformation but not cut symmetric part on last axis width value from axes_attr.

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `signal_size_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `twiddle_factors` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.ROIAlign` (vpux::VPU::ROIAlignOp)

ROIAlign VPU layer


Syntax:

```
operation ::= `VPU.ROIAlign` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: ResultsAreFloatLike

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `pooled_h` | mlir::IntegerAttr | Integer attribute
| `pooled_w` | mlir::IntegerAttr | Integer attribute
| `sampling_ratio` | mlir::IntegerAttr | Integer attribute
| `spatial_scale` | ::mlir::FloatAttr | 64-bit float attribute
| `poolingMode` | vpux::IE::ROIAlignMethodAttr | ROIAlignMethod that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `coords` | ranked tensor of 16-bit float or 32-bit float values
| `roisIdx` | 1D tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.ROIPooling` (vpux::VPU::ROIPoolingOp)

ROIPooling VPU layer


Syntax:

```
operation ::= `VPU.ROIPooling` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `output_size` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `spatial_scale` | ::mlir::FloatAttr | 64-bit float attribute
| `method` | vpux::IE::ROIPoolingMethodAttr | ROIPoolingMethod that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `coords` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.RandomUniform` (vpux::VPU::RandomUniformOp)

RandomUniform VPU layer


Syntax:

```
operation ::= `VPU.RandomUniform` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `output_shape` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `output_type` | ::mlir::TypeAttr | any type attribute
| `global_seed` | mlir::IntegerAttr | Integer attribute
| `op_seed` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `min` | 1D tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `max` | 1D tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.ReLU` (vpux::VPU::ReLUOp)

ReLU VPU layer


Syntax:

```
operation ::= `VPU.ReLU` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.ReduceL1` (vpux::VPU::ReduceL1Op)

ReduceL1 VPU layer


Syntax:

```
operation ::= `VPU.ReduceL1` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `keep_dims` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ReduceL2` (vpux::VPU::ReduceL2Op)

ReduceL2 VPU layer


Syntax:

```
operation ::= `VPU.ReduceL2` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `keep_dims` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ReduceLogicalAnd` (vpux::VPU::ReduceLogicalAndOp)

ReduceLogicalAnd VPU layer


Syntax:

```
operation ::= `VPU.ReduceLogicalAnd` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `keep_dims` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ReduceLogicalOr` (vpux::VPU::ReduceLogicalOrOp)

ReduceLogicalOr VPU layer


Syntax:

```
operation ::= `VPU.ReduceLogicalOr` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `keep_dims` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ReduceMax` (vpux::VPU::ReduceMaxOp)

ReduceMax VPU layer


Syntax:

```
operation ::= `VPU.ReduceMax` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `keep_dims` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ReduceMean` (vpux::VPU::ReduceMeanOp)

ReduceMean VPU Layer


Syntax:

```
operation ::= `VPU.ReduceMean` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `keep_dims` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ReduceMin` (vpux::VPU::ReduceMinOp)

ReduceMin VPU layer


Syntax:

```
operation ::= `VPU.ReduceMin` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `keep_dims` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ReduceProd` (vpux::VPU::ReduceProdOp)

ReduceProd VPU layer


Syntax:

```
operation ::= `VPU.ReduceProd` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `keep_dims` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ReduceSum` (vpux::VPU::ReduceSumOp)

ReduceSum VPU layer


Syntax:

```
operation ::= `VPU.ReduceSum` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `keep_dims` | ::mlir::UnitAttr | unit attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.RegionYolo` (vpux::VPU::RegionYoloOp)

RegionYolo VPU layer


Syntax:

```
operation ::= `VPU.RegionYolo` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `coords` | mlir::IntegerAttr | Integer attribute
| `classes` | mlir::IntegerAttr | Integer attribute
| `num_regions` | mlir::IntegerAttr | Integer attribute
| `do_softmax` | ::mlir::BoolAttr | bool attribute
| `mask` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `axis` | mlir::IntegerAttr | Integer attribute
| `end_axis` | mlir::IntegerAttr | Integer attribute
| `anchors` | ::mlir::ArrayAttr | 64-bit float array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ReorgYolo` (vpux::VPU::ReorgYoloOp)

ReorgYolo VPU layer


Syntax:

```
operation ::= `VPU.ReorgYolo` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `stride` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of integer or floating-point values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Reshape` (vpux::VPU::ReshapeOp)

Reshape VPU layer


Syntax:

```
operation ::= `VPU.Reshape` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, ElemTypeInfoOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `special_zero` | ::mlir::UnitAttr | unit attribute
| `shape_value` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values or VPU SparseTensor Type
| `shape` | ranked tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values or VPU SparseTensor Type

### `VPU.ReverseSequence` (vpux::VPU::ReverseSequenceOp)

Reverse variable length sequence  VPU operation


Syntax:

```
operation ::= `VPU.ReverseSequence` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `seq_axis` | mlir::IntegerAttr | Integer attribute
| `batch_axis` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `data` | ranked tensor of any type values
| `seq_length` | 1D tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Roll` (vpux::VPU::RollOp)

Roll VPU layer


Syntax:

```
operation ::= `VPU.Roll` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `data` | ranked tensor of any type values
| `shift` | 1D tensor of 32-bit signed integer or 64-bit signed integer values
| `axes` | 1D tensor of 32-bit signed integer or 64-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Round` (vpux::VPU::RoundOp)

Round VPU layer


Syntax:

```
operation ::= `VPU.Round` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `mode` | vpux::IE::RoundModeAttr | RoundMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.ScaleShift` (vpux::VPU::ScaleShiftOp)

ScaleShift VPU layer


Syntax:

```
operation ::= `VPU.ScaleShift` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: AttrSizedOperandSegments, VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `weights` | ranked tensor of 16-bit float or 32-bit float values
| `biases` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.ScatterElementsUpdate` (vpux::VPU::ScatterElementsUpdateOp)

ScatterElementsUpdate VPU layer


Syntax:

```
operation ::= `VPU.ScatterElementsUpdate` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axis` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `indices` | ranked tensor of integer values
| `updates` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ScatterNDUpdate` (vpux::VPU::ScatterNDUpdateOp)

ScatterNDUpdate VPU layer


Syntax:

```
operation ::= `VPU.ScatterNDUpdate` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `indices` | ranked tensor of integer values
| `updates` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.ScatterUpdate` (vpux::VPU::ScatterUpdateOp)

ScatterUpdate VPU layer


Syntax:

```
operation ::= `VPU.ScatterUpdate` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axis_value` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `indices` | ranked tensor of integer values
| `updates` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Select` (vpux::VPU::SelectOp)

Select VPU layer


Syntax:

```
operation ::= `VPU.Select` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 8-bit signless integer or 32-bit signed integer or 16-bit float values
| `input2` | ranked tensor of 32-bit signed integer or 16-bit float values
| `input3` | ranked tensor of 32-bit signed integer or 16-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 32-bit signed integer or 16-bit float values

### `VPU.Selu` (vpux::VPU::SeluOp)

Selu VPU layer


Syntax:

```
operation ::= `VPU.Selu` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `alpha_value` | ::mlir::FloatAttr | 64-bit float attribute
| `lambda_value` | ::mlir::FloatAttr | 64-bit float attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.ShapeCast` (vpux::VPU::ShapeCastOp)

ShapeCast VPU layer


Syntax:

```
operation ::= `VPU.ShapeCast` attr-dict
              `inputs` `(` $source `:` type($source) `)`
              `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `shape` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `source` | ranked tensor of any type values or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | ranked tensor of any type values or VPU SparseTensor Type

### `VPU.Sigmoid` (vpux::VPU::SigmoidOp)

Sigmoid VPU layer


Syntax:

```
operation ::= `VPU.Sigmoid` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Sign` (vpux::VPU::SignOp)

Sign VPU layer


Syntax:

```
operation ::= `VPU.Sign` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Sin` (vpux::VPU::SinOp)

Sin VPU layer


Syntax:

```
operation ::= `VPU.Sin` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Sinh` (vpux::VPU::SinhOp)

Sinh VPU layer


Syntax:

```
operation ::= `VPU.Sinh` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Slice` (vpux::VPU::SliceOp)

Extract single slice from ranked tensor or distributed tensor


Syntax:

```
operation ::= `VPU.Slice` $source $static_offsets $static_sizes
              attr-dict `:` type($source) `to` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `static_offsets` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `static_sizes` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `source` | ranked tensor of any type values or VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | ranked tensor of any type values or VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

### `VPU.SoftMax` (vpux::VPU::SoftMaxOp)

SoftMax VPU layer


Syntax:

```
operation ::= `VPU.SoftMax` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, TilingBuilderOpInterface, VerticalFusionOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axisInd` | mlir::IntegerAttr | Integer attribute
| `padSize` | mlir::IntegerAttr | Integer attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.SoftPlus` (vpux::VPU::SoftPlusOp)

SoftPlus VPU layer


Syntax:

```
operation ::= `VPU.SoftPlus` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.SpaceToDepthOp` (vpux::VPU::SpaceToDepthOp)

SpaceToDepthOp VPU layer


Syntax:

```
operation ::= `VPU.SpaceToDepthOp` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `block_size` | mlir::IntegerAttr | Integer attribute
| `mode` | vpux::IE::SpaceToDepthModeAttr | SpaceToDepthMode that the InferenceEngine supports

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Sparsify` (vpux::VPU::SparsifyOp)

Sparsify VPU layer


Syntax:

```
operation ::= `VPU.Sparsify` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | 4D tensor of QuantizedType or 16-bit float or bfloat16 type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | VPU SparseTensor Type

### `VPU.Split` (vpux::VPU::SplitOp)

Split VPU layer


Syntax:

```
operation ::= `VPU.Split` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `num_splits` | mlir::IntegerAttr | Integer attribute
| `axis_value` | mlir::IntegerAttr | Integer attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values or VPU SparseTensor Type
| `axis` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `outputs` | ranked tensor of any type values or VPU SparseTensor Type

### `VPU.Sqrt` (vpux::VPU::SqrtOp)

Sqrt VPU layer


Syntax:

```
operation ::= `VPU.Sqrt` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.SquaredDiff` (vpux::VPU::SquaredDifferenceOp)

SquaredDiff VPU layer


Syntax:

```
operation ::= `VPU.SquaredDiff` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.Squeeze` (vpux::VPU::SqueezeOp)

Squeeze VPU layer


Syntax:

```
operation ::= `VPU.Squeeze` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values or VPU SparseTensor Type
| `axes` | ranked tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values or VPU SparseTensor Type

### `VPU.StorageElementTable` (vpux::VPU::StorageElementTableOp)

Declares a Storage Element Pointers table


Syntax:

```
operation ::= `VPU.StorageElementTable` attr-dict `->` type(results)
```

A Storage Element represents a 1x1xN volume that contains sparse data, where N
represents the number of channels stored. The Storage Element Table is comprised
of pointers to these Storage Elements, which have the following structure:

31-29 28                            9 8         0
-------------------------------------------------
| xx |           DATA_PTR            | BASE_PTR |
-------------------------------------------------

The DATA_PTR represents the offset to a Storage Element in relation to the start of
the input data. BASE_PTR is used to decide what base address is added to DATA_PTR
in order to find the location of the Storage Element in memory during inference.

This operation represents the Storage Element Table in relation to the input data,
on top of which transformations can be applied. This operation will later get
converted to a constant, where the pointers are generated based on the information
contained in this operation.

The following information is contained:
- dataShape, dataElemType, dataStrides: information about the input data that
  is associated with this Storage Element Table
- seSize: the size of a Storage Element
- seDepth: the number of Storage Elements per depth
- seAttr: information on how the input data is transformed
- basePtrs: base pointers associated with each Storage Element pointer

Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `dataShape` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `dataElemType` | ::mlir::TypeAttr | any type attribute
| `seSize` | mlir::IntegerAttr | Integer attribute
| `seDepth` | mlir::IntegerAttr | Integer attribute
| `seAttr` | vpux::VPU::SEAttr | Storage Element attribute
| `dataStrides` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `basePtrs` | ::mlir::DenseIntElementsAttr | 32-bit signless integer elements attribute

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 32-bit signless integer values

### `VPU.StridedSlice` (vpux::VPU::StridedSliceOp)

StridedSlice VPU layer


Syntax:

```
operation ::= `VPU.StridedSlice` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `begins_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `ends_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `strides_attr` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `begin_mask` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `end_mask` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `new_axis_mask` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `shrink_axis_mask` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `ellipsis_mask` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.Stub` (vpux::VPU::StubOp)

Substitute operation for stubbing.


Syntax:

```
operation ::= `VPU.Stub` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `inputs` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `outputs` | ranked tensor of any type values

### `VPU.Subtract` (vpux::VPU::SubtractOp)

Subtract VPU layer


Syntax:

```
operation ::= `VPU.Subtract` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `auto_broadcast` | vpux::IE::AutoBroadcastTypeAttr | Specifies rules used for auto-broadcasting of input tensors
| `post_op` | vpux::IE::PostOpAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values
| `input2` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float or 32-bit signed integer values

### `VPU.Swish` (vpux::VPU::SwishOp)

Swish VPU layer


Syntax:

```
operation ::= `VPU.Swish` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, VPU_TilingBuilderOpInterface, VerticalFusionOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `beta_value` | ::mlir::FloatAttr | 64-bit float attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values
| `beta` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Tan` (vpux::VPU::TanOp)

Tan VPU layer


Syntax:

```
operation ::= `VPU.Tan` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Tanh` (vpux::VPU::TanhOp)

Tanh VPU layer


Syntax:

```
operation ::= `VPU.Tanh` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: VPU_EltwiseOp

Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, VPU_TilingBuilderOpInterface, VerticalFusionOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.Tile` (vpux::VPU::TileOp)

Tile VPU layer


Syntax:

```
operation ::= `VPU.Tile` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `repeats_values` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values

### `VPU.TopK` (vpux::VPU::TopKOp)

TopK VPU layer


Syntax:

```
operation ::= `VPU.TopK` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: ClusteredOpInterface, EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SWOpInterface, SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `k_value` | mlir::IntegerAttr | Integer attribute
| `axis` | mlir::IntegerAttr | Integer attribute
| `mode` | vpux::IE::TopKModeAttr | TopKMode that the InferenceEngine supports
| `sort` | vpux::IE::TopKSortTypeAttr | TopKSortType that the InferenceEngine supports
| `element_type` | ::mlir::TypeAttr | any type attribute
| `multiClusterStrategy` | vpux::VPU::MultiClusterStrategyAttr | MultiCluster Strategy

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values
| `k` | ranked tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output_values` | ranked tensor of any type values
| `target_shape` | ranked tensor of any type values

### `VPU.Unsqueeze` (vpux::VPU::UnsqueezeOp)

Unsqueeze VPU layer


Syntax:

```
operation ::= `VPU.Unsqueeze` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, VPU_ViewLikeOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `axes_value` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of any type values or VPU SparseTensor Type
| `axes` | ranked tensor of integer values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of any type values or VPU SparseTensor Type

### `VPU.Upsampling` (vpux::VPU::UpsamplingOp)

Upsampling VPU layer


Syntax:

```
operation ::= `VPU.Upsampling` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `upsampling_factor` | ::mlir::ArrayAttr | 64-bit integer array attribute
| `pad` | vpux::IE::UpsamplingPadAttr | 

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | ranked tensor of 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | ranked tensor of 16-bit float or 32-bit float values

### `VPU.VerticalFusion` (vpux::VPU::VerticalFusionOp)

Operation that encapsulates details of VF subgraph


Traits: IsolatedFromAbove, SingleBlockImplicitTerminator<YieldOp>

Interfaces: NoSideEffect (MemoryEffectOpInterface), RegionBranchOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `tilingStrategy` | ::mlir::ArrayAttr | 64-bit integer array attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `operands` | 4D tensor of 16-bit float or bfloat16 type or 32-bit signed integer or 8-bit unsigned integer or QuantizedType values or VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `results` | 4D tensor of 16-bit float or bfloat16 type or 32-bit signed integer or 8-bit unsigned integer or QuantizedType values or VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

### `VPU.WorkloadCast` (vpux::VPU::WorkloadCastOp)

Operation that casts one DistributedTensor type to another.


Syntax:

```
operation ::= `VPU.WorkloadCast` `(` $input `:` qualified(type($input)) `)`
              attr-dict
              `->` qualified(type($output))
```

This operation is required in order to support cluster tiling for VPU.NCE.PermuteQuantize.
PermuteQuantize operates on workloads split over width, while input DMA must tile over height.
For example consider the following chain of operations:
```
    Input 1x3x16x32 -> Reshape 1x32x3x16 -> VPU.NCE.PermuteQuantize -> Reshape 1x3x16x32
```
VPU.NCE.PermuteQuantize operates with 1x32x3x16 workload while original input has 1x3x16x32 shape.
Original input must be split over height, PermuteQuantize workload must be split over width:
```
    Tile 1: Copy 1x3x8x32 -> Reshape 1x32x3x8 -> VPU.NCE.PermuteQuantize -> Reshape 1x3x8x32
    Tile 2: Copy 1x3x8x32 -> Reshape 1x32x3x8 -> VPU.NCE.PermuteQuantize -> Reshape 1x3x8x32
```
However, Reshape prohibits such tiling because split axis differs in input and output.
VPU.WorkloadCast solves this problem because it doesn't have strict checks:
```
    Copy 1x3x16x32, SOH -> WorkloadCast 1x32x3x8, SOW -> PermuteQuantize -> WorkloadCast 1x32x3x8, SOH
    SOH = [1, 1, 2, 1]
    SOW = [1, 1, 1, 2]
```

Interfaces: VPU_ViewLikeOpInterface

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input` | VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | VPU tensor type to describe the tensor tiling or VPU SparseTensor Type

### `VPU.Yield` (vpux::VPU::YieldOp)

Terminator for wrapping operation


Syntax:

```
operation ::= `VPU.Yield` $operands
              custom<OptionalTypes>(type($operands)) ``
              attr-dict
```


Traits: HasParent<NCEClusterTilingOp, VerticalFusionOp>, Terminator

Interfaces: NoSideEffect (MemoryEffectOpInterface), RegionBranchTerminatorOpInterface

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `operands` | 4D tensor of 8-bit unsigned integer or 8-bit signless integer or 8-bit signed integer or 16-bit float or bfloat16 type or 32-bit signed integer or 32-bit float or QuantizedType values or VPU SparseTensor Type

### `VPU.YuvToRgb` (vpux::VPU::YuvToRgbOp)

InferenceEngine NV12/I420 to RGB/BGR layer


Syntax:

```
operation ::= `VPU.YuvToRgb` `(` operands `)` attr-dict `:` type(operands) `->` type(results)
```


Traits: AttrSizedOperandSegments

Interfaces: EMUUPAOpInterface, InferTypeOpInterface, LayerOpInterface, NoSideEffect (MemoryEffectOpInterface), SerializeInterface, TilingBuilderOpInterface

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `inFmt` | vpux::IE::ColorFmtAttr | YUV, RGB color formats
| `outFmt` | vpux::IE::ColorFmtAttr | YUV, RGB color formats

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `input1` | 4D tensor of 8-bit unsigned integer or 16-bit float or 32-bit float values
| `input2` | 4D tensor of 8-bit unsigned integer or 16-bit float or 32-bit float values
| `input3` | 4D tensor of 8-bit unsigned integer or 16-bit float or 32-bit float values

#### Results:

| Result | Description |
| :----: | ----------- |
| `output` | 4D tensor of 8-bit unsigned integer or 16-bit float or 32-bit float values

## Attribute definition

### ActivationSparsityProfileAttr

Represents desired activation sparsity profile

Syntax:

```
!VPU.activation_sparsity_profile<
  vpux::VPU::ActivationSparsityProfile   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::ActivationSparsityProfile` | an enum of type ActivationSparsityProfile |

### ArchKindAttr

Represents VPU architecture generation

Syntax:

```
!VPU.arch_kind<
  vpux::VPU::ArchKind   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::ArchKind` | an enum of type ArchKind |

### CompilationModeAttr

Compilation Mode

Syntax:

```
!VPU.compilation_mode<
  vpux::VPU::CompilationMode   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::CompilationMode` | an enum of type CompilationMode |

### CompressionSchemeAttr



Syntax:

```
!VPU.CompressionScheme<
  mlir::IntegerAttr,   # axis
  mlir::ElementsAttr,   # numElems
  mlir::IntegerAttr   # alignment
>
```

Represents the compression as the number of elements along a specified axis.

For example, a two-dimensional type with the shape 4x30 might be compressed
along axis 0 into with the number of elements [12, 15, 30, 3].

In case the compression is over the entire data (instead of a specified axis),
the `axis` attribute can be set to null with the `numElems` as a splat value.

The `alignment` attribute can be used to represent a required alignment for
each set of elements on the given axis. For example, in case the compression
for weights sparsity is represented by this attribute, the compression will
be over the output channel axis and each weight set (i.e. ICxKYxKX - set of
values for each output channel) has to be aligned to 16 bytes.

#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| axis | `mlir::IntegerAttr` |  |
| numElems | `mlir::ElementsAttr` |  |
| alignment | `mlir::IntegerAttr` |  |

### DistributedTensorAttr



Syntax:

```
!VPU.DistributedTensor<
  vpux::VPU::DistributionModeAttr,   # mode
  mlir::ArrayAttr,   # num_tiles
  mlir::ArrayAttr,   # kernel
  vpux::VPU::PaddingAttr,   # pads
  mlir::ArrayAttr,   # strides
  mlir::IntegerAttr,   # num_clusters
  mlir::ArrayAttr,   # alignment
  mlir::UnitAttr,   # uniform_distributed_segments
  mlir::ArrayAttr,   # compute_shapes
  mlir::ArrayAttr,   # compute_offsets
  mlir::ArrayAttr,   # memory_shapes
  mlir::ArrayAttr,   # memory_offsets
  mlir::UnitAttr   # equal_memory_and_compute_view
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| mode | `vpux::VPU::DistributionModeAttr` |  |
| num_tiles | `mlir::ArrayAttr` |  |
| kernel | `mlir::ArrayAttr` |  |
| pads | `vpux::VPU::PaddingAttr` |  |
| strides | `mlir::ArrayAttr` |  |
| num_clusters | `mlir::IntegerAttr` |  |
| alignment | `mlir::ArrayAttr` |  |
| uniform_distributed_segments | `mlir::UnitAttr` |  |
| compute_shapes | `mlir::ArrayAttr` |  |
| compute_offsets | `mlir::ArrayAttr` |  |
| memory_shapes | `mlir::ArrayAttr` |  |
| memory_offsets | `mlir::ArrayAttr` |  |
| equal_memory_and_compute_view | `mlir::UnitAttr` |  |

### DistributionModeAttr

Tensor distribution mode

Syntax:

```
!VPU.tensor_distribution_mode<
  vpux::VPU::DistributionMode   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::DistributionMode` | an enum of type DistributionMode |

### EltwiseTypeAttr

Type of Eltwise operation

Syntax:

```
!VPU.eltwise_type<
  vpux::VPU::EltwiseType   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::EltwiseType` | an enum of type EltwiseType |

### ExecutorKindAttr

Representd hardware executror resources

Syntax:

```
!VPU.executor_kind<
  vpux::VPU::ExecutorKind   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::ExecutorKind` | an enum of type ExecutorKind |

### MPEModeAttr

MPE Mode

Syntax:

```
!VPU.mpe_mode<
  vpux::VPU::MPEMode   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::MPEMode` | an enum of type MPEMode |

### MemoryKindAttr

Represents the actual hardware memory hierarchy

Syntax:

```
!VPU.memory_kind<
  vpux::VPU::MemoryKind   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::MemoryKind` | an enum of type MemoryKind |

### MultiClusterStrategyAttr

MultiCluster Strategy

Syntax:

```
!VPU.multi_cluster_strategy<
  vpux::VPU::MultiClusterStrategy   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::MultiClusterStrategy` | an enum of type MultiClusterStrategy |

### NCEInterpolateModeAttr

Specifies type of interpolation

Syntax:

```
!VPU.nce_interpolate_mode<
  vpux::VPU::NCEInterpolateMode   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::NCEInterpolateMode` | an enum of type NCEInterpolateMode |

### PPEModeAttr

Post Processing Element Type

Syntax:

```
!VPU.ppe_mode<
  vpux::VPU::PPEMode   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::PPEMode` | an enum of type PPEMode |

### PPETaskAttr



Syntax:

```
!VPU.PPETask<
  vpux::VPU::PPEModeAttr,   # mode
  mlir::IntegerAttr,   # clamp_low
  mlir::IntegerAttr,   # clamp_high
  mlir::IntegerAttr,   # lrelu_mult
  mlir::IntegerAttr,   # lrelu_shift
  mlir::ArrayAttr,   # quant_scale
  mlir::ArrayAttr,   # quant_mult
  mlir::ArrayAttr,   # quant_shift
  mlir::IntegerAttr,   # quant_post_shift
  mlir::ArrayAttr,   # in1_quant_mult
  mlir::ArrayAttr,   # in2_quant_mult
  mlir::FloatAttr   # fp_prelu_alpha
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| mode | `vpux::VPU::PPEModeAttr` |  |
| clamp_low | `mlir::IntegerAttr` |  |
| clamp_high | `mlir::IntegerAttr` |  |
| lrelu_mult | `mlir::IntegerAttr` |  |
| lrelu_shift | `mlir::IntegerAttr` |  |
| quant_scale | `mlir::ArrayAttr` |  |
| quant_mult | `mlir::ArrayAttr` |  |
| quant_shift | `mlir::ArrayAttr` |  |
| quant_post_shift | `mlir::IntegerAttr` |  |
| in1_quant_mult | `mlir::ArrayAttr` |  |
| in2_quant_mult | `mlir::ArrayAttr` |  |
| fp_prelu_alpha | `mlir::FloatAttr` |  |

### PaddingAttr



Syntax:

```
!VPU.Padding<
  mlir::IntegerAttr,   # left
  mlir::IntegerAttr,   # right
  mlir::IntegerAttr,   # top
  mlir::IntegerAttr   # bottom
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| left | `mlir::IntegerAttr` |  |
| right | `mlir::IntegerAttr` |  |
| top | `mlir::IntegerAttr` |  |
| bottom | `mlir::IntegerAttr` |  |

### SEInterpolateAttr



Syntax:

```
!VPU.SEInterpolate<
  vpux::VPU::NCEInterpolateModeAttr,   # mode
  vpux::IE::InterpolateCoordModeAttr,   # coordinate_transformation_mode
  mlir::ArrayAttr,   # scale
  vpux::IE::InterpolateNearestModeAttr,   # nearest_mode
  mlir::ArrayAttr,   # offsets
  mlir::ArrayAttr,   # sizes
  mlir::ArrayAttr,   # initial_input_shape
  mlir::ArrayAttr   # initial_output_shape
>
```

This attribute contains parameters for HW interpolate which is implemented
by means of Storage Element table. It describes how the Storage Element table
is generated to pick elements from the initial data.

The attribute is intended to be used with the sparse input type for NCE
operations, as well as in the Storage Element Table operation itself.

The attribute contains the following parameters:
- `mode`: describes the type of data duplication that will be applied over
  the input data in order to generate the effective data that will be read
  by the IDU. It can take the following values:
    - `NEAREST`: each element in the input data is duplicated `scale` times
    - `BILINEAR`: each element is duplicated `scale + (scale-1)` times
- `coordinate_transformation_mode`: describes how the coordinate of the
  interpolated output can be transformed into a coordinate of the input data
- `scale`: an array with the same rank as the input data. It describes how
  many times each element of the input data is duplicated per axis
- `nearest_mode`: applicable only for `NEAREST` mode above; it will decide
  how back-inferred float coordinates of the input data will be rounded to
  actual coordinates
- `offsets` / `sizes`: describes what slice of the effective output data
  represents the final output. The parameters above define how the input data
  will be duplicated based on a set formula. However, not all of the resulting
  data might be required for the instance of sparse data (e.g. after tiling).
  These two parameters allow extracting only a slice of the duplicated data.
- `initial_input_shape` / `initial_output_shape`: maintains the information
  about the input and output data of the original Interpolate operation (e.g.
  before tiling), which is necessary for some modes, such as ALIGN_CORNERS.

#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| mode | `vpux::VPU::NCEInterpolateModeAttr` |  |
| coordinate_transformation_mode | `vpux::IE::InterpolateCoordModeAttr` |  |
| scale | `mlir::ArrayAttr` |  |
| nearest_mode | `vpux::IE::InterpolateNearestModeAttr` |  |
| offsets | `mlir::ArrayAttr` |  |
| sizes | `mlir::ArrayAttr` |  |
| initial_input_shape | `mlir::ArrayAttr` |  |
| initial_output_shape | `mlir::ArrayAttr` |  |

### WeightsSparsityHeuristicAttr

Selects the weights sparsity heuristic which compares the sparse values ration to a threshold

Syntax:

```
!VPU.weights_sparsity_heuristic<
  vpux::VPU::WeightsSparsityHeuristic   # value
>
```


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| value | `vpux::VPU::WeightsSparsityHeuristic` | an enum of type WeightsSparsityHeuristic |

## Type definition

### DistributedTensorType

VPU tensor type to describe the tensor tiling

This type of tensor is used together with the ClusterTiling operation
                           to describe a tile operation between clusters
#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| shape | `::llvm::ArrayRef<int64_t>` |  |
| elementType | `mlir::Type` |  |
| order | `mlir::AffineMapAttr` |  |
| memSpace | `vpux::IndexedSymbolAttr` |  |
| distribution | `DistributedTensorAttr` |  |

### SparseTensorType

VPU SparseTensor Type

This type represents a sparse tensor as a group of data and metadata.
The metadata is represented by the sparsity map and, in some instances,
the storage element table.

The data and metadata have to be of one of the following types:
- mlir::RankedTensorType
- VPU::DistributedTensorType

The `isWeights` attribute is used to mark cases where a sparse tensor is
consumed as weights by the IDU of the user operation. In such cases, the
weights set size of the sparsity map (i.e. ICxKYxKW) needs to be aligned
to 16 bytes for every output channel.

The `compressionScheme` attribute is utilized for weights sparsity to
identify the number of elements per output channel that are present in
the data after removing the sparse values.

#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| data | `mlir::Type` |  |
| sparsityMap | `mlir::Type` |  |
| storageElementTable | `mlir::Type` |  |
| isWeights | `mlir::UnitAttr` |  |
| compressionScheme | `VPU::CompressionSchemeAttr` |  |
| seAttr | `vpux::VPU::SEAttr` | Storage Element attribute |

