m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/isaac/Downloads/risc-v
Eadder
Z0 w1732646640
Z1 DPx3 lpm 14 lpm_components 0 22 BZZBj]8LhndN7CkCjD@L`2
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/modelsim
Z5 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl
Z6 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl
l0
L24
V8S:FbAQLK9E^QUngck>=n0
!s100 =Xf<4jOPQYzAWNZLR9@ME0
Z7 OV;C;10.5b;63
32
Z8 !s110 1732662671
!i10b 1
Z9 !s108 1732662671.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl|
Z11 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/adder.vhdl|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Aefficient
R1
R2
R3
Z14 DEx4 work 5 adder 0 22 8S:FbAQLK9E^QUngck>=n0
l51
L50
Vc>nBgLOL8a_L@>MjTazKd2
!s100 eTCka?M33QO9SnD@`8OPI3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Abehavioral
R1
R2
R3
R14
l39
L37
VlGHczTUmfOGmWcCGj<cOh1
!s100 3i]KFFhMVD`9;?2:TL^<C3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu
Z15 w1732040266
Z16 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z17 DPx4 work 9 riscv_pkg 0 22 KU@KE=GFc:X8:g0P[X?0Q3
R2
R3
R4
Z18 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/alu.vhdl
Z19 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/alu.vhdl
l0
L20
Vll@ODh<]6be2@Pg:410CW2
!s100 hUnYb6@8>YKI6i`jY7YC:2
R7
32
R8
!i10b 1
R9
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/alu.vhdl|
Z21 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/alu.vhdl|
!i113 1
R12
R13
Abehavioral
R16
R17
R2
R3
DEx4 work 3 alu 0 22 ll@ODh<]6be2@Pg:410CW2
l35
L33
Vf[0i4GQRaY`NFL7;@2H6A1
!s100 <o=A_<`HC@<OWY=28AGA81
R7
32
R8
!i10b 1
R9
R20
R21
!i113 1
R12
R13
Ealudec
Z22 w1731438827
R2
R3
R4
Z23 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/aludec.vhdl
Z24 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/aludec.vhdl
l0
L17
VIn;OBiiV_S9^1<:@6E?VJ0
!s100 elN3WP4C:Sed7T^z;90LB1
R7
32
Z25 !s110 1732662672
!i10b 1
Z26 !s108 1732662672.000000
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/aludec.vhdl|
Z28 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/aludec.vhdl|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 6 aludec 0 22 In;OBiiV_S9^1<:@6E?VJ0
l29
L27
Vz:zgTFPNC@[b2TJkala2:1
!s100 jPmZzVF4]=JTIZbn>E32E1
R7
32
R25
!i10b 1
R26
R27
R28
!i113 1
R12
R13
Ccfg_adder
eadder
abehavioral
DAx4 work 5 adder 10 behavioral 22 lGHczTUmfOGmWcCGj<cOh1
R1
R2
R3
R14
R0
R4
R5
R6
l0
L66
V8CA<dJ]JGY>gdQaDdH?RT3
!s100 W0<=a4T0Y6I5YDc3>^ozf2
R7
32
R8
!i10b 0
R9
R10
R11
!i113 1
R12
R13
Ccfg_regfile
eregfile
atest
DAx4 work 7 regfile 4 test 22 1X?ZmRR>ZPLXPY6cf@_S33
R16
R17
R2
R3
Z29 DEx4 work 7 regfile 0 22 ?0T9;>90>_@Kd;9_S;CF`2
Z30 w1732660942
R4
Z31 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/regfile.vhdl
Z32 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/regfile.vhdl
l0
L77
VH5Ci_hdDiVj9WQa>e^7491
!s100 JB<]]=:`Hk4;PVk2<b9Ii0
R7
32
Z33 !s110 1732662457
!i10b 0
Z34 !s108 1732662457.000000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/regfile.vhdl|
Z36 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/regfile.vhdl|
!i113 1
R12
R13
Econtroller
Z37 w1732651189
R16
R17
R2
R3
R4
Z38 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/controller.vhdl
Z39 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/controller.vhdl
l0
L19
VLZNl==R7z88QbGSKo9EAL0
!s100 IAeILfG?I7K3c[Wn]@=Mm0
R7
32
R25
!i10b 1
R26
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/controller.vhdl|
Z41 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/controller.vhdl|
!i113 1
R12
R13
Abehavioral
R16
R17
R2
R3
DEx4 work 10 controller 0 22 LZNl==R7z88QbGSKo9EAL0
l40
L36
VQabJf5e7YILR>;=BMdb9^2
!s100 Uc[V?^E?c4iWB53OB^>nf3
R7
32
R25
!i10b 1
R26
R40
R41
!i113 1
R12
R13
Edatapath
Z42 w1732658475
R16
R17
R2
R3
R4
Z43 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl
Z44 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl
l0
L25
Vn34n`OSe]BGBdoOKlH4N90
!s100 ]UaHIPLU[VHKX0hKMRbZb0
R7
32
R25
!i10b 1
R26
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl|
Z46 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/datapath.vhdl|
!i113 1
R12
R13
Abehavioral
R16
R17
R2
R3
DEx4 work 8 datapath 0 22 n34n`OSe]BGBdoOKlH4N90
l54
L45
V`11F[`eDW@Jknn8T2cTH@1
!s100 D0K7Q?9dEQPo^LlOkainj3
R7
32
R25
!i10b 1
R26
R45
R46
!i113 1
R12
R13
Edmem
Z47 w1732658130
R16
R17
R2
R3
R4
Z48 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/dmem.vhdl
Z49 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/dmem.vhdl
l0
L14
V[<d?TFPHCAV`KedYiD6DF1
!s100 Y@H0e48<`2im4;:[;ZW4i1
R7
32
R25
!i10b 1
R26
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/dmem.vhdl|
Z51 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/dmem.vhdl|
!i113 1
R12
R13
Abehave
R16
R17
R2
R3
DEx4 work 4 dmem 0 22 [<d?TFPHCAV`KedYiD6DF1
l23
L22
VgRjHlYfdlDllZeBNgSGf>0
!s100 TAVCIOHe]o5ZFQeQomb7i2
R7
32
R25
!i10b 1
R26
R50
R51
!i113 1
R12
R13
Eextend
Z52 w1732040150
R2
R3
R4
Z53 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/extend.vhdl
Z54 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/extend.vhdl
l0
L22
VA`TK_n6@Y8n?6SS;C8[@g2
!s100 =`:<V5589]ifWL4^HSCEZ0
R7
32
R8
!i10b 1
R9
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/extend.vhdl|
Z56 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/extend.vhdl|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 6 extend 0 22 A`TK_n6@Y8n?6SS;C8[@g2
l39
L30
VZfo3N8zcb;@^]HYj4S7j=0
!s100 Mz898?iFX6l=4hm=L0Q8=0
R7
32
R8
!i10b 1
R9
R55
R56
!i113 1
R12
R13
Eflopr
Z57 w1730823163
R2
R3
R4
Z58 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl
Z59 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl
l0
L15
VjNUgQcfo@PTPji84k<TVb2
!s100 AEXiMGF;A3M6CX4b^BI?m2
R7
32
R8
!i10b 1
R9
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl|
Z61 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/flopr.vhdl|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 5 flopr 0 22 jNUgQcfo@PTPji84k<TVb2
l27
L26
Vo^VaH_FW35T4T=I[N9IW^1
!s100 oNBZGQmf?T1=oZagaG0EX3
R7
32
R8
!i10b 1
R9
R60
R61
!i113 1
R12
R13
Eimem
Z62 w1732644728
R16
R17
Z63 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R2
R3
R4
Z64 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/imem.vhdl
Z65 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/imem.vhdl
l0
L16
VRQDRLj:hYdjD7U27A6IPV3
!s100 6_?f3zZfHoObamaAVYSYf0
R7
32
R25
!i10b 1
R26
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/imem.vhdl|
Z67 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/imem.vhdl|
!i113 1
R12
R13
Abehave
R16
R17
R63
R2
R3
DEx4 work 4 imem 0 22 RQDRLj:hYdjD7U27A6IPV3
l46
L23
Vbd<44eKnLg:T4R^E>>`z11
!s100 SKmLj;KI@le`Sjo]_=iDY0
R7
32
R25
!i10b 1
R26
R66
R67
!i113 1
R12
R13
Emaindec
Z68 w1732039118
R2
R3
R4
Z69 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/maindec.vhdl
Z70 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/maindec.vhdl
l0
L18
V^S;:4?Z[iS[U9JS_Xb35Q2
!s100 8Se<gP0oJF_B6eeK<ZkgX0
R7
32
R25
!i10b 1
R26
Z71 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/maindec.vhdl|
Z72 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/maindec.vhdl|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 7 maindec 0 22 ^S;:4?Z[iS[U9JS_Xb35Q2
l27
L26
VFR^T70nHOP?B_@e`[Bg_11
!s100 dIaZ3h^6ohMX^6zJ>T@b>3
R7
32
R25
!i10b 1
R26
R71
R72
!i113 1
R12
R13
Emux2
Z73 w1732062243
R2
R3
R4
Z74 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl
Z75 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl
l0
L16
V28?Q2XAEGJ3:1WRij0k2Q2
!s100 39CZFzI[>J0lY@ITo7??e0
R7
32
R8
!i10b 1
R9
Z76 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl|
Z77 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux2.vhdl|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 4 mux2 0 22 28?Q2XAEGJ3:1WRij0k2Q2
l28
L27
Vi[o[WVlKSX7gInH]VUT2d0
!s100 h6U@EMI8[=[8^ioDS1C`O2
R7
32
R8
!i10b 1
R9
R76
R77
!i113 1
R12
R13
Emux3
Z78 w1730230944
R2
R3
R4
Z79 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl
Z80 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl
l0
L19
V;MQ3mj7c3cU7da6UM;[>E3
!s100 7iDEIDHE<cRPmf2@HC2Pa3
R7
32
R8
!i10b 1
R9
Z81 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl|
Z82 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/mux3.vhdl|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 4 mux3 0 22 ;MQ3mj7c3cU7da6UM;[>E3
l31
L30
V<KUC@e2Dbn@OPaiWARhQ33
!s100 z:gTK7hS=`oF1c<db9WQf3
R7
32
R8
!i10b 1
R9
R81
R82
!i113 1
R12
R13
Eregfile
Z83 w1732662663
R16
R17
R2
R3
R4
R31
R32
l0
L22
V?0T9;>90>_@Kd;9_S;CF`2
!s100 @2SoJ:Vgjz8dFlk_COHQd2
R7
32
R25
!i10b 1
R9
R35
R36
!i113 1
R12
R13
Abehavioral
R16
R17
R2
R3
R29
l38
L35
V[LaKMGUBRKCTeKYaSm3eV2
!s100 ^[QmlF9ZmgVMnXTb4Ug8K0
R7
32
R25
!i10b 1
R9
R35
R36
!i113 1
R12
R13
Atest
R16
R17
R2
R3
R29
l56
L52
V1X?ZmRR>ZPLXPY6cf@_S33
!s100 nXNNzL4nTUomS@lHVNR_A2
R7
32
R33
!i10b 1
R34
R35
R36
!i113 1
R12
R13
R30
Priscv_pkg
R16
R2
R3
Z84 w1732662355
R4
Z85 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscv_pkg.vhdl
Z86 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscv_pkg.vhdl
l0
L35
VKU@KE=GFc:X8:g0P[X?0Q3
!s100 lDCP^@oU_WcMbgPmRF^oJ2
R7
32
b1
R8
!i10b 1
R9
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscv_pkg.vhdl|
Z88 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscv_pkg.vhdl|
!i113 1
R12
R13
Bbody
R17
R16
R2
R3
l0
L247
VLNzRB8FGz4b1bchfF4h=`2
!s100 P:RYdk[g]@4b:T8]ZIXSJ0
R7
32
R8
!i10b 1
R9
R87
R88
!i113 1
R12
R13
Eriscvsingle
Z89 w1732643408
R16
R17
R2
R3
R4
Z90 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscvsingle.vhdl
Z91 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscvsingle.vhdl
l0
L20
V5:F[Cc?=Dm8iPFUKf6LNL2
!s100 E^2>:Q7X5Kc8=US5GaIPA0
R7
32
R25
!i10b 1
R26
Z92 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscvsingle.vhdl|
Z93 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/riscvsingle.vhdl|
!i113 1
R12
R13
Abehavioral
R16
R17
R2
R3
DEx4 work 11 riscvsingle 0 22 5:F[Cc?=Dm8iPFUKf6LNL2
l39
L34
VODC5I@TV94PbC4><hFTo]2
!s100 H2=TUhWTlhNQV?3^P8_kU1
R7
32
R25
!i10b 1
R26
R92
R93
!i113 1
R12
R13
Etestbench
Z94 w1732662448
R16
R17
R2
R3
R4
Z95 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/testbench.vhdl
Z96 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/testbench.vhdl
l0
L14
V9LE]g>]1AZgFjAWL;J6W23
!s100 Ij??d<]N6_XHOmIY@H0=Q3
R7
32
R25
!i10b 1
R26
Z97 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/testbench.vhdl|
Z98 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/testbench.vhdl|
!i113 1
R12
R13
Atest
R16
R17
R2
R3
Z99 DEx4 work 9 testbench 0 22 9LE]g>]1AZgFjAWL;J6W23
l20
L17
Z100 VIdGE[cIUM=n:HcH@9V9>U1
Z101 !s100 U=FbOD@SF6`B3PO]?hg550
R7
32
R25
!i10b 1
R26
R97
R98
!i113 1
R12
R13
Etop
Z102 w1732659614
R16
R17
R2
R3
R4
Z103 8C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl
Z104 FC:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl
l0
L14
VkP?`1>]fGGC9L9h^_ld;?3
!s100 ?zQRfh6afCXQ@:2IcggSY0
R7
32
R25
!i10b 1
R26
Z105 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl|
Z106 !s107 C:/Users/isaac/OneDrive/Documentos/_My_Projects/VHDL_Study/riscsingle/src/top.vhdl|
!i113 1
R12
R13
Atest
R16
R17
R2
R3
DEx4 work 3 top 0 22 kP?`1>]fGGC9L9h^_ld;?3
l27
L25
ViRT3bd:a:XL3S=_4P?LcA3
!s100 gJ6LXTKPf]M5m`Jm1NbnH2
R7
32
R25
!i10b 1
R26
R105
R106
!i113 1
R12
R13
