// Seed: 1573637249
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    output wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    output wire id_13,
    input tri id_14,
    inout tri1 id_15,
    output tri id_16,
    output supply1 id_17,
    input supply0 id_18,
    output uwire id_19,
    input uwire id_20,
    input wire id_21,
    input wand id_22
    , id_25,
    input tri0 id_23
);
  assign id_1 = id_21;
  always id_25 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wand id_2,
    input wor id_3,
    input wand id_4,
    inout tri id_5,
    input uwire id_6,
    output wor id_7,
    input wire id_8,
    output tri id_9,
    output wand id_10,
    output wand id_11,
    input wire id_12,
    input wor id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri0 id_16
);
  module_0(
      id_6,
      id_11,
      id_3,
      id_5,
      id_15,
      id_5,
      id_8,
      id_1,
      id_16,
      id_15,
      id_16,
      id_9,
      id_3,
      id_5,
      id_14,
      id_5,
      id_10,
      id_7,
      id_5,
      id_9,
      id_12,
      id_16,
      id_3,
      id_6
  );
endmodule
