
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102538                       # Number of seconds simulated
sim_ticks                                102538008585                       # Number of ticks simulated
final_tick                               628724993349                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155548                       # Simulator instruction rate (inst/s)
host_op_rate                                   199469                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1862680                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379784                       # Number of bytes of host memory used
host_seconds                                 55048.64                       # Real time elapsed on the host
sim_insts                                  8562696872                       # Number of instructions simulated
sim_ops                                   10980489528                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       779008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1788160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1664768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1660928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1046400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1790464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1674112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2834304                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13276160                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5108096                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5108096                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6086                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13970                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13006                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12976                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8175                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        13988                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13079                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        22143                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                103720                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           39907                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                39907                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7597261                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        41194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17438997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16235619                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16198169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        53678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10204996                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        43691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17461466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        48684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16326746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27641496                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129475501                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        41194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        53678                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        43691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        48684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48684                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             370750                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49816610                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49816610                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49816610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7597261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        41194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17438997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16235619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16198169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        53678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10204996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        43691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17461466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        48684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16326746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27641496                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              179292111                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus0.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22052483                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18359597                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000033                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8486492                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8080613                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2373379                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93020                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191841673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120956203                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22052483                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10453992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25217505                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5563488                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9456828                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         11908941                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1911380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230061314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.646125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.017741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204843809     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1547199      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1953047      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3093548      1.34%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1308286      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1683057      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1950110      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          892630      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12789628      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230061314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089683                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491903                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190712663                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10694783                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25097230                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        11884                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3544752                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3357820                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          544                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147845546                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3544752                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190906248                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         617914                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9536749                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24915591                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       540056                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146932692                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         77664                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       377003                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    205212010                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    683315985                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    683315985                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171886503                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        33325476                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35721                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18673                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1900594                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13749634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7198931                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81027                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1636065                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143452986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35855                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137701630                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       126856                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17279076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35075592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230061314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.598543                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.320327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171705865     74.63%     74.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26618005     11.57%     86.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10885052      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6097723      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8263167      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2540235      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2498370      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1346887      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       106010      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230061314                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         939160     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        127956     10.75%     89.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       122796     10.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116005058     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1883005      1.37%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17047      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12619581      9.16%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176939      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137701630                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.560003                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1189912                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008641                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506781341                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160768574                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134118503                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138891542                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102361                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2577700                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          662                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99595                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3544752                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         469896                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59509                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143488845                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       112511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13749634                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7198931                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18674                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         52074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           59                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          662                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1183377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1124362                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2307739                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135303414                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12415787                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2398215                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19592118                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19138993                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7176331                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.550250                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134118925                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134118503                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80368713                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        215861900                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.545431                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372315                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123223305                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20266074                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34391                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017176                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226516562                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.543992                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.364027                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    174364381     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     26429317     11.67%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9592738      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4783830      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4375919      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836753      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1816745      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       865921      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2450958      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226516562                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123223305                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18271267                       # Number of memory references committed
system.switch_cpus0.commit.loads             11171934                       # Number of loads committed
system.switch_cpus0.commit.membars              17156                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17860911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110941122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2544540                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2450958                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367554281                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290523548                       # The number of ROB writes
system.switch_cpus0.timesIdled                2904514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               15833192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123223305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.458945                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.458945                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.406678                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.406678                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608817279                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      187412456                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      136751955                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34362                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus1.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18033191                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16100540                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1431940                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11988877                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11766802                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1080074                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        43317                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190489411                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             102427312                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18033191                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12846876                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22833633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4702933                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4602014                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11522876                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1405511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    221188008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.518770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.758745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198354375     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3482681      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1756538      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3444530      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1101735      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3185585      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          502672      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          813629      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8546263      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    221188008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073337                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416550                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188618465                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6516977                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22787983                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        18526                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3246053                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1704838                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        16884                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     114562907                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        32114                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3246053                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       188831997                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4111660                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1739252                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22582407                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       676635                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     114400923                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         89070                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       519688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    149920300                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    518455890                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    518455890                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    121626457                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28293817                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15335                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7754                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1547023                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20630703                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3352236                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21109                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       764371                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         113810023                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        106580700                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        68867                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20498554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41988282                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    221188008                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.481856                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.094762                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174469135     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14676658      6.64%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15670808      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9078614      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4672795      2.11%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1171926      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1388254      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        32294      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        27524      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    221188008                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         178550     57.34%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         72580     23.31%     80.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        60273     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     83575645     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       834821      0.78%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7580      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     18838571     17.68%     96.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3324083      3.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     106580700                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433441                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             311403                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    434729678                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    134324246                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    103884027                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     106892103                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        84441                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4182095                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          285                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        82108                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3246053                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3322778                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82733                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    113825493                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        11495                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20630703                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3352236                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7754                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         38253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1751                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          285                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       965682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       553354                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1519036                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    105234357                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18573080                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1346343                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21896985                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        15999689                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3323905                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.427965                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             103907335                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            103884027                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         62863513                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        136896989                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.422474                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.459203                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     82781395                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     93186651                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20642968                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15289                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1422893                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    217941955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297474                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    183256440     84.08%     84.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13621638      6.25%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8757416      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2755463      1.26%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4575335      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       891883      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       564855      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       517493      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3001432      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    217941955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     82781395                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      93186651                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19718729                       # Number of memory references committed
system.switch_cpus1.commit.loads             16448601                       # Number of loads committed
system.switch_cpus1.commit.membars               7628                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          14299602                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         81432849                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1164101                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3001432                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           328769830                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          230907892                       # The number of ROB writes
system.switch_cpus1.timesIdled                4244542                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24706498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           82781395                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             93186651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     82781395                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.970408                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.970408                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336654                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336654                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       489170924                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      135341127                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      121699079                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15274                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus2.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19364828                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15881018                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1900794                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8134233                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7574056                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1990866                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85855                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    185064334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             110027994                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19364828                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9564922                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24215166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5381831                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       9898545                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11400070                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1886942                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    222628357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.604346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.950150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       198413191     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2627255      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3041215      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1673016      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1916296      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1063921      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          722784      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1871019      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11299660      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    222628357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078753                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.447460                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       183559368                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11432006                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24012394                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       192035                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3432552                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3141776                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        17760                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     134326955                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        87978                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3432552                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       183853617                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4105706                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6503345                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23920751                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       812384                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     134243838                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        209069                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       375430                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    186586788                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    625024963                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    625024963                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159524118                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        27062665                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35578                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20009                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2172847                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12827797                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6982661                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       183701                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1546691                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         134045321                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35676                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        126774583                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       178645                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16594786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38244048                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4339                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    222628357                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.569445                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260189                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    169195458     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21504755      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11552793      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7984385      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6978343      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3569331      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       869192      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       556892      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       417208      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    222628357                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          33483     12.27%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        116465     42.68%     54.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       122921     45.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    106117436     83.71%     83.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1979658      1.56%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15536      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11729410      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6932543      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     126774583                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.515565                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             272869                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    476629037                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    150676975                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    124663781                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     127047452                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       319707                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2257250                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          804                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1194                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       143263                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7770                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1299                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3432552                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3641521                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       139430                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    134081116                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12827797                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6982661                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20022                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         97582                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1194                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1105827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1061988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2167815                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    124899230                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11014549                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1875353                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17945568                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17481683                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6931019                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.507938                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             124665666                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            124663781                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         74099056                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        194032012                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.506981                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381891                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     93677445                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114930921                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19151352                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1911718                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    219195805                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524330                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342498                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    172241121     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21775404      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9125176      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5485023      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3793851      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2454663      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1269987      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1023185      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2027395      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    219195805                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     93677445                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114930921                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17409942                       # Number of memory references committed
system.switch_cpus2.commit.loads             10570544                       # Number of loads committed
system.switch_cpus2.commit.membars              15634                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16448583                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        103614883                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2338291                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2027395                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           351250046                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          271597170                       # The number of ROB writes
system.switch_cpus2.timesIdled                2836714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               23266149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           93677445                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114930921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     93677445                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.624906                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.624906                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.380966                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.380966                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       563436818                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      173029912                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      125366820                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31308                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus3.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19349437                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15866418                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1899064                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8121850                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7567398                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1989629                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85602                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    184952998                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109947968                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19349437                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9557027                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24197189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5375093                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10031359                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11392642                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1885335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    222626883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.603900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.949517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       198429694     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2625418      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3040302      1.37%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1671429      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1912609      0.86%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1064589      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          721866      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1868380      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11292596      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    222626883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078690                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447135                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       183448559                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11564181                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23995609                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       190972                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3427560                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3141176                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        17779                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     134226982                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        88156                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3427560                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       183741909                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3981751                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6762679                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23903695                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       809287                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     134145679                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          195                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        207686                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       374199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    186455256                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    624568032                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    624568032                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159427909                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        27027347                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35545                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19976                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2166028                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12814496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6979522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       183610                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1549504                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         133947927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35645                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        126695969                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       178630                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16569038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38152190                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4328                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    222626883                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569096                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259844                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    169224786     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21493285      9.65%     85.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11544590      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7983264      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6973958      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3565138      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       867957      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       556792      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       417113      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    222626883                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          33634     12.32%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        116585     42.70%     55.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       122843     44.99%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    106050914     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1978641      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15526      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11720668      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6930220      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     126695969                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515245                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             273062                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    476470513                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    150553805                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    124586604                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     126969031                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       319138                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2250308                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          805                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1198                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       144234                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7762                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1194                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3427560                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3526512                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       138567                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    133983689                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        53598                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12814496                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6979522                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20001                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         97146                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1198                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1104593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1061669                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2166262                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    124821131                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11006524                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1874838                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            17935227                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17473028                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6928703                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507621                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             124588615                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            124586604                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         74048622                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        193893042                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506667                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381904                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93620985                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114861639                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19123318                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1910044                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    219199323                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524005                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342143                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    172273889     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21761188      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9119562      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5480883      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3792409      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2453210      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1269809      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1022846      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2025527      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    219199323                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93620985                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114861639                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17399476                       # Number of memory references committed
system.switch_cpus3.commit.loads             10564188                       # Number of loads committed
system.switch_cpus3.commit.membars              15624                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16438663                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103552402                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2336870                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2025527                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           351158116                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          271397541                       # The number of ROB writes
system.switch_cpus3.timesIdled                2834287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               23267623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93620985                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114861639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93620985                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.626489                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.626489                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380736                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380736                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       563077601                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      172923351                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      125278925                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31288                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus4.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19953092                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16326075                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1946939                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8186022                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7844458                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2061354                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        88766                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    192082256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             111617276                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19953092                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9905812                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23289076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5320741                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5346937                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11750901                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1948517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    224066726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.953281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       200777650     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1082940      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1720502      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2337168      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2401416      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2033356      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1136391      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1693462      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10883841      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    224066726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081145                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.453923                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       190109275                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7336717                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23246126                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        26514                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3348093                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3284761                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          364                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     136945797                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1928                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3348093                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       190628332                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1404196                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4726890                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         22759617                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1199595                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     136898193                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        176128                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       515939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    191040691                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    636870263                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    636870263                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    165641782                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25398901                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        33887                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        17599                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3564807                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12801563                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6946467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        81804                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1694939                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         136737777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        34003                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        129854485                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17913                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15099513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36185772                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1167                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    224066726                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579535                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270614                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    169089561     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22633267     10.10%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11450523      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8627369      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6779077      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2740667      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1726438      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       898798      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       121026      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    224066726                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          24557     11.39%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         79034     36.65%     48.04% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       112040     51.96%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    109211966     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1940358      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16281      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11761486      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6924394      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     129854485                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528090                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             215631                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    484009238                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    151871825                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    127913109                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     130070116                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       265298                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2040827                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          534                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       100748                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3348093                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1113879                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       117910                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    136771915                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        24022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12801563                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6946467                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        17606                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         99528                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          534                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1132344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1094844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2227188                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    128067881                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11068537                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1786602                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  135                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            17992666                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18198364                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6924129                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520824                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             127913348                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            127913109                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         73422536                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        197833886                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520195                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371132                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     96558178                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    118813883                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     17958046                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        32836                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1971558                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    220718633                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.538305                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386293                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    171947639     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     24185759     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9123830      4.13%     92.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4354760      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3684023      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2104923      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1827304      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       831507      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2658888      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    220718633                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     96558178                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     118813883                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              17606455                       # Number of memory references committed
system.switch_cpus4.commit.loads             10760736                       # Number of loads committed
system.switch_cpus4.commit.membars              16382                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17133033                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        107050013                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2446649                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2658888                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           354831011                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          276892016                       # The number of ROB writes
system.switch_cpus4.timesIdled                2909644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               21827780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           96558178                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            118813883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     96558178                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.546594                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.546594                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392681                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392681                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       576399326                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      178183784                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      126968388                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32806                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  24                       # Number of system calls
system.switch_cpus5.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18099391                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16155899                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1436955                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12022850                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        11805673                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1084843                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        43336                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191120392                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             102786642                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18099391                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     12890516                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             22911454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4719940                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4467331                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11561364                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1410254                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    221774061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       198862607     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3494507      1.58%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1760618      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3454003      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1106778      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3195715      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          503623      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          818654      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         8577556      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    221774061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073606                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418011                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       189246543                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6385194                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         22866079                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        18306                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3257935                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1714393                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        16950                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     114973382                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        32151                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3257935                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       189460229                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4005173                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1712966                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         22660109                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       677645                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     114811593                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         89386                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       520163                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    150456375                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    520307153                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    520307153                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    122056823                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        28399526                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        15396                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         7786                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1549731                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     20697762                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3366557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21388                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       766782                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         114215212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        15451                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        106956794                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        69433                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20576325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     42147654                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    221774061                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482278                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095199                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    174891573     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14731504      6.64%     85.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     15720135      7.09%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9109690      4.11%     96.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4690785      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1177072      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1393286      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        32394      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        27622      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    221774061                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         179263     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         72929     23.32%     80.64% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        60538     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     83874841     78.42%     78.42% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       837899      0.78%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7610      0.01%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     18898566     17.67%     96.88% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3337878      3.12%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     106956794                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.434970                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             312730                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002924                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    436069812                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    134807279                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    104251663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     107269524                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        85037                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4196735                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        83521                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3257935                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3216980                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        82646                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    114230737                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         7965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     20697762                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3366557                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         7785                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         38150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1749                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       968675                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       555585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1524260                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    105606185                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     18632043                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1350609                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   74                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21969747                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16056564                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3337704                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429478                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             104275450                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            104251663                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         63079859                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        137392332                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.423969                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.459122                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     83066078                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     93512474                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     20722475                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1427882                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    218516126                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427943                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297868                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    183704452     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     13673387      6.26%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8789098      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2765259      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4591670      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       895257      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       567200      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       519475      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3010328      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    218516126                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     83066078                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      93512474                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              19784056                       # Number of memory references committed
system.switch_cpus5.commit.loads             16501020                       # Number of loads committed
system.switch_cpus5.commit.membars               7658                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          14348981                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         81719340                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1168695                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3010328                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           329740435                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          231730442                       # The number of ROB writes
system.switch_cpus5.timesIdled                4258838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24120445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           83066078                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             93512474                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     83066078                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.960228                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.960228                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.337812                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.337812                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       490880557                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      135826048                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      122121961                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15332                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus6.numCycles               245894506                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19347591                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     15865558                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1897772                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8109378                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7563117                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1987697                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        85732                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184791914                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             109930429                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19347591                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9550814                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24189046                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5376345                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9971458                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11383279                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1883487                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    222400501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.604403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.950335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       198211455     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2623907      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3038112      1.37%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1669508      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1912260      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1063921      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          718988      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1870535      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11291815      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    222400501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078682                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447063                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       183291672                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11500163                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23986843                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       191459                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3430362                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3140575                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        17721                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     134201717                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        87710                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3430362                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183585791                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4142272                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6536641                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23894853                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       810580                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     134118819                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          195                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        209078                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       374143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    186408341                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    624424567                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    624424567                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    159319300                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        27089041                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35436                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19879                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2169722                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     12811980                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6976575                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       182878                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1547169                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         133921479                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        126638084                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       179485                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16621211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     38291552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    222400501                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569415                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260181                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    169029339     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     21474639      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11541336      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      7977977      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6970094      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3565894      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       868475      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       555830      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       416917      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    222400501                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34102     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        116451     42.63%     55.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       122630     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    106003986     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1977813      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        15516      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     11714042      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6926727      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     126638084                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515010                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             273183                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002157                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    476129337                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    150579418                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    124528424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     126911267                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       318944                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2255010                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          760                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1198                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       145944                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         7756                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1142                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3430362                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3679737                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       141139                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    133957134                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        53174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     12811980                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6976575                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19901                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         99231                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1198                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1101975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1063531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2165506                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    124764701                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11001409                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1873383                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            17926631                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17463834                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6925222                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507391                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             124530481                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            124528424                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         74016145                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        193819360                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506430                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381882                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     93557210                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    114783338                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19175113                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        31298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1908650                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    218970139                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524196                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342351                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    172075935     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     21745447      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9116434      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5478282      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3786992      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2451359      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1269304      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1021498      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2024888      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    218970139                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     93557210                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     114783338                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17387601                       # Number of memory references committed
system.switch_cpus6.commit.loads             10556970                       # Number of loads committed
system.switch_cpus6.commit.membars              15614                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16427423                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        103481859                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2335285                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2024888                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           350903065                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          271347336                       # The number of ROB writes
system.switch_cpus6.timesIdled                2832680                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               23494005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           93557210                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            114783338                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     93557210                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628280                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628280                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380477                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380477                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       562812272                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      172840413                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      125252743                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         31270                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus7.numCycles               245894500                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19033235                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15564617                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1860463                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8073032                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7532768                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1959526                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        82824                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    184863178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             107942323                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19033235                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9492294                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             22637363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5382542                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5048337                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         11365491                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1873608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    216030290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.959103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       193392927     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1229139      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1944053      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3079598      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1284928      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1447455      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1521438      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          994301      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11136451      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    216030290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077404                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.438978                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       183174996                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6750180                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         22566993                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        57183                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3480936                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3121531                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          451                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     131832945                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2913                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3480936                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       183444194                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1746983                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4219913                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         22358284                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       779978                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     131752676                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        20505                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        227467                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       289547                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        36404                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    182910976                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    612900741                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    612900741                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    156361833                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26548978                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        33671                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18549                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2357219                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12565265                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6750023                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       204832                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1536589                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         131574631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        33770                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        124629203                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       154973                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16478035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36651684                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3280                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    216030290                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.576906                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268918                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    163449859     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21117235      9.78%     85.44% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11549947      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7862214      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7344505      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2121029      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1640167      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       561407      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       383927      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    216030290                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          29075     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         88799     38.46%     51.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       112989     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    104407399     83.77%     83.77% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1966913      1.58%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15118      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11523394      9.25%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6716379      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     124629203                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.506840                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             230863                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001852                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    465674532                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    148087800                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    122636201                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     124860066                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       377294                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2245374                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          325                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1390                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       189607                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7774                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3480936                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1120649                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       113217                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    131608533                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        51024                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12565265                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6750023                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18540                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         83994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1390                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1089305                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1058078                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2147383                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    122863659                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10838929                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1765544                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17553681                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17297662                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6714752                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499660                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             122637071                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            122636201                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71705197                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        187305096                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.498735                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382826                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     91846205                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    112579893                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19028807                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30490                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1899768                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    212549354                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529665                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.382715                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    166843455     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22133380     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8620312      4.06%     92.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4641916      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3478529      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1941775      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1196057      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1070632      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2623298      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    212549354                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     91846205                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     112579893                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16880287                       # Number of memory references committed
system.switch_cpus7.commit.loads             10319882                       # Number of loads committed
system.switch_cpus7.commit.membars              15212                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16160331                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        101442906                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2287033                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2623298                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341534145                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          266698650                       # The number of ROB writes
system.switch_cpus7.timesIdled                2984616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               29864210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           91846205                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            112579893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     91846205                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.677242                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.677242                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373519                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373519                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       554073348                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      169997335                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      122960416                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30462                       # number of misc regfile writes
system.l20.replacements                          6123                       # number of replacements
system.l20.tagsinuse                      4095.175149                       # Cycle average of tags in use
system.l20.total_refs                          287160                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10215                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.111601                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          121.100751                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    18.468945                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2210.536867                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1745.068586                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.029566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004509                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.539682                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.426042                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        29053                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29055                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9229                       # number of Writeback hits
system.l20.Writeback_hits::total                 9229                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          206                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  206                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        29259                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        29259                       # number of overall hits
system.l20.overall_hits::total                  29261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6086                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6123                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6086                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6123                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6086                       # number of overall misses
system.l20.overall_misses::total                 6123                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     50674106                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2762680117                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2813354223                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     50674106                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2762680117                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2813354223                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     50674106                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2762680117                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2813354223                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        35139                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              35178                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9229                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9229                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          206                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              206                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        35345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               35384                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        35345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              35384                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.173198                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.174058                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.172188                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.173044                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.172188                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.173044                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453940.209826                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 459473.170505                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453940.209826                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 459473.170505                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1369570.432432                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453940.209826                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 459473.170505                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3584                       # number of writebacks
system.l20.writebacks::total                     3584                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6086                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6123                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6086                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6123                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6086                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6123                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2325461114                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2373478373                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2325461114                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2373478373                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     48017259                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2325461114                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2373478373                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.173198                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.174058                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.172188                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.173044                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.172188                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.173044                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382100.084456                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 387633.247264                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382100.084456                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 387633.247264                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1297763.756757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382100.084456                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 387633.247264                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14003                       # number of replacements
system.l21.tagsinuse                      4095.803513                       # Cycle average of tags in use
system.l21.total_refs                          219471                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18099                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.126140                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           52.302603                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.404554                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2923.310285                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1112.786071                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012769                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001808                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.713699                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.271676                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        37975                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37976                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6595                       # number of Writeback hits
system.l21.Writeback_hits::total                 6595                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           69                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        38044                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38045                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        38044                       # number of overall hits
system.l21.overall_hits::total                  38045                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        13970                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14003                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        13970                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14003                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        13970                       # number of overall misses
system.l21.overall_misses::total                14003                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     23070149                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6429681201                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6452751350                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     23070149                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6429681201                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6452751350                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     23070149                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6429681201                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6452751350                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        51945                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              51979                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6595                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6595                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           69                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52014                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52048                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52014                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52048                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.268938                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.269397                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.268582                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.269040                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.268582                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.269040                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 699095.424242                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 460249.191195                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 460812.065272                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 699095.424242                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 460249.191195                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 460812.065272                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 699095.424242                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 460249.191195                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 460812.065272                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2104                       # number of writebacks
system.l21.writebacks::total                     2104                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        13970                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14003                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        13970                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14003                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        13970                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14003                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     20689539                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5424969584                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5445659123                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     20689539                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5424969584                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5445659123                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     20689539                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5424969584                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5445659123                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.268938                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.269397                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.268582                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.269040                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.268582                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.269040                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 626955.727273                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 388329.963064                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 388892.317575                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 626955.727273                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 388329.963064                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 388892.317575                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 626955.727273                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 388329.963064                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 388892.317575                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         13044                       # number of replacements
system.l22.tagsinuse                      4095.464561                       # Cycle average of tags in use
system.l22.total_refs                          401201                       # Total number of references to valid blocks.
system.l22.sampled_refs                         17138                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.410025                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           85.318874                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.848552                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2731.254743                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1270.042393                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020830                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002160                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.666810                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.310069                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        39232                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39233                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           22231                       # number of Writeback hits
system.l22.Writeback_hits::total                22231                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          147                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        39379                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39380                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        39379                       # number of overall hits
system.l22.overall_hits::total                  39380                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13000                       # number of ReadReq misses
system.l22.ReadReq_misses::total                13036                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            6                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13006                       # number of demand (read+write) misses
system.l22.demand_misses::total                 13042                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13006                       # number of overall misses
system.l22.overall_misses::total                13042                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30184915                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6430276752                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6460461667                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      2901477                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      2901477                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30184915                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6433178229                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6463363144                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30184915                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6433178229                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6463363144                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52232                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52269                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        22231                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            22231                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          153                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52385                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52422                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52385                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52422                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.248890                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.249402                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.039216                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.039216                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.248277                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.248789                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.248277                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.248789                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 838469.861111                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 494636.673231                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 495586.197223                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 483579.500000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 483579.500000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 838469.861111                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 494631.572274                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 495580.673516                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 838469.861111                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 494631.572274                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 495580.673516                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                7936                       # number of writebacks
system.l22.writebacks::total                     7936                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13000                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           13036                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            6                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13006                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            13042                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13006                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           13042                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27600115                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5496565753                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5524165868                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      2470677                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      2470677                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27600115                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5499036430                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5526636545                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27600115                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5499036430                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5526636545                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.248890                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.249402                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.039216                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.039216                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.248277                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.248789                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.248277                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.248789                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 766669.861111                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 422812.750231                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 423762.340288                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 411779.500000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 411779.500000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 766669.861111                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 422807.660311                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 423756.827557                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 766669.861111                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 422807.660311                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 423756.827557                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13012                       # number of replacements
system.l23.tagsinuse                      4095.474775                       # Cycle average of tags in use
system.l23.total_refs                          401176                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17106                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.452356                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           85.342675                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.376102                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2730.228590                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1271.527408                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020836                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002045                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.666560                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.310431                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        39201                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  39202                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22236                       # number of Writeback hits
system.l23.Writeback_hits::total                22236                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          147                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        39348                       # number of demand (read+write) hits
system.l23.demand_hits::total                   39349                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        39348                       # number of overall hits
system.l23.overall_hits::total                  39349                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12970                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13005                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12976                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13011                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12976                       # number of overall misses
system.l23.overall_misses::total                13011                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27192720                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6497436832                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6524629552                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3960813                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3960813                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27192720                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6501397645                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6528590365                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27192720                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6501397645                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6528590365                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52171                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52207                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22236                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22236                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          153                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52324                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52360                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52324                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52360                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.248606                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.249105                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.039216                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.039216                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.247993                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.248491                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.247993                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.248491                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 776934.857143                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 500958.892213                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 501701.618762                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 660135.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 660135.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 776934.857143                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 501032.494220                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 501774.680271                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 776934.857143                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 501032.494220                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 501774.680271                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7907                       # number of writebacks
system.l23.writebacks::total                     7907                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12970                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13005                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12976                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13011                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12976                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13011                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     24678131                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5565450405                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5590128536                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3529763                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3529763                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     24678131                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5568980168                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5593658299                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     24678131                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5568980168                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5593658299                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.248606                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.249105                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.039216                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.039216                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.247993                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.248491                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.247993                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.248491                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 705089.457143                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 429101.804549                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 429844.562553                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 588293.833333                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 588293.833333                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 705089.457143                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 429175.413687                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 429917.631158                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 705089.457143                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 429175.413687                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 429917.631158                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          8219                       # number of replacements
system.l24.tagsinuse                      4095.380211                       # Cycle average of tags in use
system.l24.total_refs                          301945                       # Total number of references to valid blocks.
system.l24.sampled_refs                         12315                       # Sample count of references to valid blocks.
system.l24.avg_refs                         24.518473                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.613859                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.017416                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2461.778030                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1540.970906                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019193                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003422                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.601020                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.376214                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        31199                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  31201                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9680                       # number of Writeback hits
system.l24.Writeback_hits::total                 9680                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          145                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  145                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        31344                       # number of demand (read+write) hits
system.l24.demand_hits::total                   31346                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        31344                       # number of overall hits
system.l24.overall_hits::total                  31346                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         8176                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 8219                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         8176                       # number of demand (read+write) misses
system.l24.demand_misses::total                  8219                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         8176                       # number of overall misses
system.l24.overall_misses::total                 8219                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     38119300                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   3824757790                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     3862877090                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     38119300                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   3824757790                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      3862877090                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     38119300                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   3824757790                       # number of overall miss cycles
system.l24.overall_miss_latency::total     3862877090                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           45                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        39375                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              39420                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9680                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9680                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          145                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              145                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           45                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        39520                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               39565                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           45                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        39520                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              39565                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.207644                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.208498                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.206883                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.207734                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.206883                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.207734                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 886495.348837                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 467803.056507                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 469993.562477                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 886495.348837                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 467803.056507                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 469993.562477                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 886495.348837                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 467803.056507                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 469993.562477                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4322                       # number of writebacks
system.l24.writebacks::total                     4322                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         8175                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            8218                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         8175                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             8218                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         8175                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            8218                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     35029531                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3236832755                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3271862286                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     35029531                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3236832755                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3271862286                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     35029531                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3236832755                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3271862286                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.207619                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.208473                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.206857                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.207709                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.206857                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.207709                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 814640.255814                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 395942.844648                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 398133.643952                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 814640.255814                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 395942.844648                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 398133.643952                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 814640.255814                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 395942.844648                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 398133.643952                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         14023                       # number of replacements
system.l25.tagsinuse                      4095.809276                       # Cycle average of tags in use
system.l25.total_refs                          219604                       # Total number of references to valid blocks.
system.l25.sampled_refs                         18119                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.120095                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           52.297848                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.020767                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2925.257345                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1111.233316                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012768                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001714                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.714174                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.271297                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        38083                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  38084                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            6620                       # number of Writeback hits
system.l25.Writeback_hits::total                 6620                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           69                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   69                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        38152                       # number of demand (read+write) hits
system.l25.demand_hits::total                   38153                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        38152                       # number of overall hits
system.l25.overall_hits::total                  38153                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        13988                       # number of ReadReq misses
system.l25.ReadReq_misses::total                14023                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        13988                       # number of demand (read+write) misses
system.l25.demand_misses::total                 14023                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        13988                       # number of overall misses
system.l25.overall_misses::total                14023                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     21598976                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6092751495                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6114350471                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     21598976                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6092751495                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6114350471                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     21598976                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6092751495                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6114350471                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        52071                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              52107                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         6620                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             6620                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           69                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        52140                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               52176                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        52140                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              52176                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.268633                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.269119                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.268278                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.268763                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.268278                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.268763                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 617113.600000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 435569.880969                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 436022.995864                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 617113.600000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 435569.880969                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 436022.995864                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 617113.600000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 435569.880969                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 436022.995864                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2101                       # number of writebacks
system.l25.writebacks::total                     2101                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        13988                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           14023                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        13988                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            14023                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        13988                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           14023                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     19085976                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5087994785                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5107080761                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     19085976                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5087994785                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5107080761                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     19085976                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5087994785                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5107080761                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.268633                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.269119                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.268278                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.268763                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.268278                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.268763                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 545313.600000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 363739.976051                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 364193.165585                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 545313.600000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 363739.976051                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 364193.165585                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 545313.600000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 363739.976051                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 364193.165585                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         13119                       # number of replacements
system.l26.tagsinuse                      4095.482504                       # Cycle average of tags in use
system.l26.total_refs                          401217                       # Total number of references to valid blocks.
system.l26.sampled_refs                         17213                       # Sample count of references to valid blocks.
system.l26.avg_refs                         23.308953                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           85.408269                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     9.247875                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2737.751300                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1263.075059                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020852                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002258                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.668396                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.308368                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        39277                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  39278                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           22201                       # number of Writeback hits
system.l26.Writeback_hits::total                22201                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          147                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  147                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        39424                       # number of demand (read+write) hits
system.l26.demand_hits::total                   39425                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        39424                       # number of overall hits
system.l26.overall_hits::total                  39425                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13073                       # number of ReadReq misses
system.l26.ReadReq_misses::total                13112                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            6                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13079                       # number of demand (read+write) misses
system.l26.demand_misses::total                 13118                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13079                       # number of overall misses
system.l26.overall_misses::total                13118                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     32417660                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6610062977                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6642480637                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      3740969                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      3740969                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     32417660                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6613803946                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6646221606                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     32417660                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6613803946                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6646221606                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        52350                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              52390                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        22201                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            22201                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          153                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        52503                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               52543                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        52503                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              52543                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.249723                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.250277                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.039216                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.039216                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.249110                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.249662                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.249110                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.249662                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 831222.051282                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 505627.092251                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 506595.533633                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 623494.833333                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 623494.833333                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 831222.051282                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 505681.164156                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 506649.001830                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 831222.051282                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 505681.164156                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 506649.001830                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                7923                       # number of writebacks
system.l26.writebacks::total                     7923                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13073                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           13112                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            6                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13079                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            13118                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13079                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           13118                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29616168                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5670663813                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5700279981                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      3310169                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      3310169                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29616168                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5673973982                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5703590150                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29616168                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5673973982                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5703590150                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.249723                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.250277                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.039216                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.039216                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.249110                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.249662                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.249110                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.249662                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 759388.923077                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 433769.128203                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 434737.643456                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 551694.833333                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 551694.833333                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 759388.923077                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 433823.226699                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 434791.138131                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 759388.923077                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 433823.226699                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 434791.138131                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         22185                       # number of replacements
system.l27.tagsinuse                      4095.574623                       # Cycle average of tags in use
system.l27.total_refs                          376928                       # Total number of references to valid blocks.
system.l27.sampled_refs                         26281                       # Sample count of references to valid blocks.
system.l27.avg_refs                         14.342224                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.276208                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    11.720047                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2592.199328                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1454.379040                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009101                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002861                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.632861                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.355073                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        44543                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  44544                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           13492                       # number of Writeback hits
system.l27.Writeback_hits::total                13492                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          123                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  123                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        44666                       # number of demand (read+write) hits
system.l27.demand_hits::total                   44667                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        44666                       # number of overall hits
system.l27.overall_hits::total                  44667                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        22142                       # number of ReadReq misses
system.l27.ReadReq_misses::total                22181                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        22143                       # number of demand (read+write) misses
system.l27.demand_misses::total                 22182                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        22143                       # number of overall misses
system.l27.overall_misses::total                22182                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     44223851                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  11339622160                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    11383846011                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       475979                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       475979                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     44223851                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  11340098139                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     11384321990                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     44223851                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  11340098139                       # number of overall miss cycles
system.l27.overall_miss_latency::total    11384321990                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        66685                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              66725                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        13492                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            13492                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          124                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              124                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        66809                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               66849                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        66809                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              66849                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.332039                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.332424                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.008065                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.008065                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.331437                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.331822                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.331437                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.331822                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1133944.897436                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 512131.792973                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 513225.103061                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       475979                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       475979                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1133944.897436                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 512130.160276                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 513223.423947                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1133944.897436                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 512130.160276                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 513223.423947                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4030                       # number of writebacks
system.l27.writebacks::total                     4030                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        22142                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           22181                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        22143                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            22182                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        22143                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           22182                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     41422858                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   9749449718                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   9790872576                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       404179                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       404179                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     41422858                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   9749853897                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   9791276755                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     41422858                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   9749853897                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   9791276755                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.332039                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.332424                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.008065                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.008065                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.331437                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.331822                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.331437                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.331822                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1062124.564103                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 440314.773643                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 441408.077905                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       404179                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       404179                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1062124.564103                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 440313.141715                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 441406.399558                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1062124.564103                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 440313.141715                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 441406.399558                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               493.581856                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011916982                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2048414.943320                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.581856                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061830                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.790997                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11908882                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11908882                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11908882                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11908882                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11908882                       # number of overall hits
system.cpu0.icache.overall_hits::total       11908882                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     80166869                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     80166869                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     80166869                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     80166869                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11908941                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11908941                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11908941                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11908941                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11908941                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11908941                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1358760.491525                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1358760.491525                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1358760.491525                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       211139                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs       211139                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     51125820                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     51125820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     51125820                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1310918.461538                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1310918.461538                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 35345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163371013                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 35601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4588.944496                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.474313                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.525687                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.912009                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.087991                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9506523                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9506523                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7062516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7062516                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18398                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18398                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17181                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16569039                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16569039                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16569039                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16569039                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        90889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        90889                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2103                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2103                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        92992                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         92992                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        92992                       # number of overall misses
system.cpu0.dcache.overall_misses::total        92992                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12385818624                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12385818624                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    135124082                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    135124082                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12520942706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12520942706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12520942706                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12520942706                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9597412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9597412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7064619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17181                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16662031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16662031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16662031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16662031                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009470                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009470                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000298                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005581                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 136274.121445                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 136274.121445                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 64253.010937                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64253.010937                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134645.374935                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134645.374935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134645.374935                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134645.374935                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         8556                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets         4278                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9229                       # number of writebacks
system.cpu0.dcache.writebacks::total             9229                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        55750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        55750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        57647                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        57647                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        57647                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        57647                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        35139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35139                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        35345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        35345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        35345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        35345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4704076401                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4704076401                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     15064889                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15064889                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4719141290                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4719141290                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4719141290                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4719141290                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 133870.525655                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 133870.525655                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 73130.529126                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 73130.529126                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133516.516905                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133516.516905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133516.516905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133516.516905                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               557.871230                       # Cycle average of tags in use
system.cpu1.icache.total_refs               928250278                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1654635.076649                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.702518                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.168712                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.052408                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841617                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894024                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11522833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11522833                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11522833                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11522833                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11522833                       # number of overall hits
system.cpu1.icache.overall_hits::total       11522833                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     26999078                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     26999078                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     26999078                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     26999078                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     26999078                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     26999078                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11522876                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11522876                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11522876                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11522876                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11522876                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11522876                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 627885.534884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 627885.534884                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 627885.534884                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 627885.534884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 627885.534884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 627885.534884                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     23457205                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     23457205                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     23457205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     23457205                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     23457205                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     23457205                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 689917.794118                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 689917.794118                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 689917.794118                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 689917.794118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 689917.794118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 689917.794118                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52014                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               222913540                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52270                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4264.655443                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.869216                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.130784                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.788552                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.211448                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     16965522                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16965522                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3254348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3254348                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7686                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7686                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7637                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7637                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20219870                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20219870                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20219870                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20219870                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       179110                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       179110                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          336                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       179446                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        179446                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       179446                       # number of overall misses
system.cpu1.dcache.overall_misses::total       179446                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  43188038312                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43188038312                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29092806                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29092806                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  43217131118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  43217131118                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  43217131118                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  43217131118                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17144632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17144632                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3254684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3254684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7637                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7637                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20399316                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20399316                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20399316                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20399316                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010447                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010447                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000103                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008797                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008797                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008797                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008797                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 241125.779197                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 241125.779197                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86585.732143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86585.732143                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240836.413840                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240836.413840                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240836.413840                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240836.413840                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6595                       # number of writebacks
system.cpu1.dcache.writebacks::total             6595                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       127165                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       127165                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          267                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       127432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       127432                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       127432                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       127432                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51945                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51945                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52014                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52014                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9033858951                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9033858951                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4520501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4520501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9038379452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9038379452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9038379452                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9038379452                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003030                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003030                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002550                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002550                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002550                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173912.002137                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 173912.002137                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65514.507246                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65514.507246                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 173768.205714                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 173768.205714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 173768.205714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 173768.205714                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.308628                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009619767                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1945317.470135                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.308628                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058187                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830623                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11400022                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11400022                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11400022                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11400022                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11400022                       # number of overall hits
system.cpu2.icache.overall_hits::total       11400022                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45226183                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45226183                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45226183                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45226183                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45226183                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45226183                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11400070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11400070                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11400070                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11400070                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11400070                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11400070                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 942212.145833                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 942212.145833                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 942212.145833                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 942212.145833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 942212.145833                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 942212.145833                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30549635                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30549635                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30549635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30549635                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30549635                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30549635                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 825665.810811                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 825665.810811                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 825665.810811                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 825665.810811                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 825665.810811                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 825665.810811                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52385                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171379241                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 52641                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3255.622823                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.631833                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.368167                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912624                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087376                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8039637                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8039637                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6800520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6800520                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17052                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17052                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15654                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15654                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14840157                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14840157                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14840157                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14840157                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       179317                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       179317                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5342                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5342                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       184659                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        184659                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       184659                       # number of overall misses
system.cpu2.dcache.overall_misses::total       184659                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  41793996349                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41793996349                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2162699386                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2162699386                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  43956695735                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  43956695735                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  43956695735                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  43956695735                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8218954                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8218954                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6805862                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6805862                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15654                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15024816                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15024816                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15024816                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15024816                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021817                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021817                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000785                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000785                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012290                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012290                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012290                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012290                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 233073.252112                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 233073.252112                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 404848.256458                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 404848.256458                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 238042.531017                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 238042.531017                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 238042.531017                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 238042.531017                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     14863271                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             81                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 183497.172840                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22231                       # number of writebacks
system.cpu2.dcache.writebacks::total            22231                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       127085                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       127085                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5189                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5189                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       132274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       132274                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       132274                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       132274                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52232                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52232                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          153                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52385                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52385                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52385                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52385                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9114241586                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9114241586                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     12523468                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     12523468                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9126765054                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9126765054                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9126765054                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9126765054                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003487                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003487                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003487                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003487                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 174495.358899                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 174495.358899                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 81852.732026                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81852.732026                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 174224.779116                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 174224.779116                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 174224.779116                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 174224.779116                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.339381                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1009612337                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1949058.565637                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.339381                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056634                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829070                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11392592                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11392592                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11392592                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11392592                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11392592                       # number of overall hits
system.cpu3.icache.overall_hits::total       11392592                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     33106550                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     33106550                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     33106550                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     33106550                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     33106550                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     33106550                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11392642                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11392642                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11392642                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11392642                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11392642                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11392642                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       662131                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       662131                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       662131                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       662131                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       662131                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       662131                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     27563417                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27563417                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     27563417                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27563417                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     27563417                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27563417                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 765650.472222                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 765650.472222                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 765650.472222                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 765650.472222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 765650.472222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 765650.472222                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52324                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               171369149                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52580                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3259.207855                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.582943                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.417057                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912433                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087567                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8033773                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8033773                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6796395                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6796395                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16959                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16959                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15644                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15644                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14830168                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14830168                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14830168                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14830168                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       179399                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       179399                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5376                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5376                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       184775                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        184775                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       184775                       # number of overall misses
system.cpu3.dcache.overall_misses::total       184775                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  41988272006                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  41988272006                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2129871338                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2129871338                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  44118143344                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44118143344                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  44118143344                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44118143344                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8213172                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8213172                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6801771                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6801771                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15644                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15644                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15014943                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15014943                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15014943                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15014943                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021843                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021843                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000790                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000790                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012306                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012306                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012306                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012306                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 234049.643565                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 234049.643565                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 396181.424479                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 396181.424479                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238766.842614                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238766.842614                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238766.842614                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238766.842614                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     13543515                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 169293.937500                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22236                       # number of writebacks
system.cpu3.dcache.writebacks::total            22236                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       127228                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       127228                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5223                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5223                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       132451                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       132451                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       132451                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       132451                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52171                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52171                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          153                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52324                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52324                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52324                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52324                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9179185059                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9179185059                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     13549727                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13549727                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9192734786                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9192734786                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9192734786                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9192734786                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006352                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006352                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003485                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003485                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003485                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003485                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 175944.203849                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 175944.203849                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 88560.307190                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88560.307190                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 175688.685613                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 175688.685613                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 175688.685613                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 175688.685613                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.880896                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1008663311                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1939737.136538                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    43.880896                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.070322                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831540                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11750840                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11750840                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11750840                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11750840                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11750840                       # number of overall hits
system.cpu4.icache.overall_hits::total       11750840                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           61                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           61                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           61                       # number of overall misses
system.cpu4.icache.overall_misses::total           61                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46074835                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46074835                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46074835                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46074835                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46074835                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46074835                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11750901                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11750901                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11750901                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11750901                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11750901                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11750901                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 755325.163934                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 755325.163934                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 755325.163934                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 755325.163934                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 755325.163934                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 755325.163934                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           16                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           16                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           45                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           45                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     38640180                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     38640180                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     38640180                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     38640180                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     38640180                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     38640180                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 858670.666667                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 858670.666667                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 858670.666667                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 858670.666667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 858670.666667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 858670.666667                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 39520                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               165564788                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 39776                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4162.429304                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.539879                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.460121                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912265                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087735                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8091953                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8091953                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6813358                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6813358                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17476                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17476                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16403                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16403                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     14905311                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14905311                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     14905311                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14905311                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       126537                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       126537                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          847                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          847                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       127384                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        127384                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       127384                       # number of overall misses
system.cpu4.dcache.overall_misses::total       127384                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  23909246693                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  23909246693                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     71402180                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     71402180                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  23980648873                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  23980648873                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  23980648873                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  23980648873                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8218490                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8218490                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6814205                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6814205                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16403                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16403                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15032695                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15032695                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15032695                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15032695                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015397                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015397                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000124                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008474                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008474                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008474                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008474                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 188950.636517                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 188950.636517                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84300.094451                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84300.094451                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 188254.795524                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 188254.795524                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 188254.795524                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 188254.795524                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9680                       # number of writebacks
system.cpu4.dcache.writebacks::total             9680                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        87162                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        87162                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          702                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          702                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        87864                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        87864                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        87864                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        87864                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        39375                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        39375                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          145                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        39520                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        39520                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        39520                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        39520                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5926046450                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5926046450                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9359256                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9359256                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5935405706                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5935405706                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5935405706                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5935405706                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004791                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002629                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002629                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002629                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002629                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 150502.766984                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 150502.766984                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64546.593103                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64546.593103                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 150187.391346                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 150187.391346                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 150187.391346                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 150187.391346                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.523205                       # Cycle average of tags in use
system.cpu5.icache.total_refs               928288764                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1648825.513321                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.272505                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.250700                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.054924                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841748                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896672                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11561319                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11561319                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11561319                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11561319                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11561319                       # number of overall hits
system.cpu5.icache.overall_hits::total       11561319                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     24668812                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     24668812                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     24668812                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     24668812                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     24668812                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     24668812                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11561364                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11561364                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11561364                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11561364                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11561364                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11561364                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 548195.822222                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 548195.822222                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 548195.822222                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 548195.822222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 548195.822222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 548195.822222                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     21976949                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     21976949                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     21976949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     21976949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     21976949                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     21976949                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 610470.805556                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 610470.805556                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 610470.805556                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 610470.805556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 610470.805556                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 610470.805556                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 52140                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               222978948                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 52396                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4255.648294                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.503107                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.496893                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.791028                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.208972                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     17018024                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       17018024                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3267197                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3267197                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         7714                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         7714                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7666                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7666                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     20285221                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20285221                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     20285221                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20285221                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       179297                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       179297                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          336                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          336                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       179633                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        179633                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       179633                       # number of overall misses
system.cpu5.dcache.overall_misses::total       179633                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  41154256498                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  41154256498                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29199358                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29199358                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  41183455856                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  41183455856                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  41183455856                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  41183455856                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     17197321                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     17197321                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3267533                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3267533                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         7714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         7714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7666                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7666                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     20464854                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20464854                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     20464854                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20464854                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010426                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010426                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000103                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008778                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008778                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008778                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008778                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 229531.205196                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 229531.205196                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86902.851190                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86902.851190                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229264.421660                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229264.421660                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229264.421660                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229264.421660                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6620                       # number of writebacks
system.cpu5.dcache.writebacks::total             6620                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       127226                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       127226                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          267                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       127493                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       127493                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       127493                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       127493                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        52071                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        52071                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        52140                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        52140                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        52140                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        52140                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8703852660                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8703852660                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4526010                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4526010                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8708378670                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8708378670                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8708378670                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8708378670                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003028                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002548                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002548                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 167153.553033                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 167153.553033                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65594.347826                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65594.347826                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 167019.153625                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 167019.153625                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 167019.153625                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 167019.153625                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               519.510200                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1009602968                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1934105.302682                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.440244                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   481.069955                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061603                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.770945                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.832548                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11383223                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11383223                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11383223                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11383223                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11383223                       # number of overall hits
system.cpu6.icache.overall_hits::total       11383223                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     39995823                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     39995823                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     39995823                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     39995823                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     39995823                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     39995823                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11383279                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11383279                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11383279                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11383279                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11383279                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11383279                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 714211.125000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 714211.125000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 714211.125000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 714211.125000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 714211.125000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 714211.125000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32842856                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32842856                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32842856                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32842856                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32842856                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32842856                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 821071.400000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 821071.400000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 821071.400000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 821071.400000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 821071.400000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 821071.400000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 52503                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               171361239                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 52759                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3248.000133                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.580917                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.419083                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.912425                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.087575                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8030423                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8030423                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6791826                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6791826                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        16977                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        16977                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        15635                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        15635                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     14822249                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        14822249                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     14822249                       # number of overall hits
system.cpu6.dcache.overall_hits::total       14822249                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       179587                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       179587                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5310                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5310                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       184897                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        184897                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       184897                       # number of overall misses
system.cpu6.dcache.overall_misses::total       184897                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  42286474833                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  42286474833                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2067675579                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2067675579                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  44354150412                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  44354150412                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  44354150412                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  44354150412                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8210010                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8210010                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6797136                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6797136                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        16977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        16977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        15635                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15635                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15007146                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15007146                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15007146                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15007146                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021874                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021874                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000781                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000781                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012321                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012321                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012321                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012321                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 235465.121824                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 235465.121824                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 389392.764407                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 389392.764407                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 239885.722386                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 239885.722386                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 239885.722386                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 239885.722386                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     13486397                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 160552.345238                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22201                       # number of writebacks
system.cpu6.dcache.writebacks::total            22201                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       127237                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       127237                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5157                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5157                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       132394                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       132394                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       132394                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       132394                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        52350                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        52350                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          153                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        52503                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        52503                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        52503                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        52503                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9297766297                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9297766297                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13303275                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13303275                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9311069572                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9311069572                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9311069572                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9311069572                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006376                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006376                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003499                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003499                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 177607.761165                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 177607.761165                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 86949.509804                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 86949.509804                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 177343.572215                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 177343.572215                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 177343.572215                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 177343.572215                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               527.927390                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1014033109                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1913270.016981                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.846391                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   489.081000                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.062254                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783784                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.846037                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11365428                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11365428                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11365428                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11365428                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11365428                       # number of overall hits
system.cpu7.icache.overall_hits::total       11365428                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           63                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           63                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           63                       # number of overall misses
system.cpu7.icache.overall_misses::total           63                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     68027290                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     68027290                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     68027290                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     68027290                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     68027290                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     68027290                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11365491                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11365491                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11365491                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11365491                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11365491                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11365491                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000006                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1079798.253968                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1079798.253968                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1079798.253968                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1079798.253968                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1079798.253968                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1079798.253968                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           23                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           23                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     44629311                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     44629311                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     44629311                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     44629311                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     44629311                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     44629311                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1115732.775000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1115732.775000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1115732.775000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1115732.775000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1115732.775000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1115732.775000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 66809                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               179827875                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 67065                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2681.396779                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.068621                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.931379                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914331                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085669                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7880002                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7880002                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6528883                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6528883                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18351                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18351                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15231                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15231                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14408885                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14408885                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14408885                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14408885                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       172006                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       172006                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          750                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          750                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       172756                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        172756                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       172756                       # number of overall misses
system.cpu7.dcache.overall_misses::total       172756                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  39141107691                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  39141107691                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     66653521                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     66653521                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  39207761212                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  39207761212                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  39207761212                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  39207761212                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8052008                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8052008                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6529633                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6529633                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18351                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15231                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15231                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14581641                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14581641                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14581641                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14581641                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021362                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021362                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011848                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011848                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011848                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011848                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 227556.641576                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 227556.641576                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 88871.361333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 88871.361333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 226954.555628                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 226954.555628                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 226954.555628                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 226954.555628                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13492                       # number of writebacks
system.cpu7.dcache.writebacks::total            13492                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       105321                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       105321                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          626                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          626                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       105947                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       105947                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       105947                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       105947                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        66685                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        66685                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          124                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        66809                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        66809                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        66809                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        66809                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  14449567621                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  14449567621                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8473813                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8473813                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  14458041434                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  14458041434                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  14458041434                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  14458041434                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008282                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008282                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004582                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004582                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004582                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004582                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 216683.926235                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 216683.926235                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68337.201613                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68337.201613                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 216408.589172                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 216408.589172                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 216408.589172                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 216408.589172                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
