#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 24 15:59:46 2019
# Process ID: 3864
# Current directory: C:/Docs/gyro_tester_zedboard_code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2204 C:\Docs\gyro_tester_zedboard_code\gyro_tester.xpr
# Log file: C:/Docs/gyro_tester_zedboard_code/vivado.log
# Journal file: C:/Docs/gyro_tester_zedboard_code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Docs/gyro_tester_zedboard_code/gyro_tester.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Docs/gyro_tester_zedboard_code/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd}
create_peripheral xilinx.com user Handler 1.0 -dir C:/Docs/gyro_tester_zedboard_code/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Handler:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Handler:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Handler:1.0]
set_property  ip_repo_paths  {C:/Docs/gyro_tester_zedboard_code/../ip_repo/Handler_1.0 C:/Docs/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_Handler_v1_0 -directory C:/Docs/gyro_tester_zedboard_code/../ip_repo c:/Docs/ip_repo/Handler_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Docs/ip_repo/Handler_1.0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Handler:1.0 Handler_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Handler_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Handler_0/S00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Handler_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Handler_0/S00_AXI]
delete_bd_objs [get_bd_cells Handler_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Handler:1.0 Handler_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/Handler_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins Handler_0/S00_AXI]
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /axi_dma_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /rst_ps7_0_100M]
set_property LOCK_UPGRADE 1 [get_bd_cells /xlconcat_0]
report_ip_status -name ip_status 
report_ip_status -name ip_status 
save_bd_design
