SlaveReadFrom3Reg_AXISlave_ReadFrom_1_0.v,verilog,xil_defaultlib,../../../bd/SlaveReadFrom3Reg/ip/SlaveReadFrom3Reg_AXISlave_ReadFrom_1_0/sim/SlaveReadFrom3Reg_AXISlave_ReadFrom_1_0.v,
SlaveReadFrom3Reg_AXIMaster_Single_Read_0_0.v,verilog,xil_defaultlib,../../../bd/SlaveReadFrom3Reg/ip/SlaveReadFrom3Reg_AXIMaster_Single_Read_0_0/sim/SlaveReadFrom3Reg_AXIMaster_Single_Read_0_0.v,
SlaveReadFrom3Reg.v,verilog,xil_defaultlib,../../../bd/SlaveReadFrom3Reg/sim/SlaveReadFrom3Reg.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
