

================================================================
== Vitis HLS Report for 'workload'
================================================================
* Date:           Tue May 18 19:14:34 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hotspot_0_kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  | 3.33 ns | 12.415 ns |   0.90 ns  |
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  369119393|  369119393| 4.582 sec | 4.582 sec |  369119394|  369119394|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                    |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_126_1  |  369119392|  369119392|  11534981|          -|          -|    32|    no    |
        +--------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_3, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_6"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_8, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_6"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_10, i32, i32, void @empty_6, i32, i32, void @empty, void @empty_0, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_7, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %temp, void @empty_10, i32, i32, void @empty_6, i32, i32, void @empty, void @empty_11, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %temp, void @empty_7, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %power, void @empty_10, i32, i32, void @empty_6, i32, i32, void @empty, void @empty_9, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %power, void @empty_7, i32, i32, void @empty_6, i32, i32, void @empty_6, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_10, i32, i32, void @empty_6, i32, i32, void @empty, void @empty_6, void @empty_6, i32, i32, i32, i32, void @empty_6, void @empty_6"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%power_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %power" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:96]   --->   Operation 18 'read' 'power_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%temp_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %temp" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:96]   --->   Operation 19 'read' 'temp_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%result_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %result" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:96]   --->   Operation 20 'read' 'result_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%br_ln126 = br void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126]   --->   Operation 21 'br' 'br_ln126' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i6, void, i6 %i_1, void %.split"   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.61ns)   --->   "%icmp_ln126 = icmp_eq  i6 %i, i6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126]   --->   Operation 23 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%i_1 = add i6 %i, i6" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126]   --->   Operation 25 'add' 'i_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %.split, void" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126]   --->   Operation 26 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:133]   --->   Operation 27 'ret' 'ret_ln133' <Predicate = (icmp_ln126)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 28 [2/2] (2.43ns)   --->   "%call_ln127 = call void @hotspot.1, i512 %gmem, i64 %result_read, i64 %temp_read, i64 %power_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:127]   --->   Operation 28 'call' 'call_ln127' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln127 = call void @hotspot.1, i512 %gmem, i64 %result_read, i64 %temp_read, i64 %power_read" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:127]   --->   Operation 29 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 30 [2/2] (2.43ns)   --->   "%call_ln129 = call void @hotspot.1, i512 %gmem, i64 %temp_read, i64 %result_read, i64 %power_read, void %call_ln127, void %call_ln127" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:129]   --->   Operation 30 'call' 'call_ln129' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:125]   --->   Operation 31 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln129 = call void @hotspot.1, i512 %gmem, i64 %temp_read, i64 %result_read, i64 %power_read, void %call_ln127, void %call_ln127" [/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:129]   --->   Operation 32 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'power' (/localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:96) [16]  (1 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126) [21]  (0 ns)
	'add' operation ('i', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:126) [24]  (0.706 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'call' operation ('call_ln127', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:127) to 'hotspot.1' [28]  (2.43 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.43ns
The critical path consists of the following:
	'call' operation ('call_ln129', /localhdd/zyx/rodinia-hls/Benchmarks/hotspot/hotspot_0_baseline/src/hotspot.cpp:129) to 'hotspot.1' [29]  (2.43 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
