// Seed: 275637453
module module_0 #(
    parameter id_4 = 32'd72
) (
    output tri1 id_0,
    output tri1 id_1
);
  wire id_3;
  ;
  logic _id_4;
  wire  id_5 = !id_5;
  logic [1 : id_4] id_6 = -1, id_7, id_8;
  assign id_8 = -1;
  wire id_9;
  assign id_5 = id_5;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    output tri id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    output wor id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri id_9,
    output wand id_10,
    input tri id_11,
    output tri0 id_12
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
