<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/component/component_ssc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_063a3d76154bf3c24738e370a948fe65.xhtml">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_ssc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="same70_2component_2component__ssc_8h.xhtml">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/*                       SAM Software Package License                           */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/* All rights reserved.                                                         */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* this software without specific prior written permission.                     */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/*                                                                              */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAME70_SSC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAME70_SSC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#aa0b0c6253e27ca39b8edb766bc24a330">   42</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_ssc.xhtml#aa0b0c6253e27ca39b8edb766bc24a330">SSC_CR</a>;        </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#ae020d7fe7643d133f47e6509765f175c">   43</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_ssc.xhtml#ae020d7fe7643d133f47e6509765f175c">SSC_CMR</a>;       </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#ab35153471cda19881d99f687242ae457">   44</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved1[2];</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#ab9f896ca819c340112e7aa6a0fbecb92">   45</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_ssc.xhtml#ab9f896ca819c340112e7aa6a0fbecb92">SSC_RCMR</a>;      </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a4f8af45d30b9df1ac42270b97d03a25c">   46</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_ssc.xhtml#a4f8af45d30b9df1ac42270b97d03a25c">SSC_RFMR</a>;      </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a83c90b00a7e5a2c3debf0527480412fe">   47</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_ssc.xhtml#a83c90b00a7e5a2c3debf0527480412fe">SSC_TCMR</a>;      </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a629eac5a799d4d05627a3bb22adeac42">   48</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_ssc.xhtml#a629eac5a799d4d05627a3bb22adeac42">SSC_TFMR</a>;      </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#aeca086ddf1a55ee91daa8734c1e79f77">   49</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_ssc.xhtml#aeca086ddf1a55ee91daa8734c1e79f77">SSC_RHR</a>;       </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a3feb3405d8e8dd362ee0664797271b80">   50</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_ssc.xhtml#a3feb3405d8e8dd362ee0664797271b80">SSC_THR</a>;       </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a9786e5e80cd6bddd0872ff18a6d83926">   51</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved2[2];</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a151c552116441e04803fa485684190c0">   52</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_ssc.xhtml#a151c552116441e04803fa485684190c0">SSC_RSHR</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a68cc6d35597beda980c50197d8268019">   53</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_ssc.xhtml#a68cc6d35597beda980c50197d8268019">SSC_TSHR</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#ab4809f5d5aac8507c5c7e185a19f9160">   54</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_ssc.xhtml#ab4809f5d5aac8507c5c7e185a19f9160">SSC_RC0R</a>;      </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#af09b6b1c0b36701c618d3218ecfe5b9b">   55</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_ssc.xhtml#af09b6b1c0b36701c618d3218ecfe5b9b">SSC_RC1R</a>;      </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#ad6e65ac1d9d1a72880bde888f3132f6b">   56</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_ssc.xhtml#ad6e65ac1d9d1a72880bde888f3132f6b">SSC_SR</a>;        </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#af90bcd5f9073d836b1d8e62e5e67923a">   57</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_ssc.xhtml#af90bcd5f9073d836b1d8e62e5e67923a">SSC_IER</a>;       </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a0856539f0968b173e3562cfc6314957e">   58</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_ssc.xhtml#a0856539f0968b173e3562cfc6314957e">SSC_IDR</a>;       </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#ad38f8cd131f62443ff5cd14e25602994">   59</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_ssc.xhtml#ad38f8cd131f62443ff5cd14e25602994">SSC_IMR</a>;       </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#aa23f24a509a2a8e539c2442b6e92be9b">   60</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t Reserved3[37];</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a963fdab03750806b6ef321149e8d6082">   61</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_ssc.xhtml#a963fdab03750806b6ef321149e8d6082">SSC_WPMR</a>;      </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_ssc.xhtml#a8fd85699562e502be5ed95802e3a8f54">   62</a></span>&#160;  <a class="code" href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_ssc.xhtml#a8fd85699562e502be5ed95802e3a8f54">SSC_WPSR</a>;      </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;} <a class="code" href="struct_ssc.xhtml">Ssc</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/* -------- SSC_CR : (SSC Offset: 0x0) Control Register -------- */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga7595acb1cdb3449a180ce73a5cad6ae1">   66</a></span>&#160;<span class="preprocessor">#define SSC_CR_RXEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga9ec4d8d9af2fb7f26577a6ab092f0204">   67</a></span>&#160;<span class="preprocessor">#define SSC_CR_RXDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga6a7f20128838dd3df608890cc38606a4">   68</a></span>&#160;<span class="preprocessor">#define SSC_CR_TXEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga05497659a49b097a3d51cfde04251256">   69</a></span>&#160;<span class="preprocessor">#define SSC_CR_TXDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga0d1132493efe8596cb3daa6ea549b7d5">   70</a></span>&#160;<span class="preprocessor">#define SSC_CR_SWRST (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_CMR : (SSC Offset: 0x4) Clock Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga3f701a9f0819a573dc4d048c47a45f94">   72</a></span>&#160;<span class="preprocessor">#define SSC_CMR_DIV_Pos 0</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga8f5ed60052bac141f2a1851fd8824347">   73</a></span>&#160;<span class="preprocessor">#define SSC_CMR_DIV_Msk (0xfffu &lt;&lt; SSC_CMR_DIV_Pos) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gae2d3244231ee654599c3636908207c5c">   74</a></span>&#160;<span class="preprocessor">#define SSC_CMR_DIV(value) ((SSC_CMR_DIV_Msk &amp; ((value) &lt;&lt; SSC_CMR_DIV_Pos)))</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* -------- SSC_RCMR : (SSC Offset: 0x10) Receive Clock Mode Register -------- */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga3f5918dd169d1bbc1ee331ed9f569ac0">   76</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKS_Pos 0</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga69d2e07e3536ac3c7135edbbdce044ee">   77</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKS_Msk (0x3u &lt;&lt; SSC_RCMR_CKS_Pos) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga5087122bdcd27cf7ff705fcf58f0875b">   78</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKS(value) ((SSC_RCMR_CKS_Msk &amp; ((value) &lt;&lt; SSC_RCMR_CKS_Pos)))</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gac8dcd77b8afc60511c8a0b93f949ce4b">   79</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKS_MCK (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga6a35bb440481e72a4cdb5f258e73f81a">   80</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKS_TK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga6a6a03020179bb03b544e2d00f7fe791">   81</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKS_RK (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gad598d8b37b64aae3f87368e62ce90851">   82</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKO_Pos 2</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga35f3467254bf5f94f0d32fe49ea1ecee">   83</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKO_Msk (0x7u &lt;&lt; SSC_RCMR_CKO_Pos) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga9fe9dad9c7cc1fe8b0192d8dfe498727">   84</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKO(value) ((SSC_RCMR_CKO_Msk &amp; ((value) &lt;&lt; SSC_RCMR_CKO_Pos)))</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaf1af78d764d64d5273c400c732626e6a">   85</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKO_NONE (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaa3136fb5b9bcceacf6762c4bd96d7c17">   86</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga20dc6012a427587bd9f416252e8199bd">   87</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaf195476c7a084158753562b8c7530c13">   88</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gab616082db5c5e2d39d632ee1ae2468fe">   89</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKG_Pos 6</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga0eba5966f4847bb3e4f29c36e74ce36c">   90</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKG_Msk (0x3u &lt;&lt; SSC_RCMR_CKG_Pos) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga464deae6bda3de02469e58c4cc8fee57">   91</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKG(value) ((SSC_RCMR_CKG_Msk &amp; ((value) &lt;&lt; SSC_RCMR_CKG_Pos)))</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga3b2c52c765635833ac74c6d21363faf2">   92</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKG_CONTINUOUS (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga5391f51385209dfd4e34902a317ea141">   93</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKG_EN_RF_LOW (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gabdc75a8b5214ca918f5bae593ac3d76c">   94</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKG_EN_RF_HIGH (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaabdf8ffc3006412877600ff7d335bf97">   95</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_START_Pos 8</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga83543244871dd9ab8b42ede8e4042da9">   96</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_START_Msk (0xfu &lt;&lt; SSC_RCMR_START_Pos) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga84f733caf0f35626a8e9fdafe86c86cd">   97</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_START(value) ((SSC_RCMR_START_Msk &amp; ((value) &lt;&lt; SSC_RCMR_START_Pos)))</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga024593dd8ba4a9a2356f024a8a40153d">   98</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gae77138b37e3bada4e5964fba65b5b098">   99</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_TRANSMIT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga75df2e66841b6f684566c25ba0dcb79e">  100</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_LOW (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga2197b595919575f3b3e6ca23a6c50619">  101</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_HIGH (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga127822d8f0cea0ac4f11f5c2335ffe0d">  102</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_FALLING (0x4u &lt;&lt; 8) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga56ab9cb07f582301ac0ef5e5376b7c2a">  103</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_RISING (0x5u &lt;&lt; 8) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga16de2d677f3754151b9b5a7c2f38a4d2">  104</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_LEVEL (0x6u &lt;&lt; 8) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaa39c295e25b98a0d1d5fe116bf9d520b">  105</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_EDGE (0x7u &lt;&lt; 8) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga77bdaf11b447e8b2b646087a6b882734">  106</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_CMP_0 (0x8u &lt;&lt; 8) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga587fbbb6211fb02a95b11cb8e0b3b9c8">  107</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_STOP (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gad8731c22e525a002dd8cce069c22d4ae">  108</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_STTDLY_Pos 16</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gae24b9f6b8fefe1a474d92d0a1f32f03e">  109</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_RCMR_STTDLY_Pos) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga55b0acc7cd2d3745df4562614d603f12">  110</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_STTDLY(value) ((SSC_RCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_RCMR_STTDLY_Pos)))</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gadb6af7dbe35e3d02585b3bda844675fb">  111</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_PERIOD_Pos 24</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga4625d0dbb12b0c706acd0dcc46662775">  112</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_RCMR_PERIOD_Pos) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga0da871f61193233e98522eaa4024164a">  113</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_PERIOD(value) ((SSC_RCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_RCMR_PERIOD_Pos)))</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* -------- SSC_RFMR : (SSC Offset: 0x14) Receive Frame Mode Register -------- */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga74953a4b34205131a5a48f376e08c68a">  115</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATLEN_Pos 0</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaca434251b9cf5c95de7599b5ba446bbe">  116</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_RFMR_DATLEN_Pos) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gadac7d50f3f63687b064a5ae6a9ec1976">  117</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATLEN(value) ((SSC_RFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATLEN_Pos)))</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga31b89142343ee680b1037f62b463e956">  118</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_LOOP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga05ac3810bff08514bdda4a6d1fdb4a88">  119</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_MSBF (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaf24d7981a1aa1e9eaf0ed5a02ee32b53">  120</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATNB_Pos 8</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga60d42f9379abbda72d81b4ff83b18db0">  121</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATNB_Msk (0xfu &lt;&lt; SSC_RFMR_DATNB_Pos) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga7f74aff828737ac5a064b3c0519f2755">  122</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATNB(value) ((SSC_RFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATNB_Pos)))</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaecc243dd0ea4e2ac072608448f4ab38a">  123</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_Pos 16</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaa95a0040d6a32aa485a1e33acb302226">  124</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_Pos) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga144fd0efa1c48e1b890fe9e1c890e48c">  125</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN(value) ((SSC_RFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_Pos)))</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga29fe8a2f08626e37f83913504009e0ea">  126</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSOS_Pos 20</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga9ff89e2c177a09e39b66ef0ebaab0910">  127</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSOS_Msk (0x7u &lt;&lt; SSC_RFMR_FSOS_Pos) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga7fcf28d7b04a3a9c5b7e1026ef253654">  128</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSOS(value) ((SSC_RFMR_FSOS_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSOS_Pos)))</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gacec7c9fa9f9ec25f1d1b5c7543b7ae6f">  129</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga1438db9598857f32f171d12c81a9ffe7">  130</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga59bcd626cbbd3e14d7c7959c1db8a7a0">  131</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga7402d73234db4c6a5b8d0563e9fdd08b">  132</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga0159c546b9cee5796ec298b4d03518d3">  133</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga86615ceba54258c4af3b70f6fb4c9482">  134</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gabbcbdd0b91ca49ab447e3eef096011ea">  135</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSEDGE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga26cfd35fe040177701bc4013792a456c">  136</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga8f398d082b3c84407ea304185059614f">  137</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gac650b0d5553ebc3d21f05230aca30fb1">  138</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Pos 28</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga570b34d865acc703b40380921b776136">  139</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga3e95875d0c89275f910fc165a1521a05">  140</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_EXT(value) ((SSC_RFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos)))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* -------- SSC_TCMR : (SSC Offset: 0x18) Transmit Clock Mode Register -------- */</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga94115d4f5bd6ecd14f57595072b15d3e">  142</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKS_Pos 0</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gae089b90796e49eebab2e04ea3e38a7ac">  143</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKS_Msk (0x3u &lt;&lt; SSC_TCMR_CKS_Pos) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gac9409078cf0875bce7f8fd53b2fd74fe">  144</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKS(value) ((SSC_TCMR_CKS_Msk &amp; ((value) &lt;&lt; SSC_TCMR_CKS_Pos)))</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga9fc4c9b6861d3a09197e40b9d9bed722">  145</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKS_MCK (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga591c367f8f47aafe313b9024687ee2bc">  146</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKS_RK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaabba655f85505e698732175260a509de">  147</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKS_TK (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gadc382f2afcd6c482f71be4875d476eca">  148</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKO_Pos 2</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaf1db19aa9bbf6b92eefc4dc1a94332ef">  149</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKO_Msk (0x7u &lt;&lt; SSC_TCMR_CKO_Pos) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga385f54caa2bb610c140aebe0ad150600">  150</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKO(value) ((SSC_TCMR_CKO_Msk &amp; ((value) &lt;&lt; SSC_TCMR_CKO_Pos)))</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga0e50ef2ad6415badf2fa6092bacfc877">  151</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKO_NONE (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga6fb9e67ed110c6508c752d1141cf0604">  152</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaf4b3bc09db36b00f20543365c665189e">  153</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga4679388624809de4234de3dd62b8314b">  154</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga773762e8d160a8d64abf9b022cf48222">  155</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKG_Pos 6</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga264bf18e5a5c5aa262b5de484879d5a5">  156</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKG_Msk (0x3u &lt;&lt; SSC_TCMR_CKG_Pos) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gac90df2e11ed2c29b7af9dd3eecc8a090">  157</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKG(value) ((SSC_TCMR_CKG_Msk &amp; ((value) &lt;&lt; SSC_TCMR_CKG_Pos)))</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga40dee35fdbff46890c1127c8e0f34993">  158</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKG_CONTINUOUS (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga40b1007300ee84d25f8e25ebc902f123">  159</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKG_EN_TF_LOW (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaca4f02577e7ea72ab6d0de512a8619a9">  160</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKG_EN_TF_HIGH (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga62a1f5fd94f93f53ead0056ccef6c3ea">  161</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_START_Pos 8</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga98e970b3c9086ca47652dff2c6617622">  162</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_START_Msk (0xfu &lt;&lt; SSC_TCMR_START_Pos) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga9791b37eb5440a882a7ded565e3fbe48">  163</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_START(value) ((SSC_TCMR_START_Msk &amp; ((value) &lt;&lt; SSC_TCMR_START_Pos)))</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gab12d647f18d0f194c02984a30a82f254">  164</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gac536853e5f98db75be32c91d8d7e1f6c">  165</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_RECEIVE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga6f8a2de9793f7ce747149266e48ee7af">  166</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_TF_LOW (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga43b75f43a7410d9679d3d6719ac44cd2">  167</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_TF_HIGH (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga570c751009dfe4050f43a0ef7782462b">  168</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_TF_FALLING (0x4u &lt;&lt; 8) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga3138df6fea35eda28afe5b4dc380ef28">  169</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_TF_RISING (0x5u &lt;&lt; 8) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga5f405dcd7f2c76ed561d85bf9cbc2bee">  170</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_TF_LEVEL (0x6u &lt;&lt; 8) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gadc855fb659b2a084bf71f365c31db2d9">  171</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_TF_EDGE (0x7u &lt;&lt; 8) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga977e83009552c82bbb241397b37f5a5a">  172</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_STTDLY_Pos 16</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga386d8a3fd0fba70a103f9bf198a9a873">  173</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_TCMR_STTDLY_Pos) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga30e8af004f346016e144d0c38091acee">  174</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_STTDLY(value) ((SSC_TCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_TCMR_STTDLY_Pos)))</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga8d3daa7e87b601bc07cd2b852590bffe">  175</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_PERIOD_Pos 24</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga986b8749bbe20060ceabb9d29e2e0b58">  176</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_TCMR_PERIOD_Pos) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gad90938d7adcedb40808ad5cf8448deb5">  177</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_PERIOD(value) ((SSC_TCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_TCMR_PERIOD_Pos)))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* -------- SSC_TFMR : (SSC Offset: 0x1C) Transmit Frame Mode Register -------- */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga073575abfa778655cba30e8d9babf39a">  179</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATLEN_Pos 0</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga1bda5c854310d5ce9d2c6eccdd9f0a0d">  180</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_TFMR_DATLEN_Pos) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga89f12676d1a8ddf51791b4e191732d6f">  181</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATLEN(value) ((SSC_TFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATLEN_Pos)))</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga3b2e5a43351537bdeff72b97a187764b">  182</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATDEF (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga3116a071a03980bd37c37b17638e7e39">  183</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_MSBF (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gada12620186d8a7388d073e8c6dcfe27c">  184</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATNB_Pos 8</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga4c790138df7ce44ea5f2228cb8d73aa4">  185</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATNB_Msk (0xfu &lt;&lt; SSC_TFMR_DATNB_Pos) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga79e871b80fcf5db86c08fa3fc3e67036">  186</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATNB(value) ((SSC_TFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATNB_Pos)))</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gae9a1d19f1b7c725309037ee8a91692dc">  187</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_Pos 16</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga2f1301642ac21f7002625a41bf8afd5e">  188</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_Pos) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga807323258b3dcfa0def1421f07ca795d">  189</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN(value) ((SSC_TFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_Pos)))</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga06ba2dd9581e5f97a4703097aff65ce3">  190</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSOS_Pos 20</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga006a6f6e3b4d58e7e09b7b0a40bb508b">  191</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSOS_Msk (0x7u &lt;&lt; SSC_TFMR_FSOS_Pos) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaefc4b3f786b9403fbdf309f32d7c9647">  192</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSOS(value) ((SSC_TFMR_FSOS_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSOS_Pos)))</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaed68a856afde49933672c19a153af79f">  193</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga2e3272011e178adc13110c27f3c1aba2">  194</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga29db224088bb339b20c9e2d0dc3de969">  195</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga06c9b6ae7c4622bac258807c3950ab66">  196</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga8f5606bcb77d8ee259746f2b7f30fcda">  197</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaaf74cf512f28da61731c3adbafcff26f">  198</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga3a0ed6a4edcacf98e080e8a8550216ed">  199</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSDEN (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gac769e710998fa8eeb877643ec9afd551">  200</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSEDGE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga81f00f85f623b0a2791f8c79fa857078">  201</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga276008f5edffc356e8990a20272c3cbc">  202</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga05bfa1f2279d7c38abd4fe729e753cdb">  203</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Pos 28</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga2466e43895155ced65596e40c86ea1fc">  204</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga57c88ffc21ad8f905ce78de7bbb85538">  205</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_EXT(value) ((SSC_TFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos)))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* -------- SSC_RHR : (SSC Offset: 0x20) Receive Holding Register -------- */</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaaaa8844418fcfab22981bef56c91faef">  207</a></span>&#160;<span class="preprocessor">#define SSC_RHR_RDAT_Pos 0</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga864ae9935bdca4a85399ff3049a7c37f">  208</a></span>&#160;<span class="preprocessor">#define SSC_RHR_RDAT_Msk (0xffffffffu &lt;&lt; SSC_RHR_RDAT_Pos) </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_THR : (SSC Offset: 0x24) Transmit Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaed10f8abd702bef62021152b82988b06">  210</a></span>&#160;<span class="preprocessor">#define SSC_THR_TDAT_Pos 0</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga8a8b999d53d8c64c5c07c4d358e50a72">  211</a></span>&#160;<span class="preprocessor">#define SSC_THR_TDAT_Msk (0xffffffffu &lt;&lt; SSC_THR_TDAT_Pos) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaca6ad095b9e6eb256b67be4d0e05f020">  212</a></span>&#160;<span class="preprocessor">#define SSC_THR_TDAT(value) ((SSC_THR_TDAT_Msk &amp; ((value) &lt;&lt; SSC_THR_TDAT_Pos)))</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* -------- SSC_RSHR : (SSC Offset: 0x30) Receive Sync. Holding Register -------- */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gae499ee5569b22839b3ca9ca21e3a2eab">  214</a></span>&#160;<span class="preprocessor">#define SSC_RSHR_RSDAT_Pos 0</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gab4558ba00369529a19a522bd5c24dfdf">  215</a></span>&#160;<span class="preprocessor">#define SSC_RSHR_RSDAT_Msk (0xffffu &lt;&lt; SSC_RSHR_RSDAT_Pos) </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_TSHR : (SSC Offset: 0x34) Transmit Sync. Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gab0b15e06f8705eb4dde007d63db671b1">  217</a></span>&#160;<span class="preprocessor">#define SSC_TSHR_TSDAT_Pos 0</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaeb5dd76f4c46359c292c845739e597af">  218</a></span>&#160;<span class="preprocessor">#define SSC_TSHR_TSDAT_Msk (0xffffu &lt;&lt; SSC_TSHR_TSDAT_Pos) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gac1f10fe7a748542690ef47260fb33902">  219</a></span>&#160;<span class="preprocessor">#define SSC_TSHR_TSDAT(value) ((SSC_TSHR_TSDAT_Msk &amp; ((value) &lt;&lt; SSC_TSHR_TSDAT_Pos)))</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* -------- SSC_RC0R : (SSC Offset: 0x38) Receive Compare 0 Register -------- */</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gad1e0baafa2488c0e454b897a582c40f2">  221</a></span>&#160;<span class="preprocessor">#define SSC_RC0R_CP0_Pos 0</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga64aabafb8ac205832de9b681d0639e57">  222</a></span>&#160;<span class="preprocessor">#define SSC_RC0R_CP0_Msk (0xffffu &lt;&lt; SSC_RC0R_CP0_Pos) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gadf06bb787771a83bb7fd6db091ba2465">  223</a></span>&#160;<span class="preprocessor">#define SSC_RC0R_CP0(value) ((SSC_RC0R_CP0_Msk &amp; ((value) &lt;&lt; SSC_RC0R_CP0_Pos)))</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* -------- SSC_RC1R : (SSC Offset: 0x3C) Receive Compare 1 Register -------- */</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaf6efcb9d1c46d0b38220b4d1ad1eec39">  225</a></span>&#160;<span class="preprocessor">#define SSC_RC1R_CP1_Pos 0</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga519e1be06b4771463b6ec39a2bb34aa3">  226</a></span>&#160;<span class="preprocessor">#define SSC_RC1R_CP1_Msk (0xffffu &lt;&lt; SSC_RC1R_CP1_Pos) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga367977d6b152f419add981188e460fc3">  227</a></span>&#160;<span class="preprocessor">#define SSC_RC1R_CP1(value) ((SSC_RC1R_CP1_Msk &amp; ((value) &lt;&lt; SSC_RC1R_CP1_Pos)))</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* -------- SSC_SR : (SSC Offset: 0x40) Status Register -------- */</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga794117122a72c63dbb8c60d46e661ecd">  229</a></span>&#160;<span class="preprocessor">#define SSC_SR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga63eb031c1926ba0fd237b26ca3df6827">  230</a></span>&#160;<span class="preprocessor">#define SSC_SR_TXEMPTY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga4afbe5c8232b909f4f120eeab42e44b0">  231</a></span>&#160;<span class="preprocessor">#define SSC_SR_RXRDY (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga86a15f406f24a01ccb3eac6a1181e57a">  232</a></span>&#160;<span class="preprocessor">#define SSC_SR_OVRUN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga5dbd90c3dc6c1d19f563f5f40907d11b">  233</a></span>&#160;<span class="preprocessor">#define SSC_SR_CP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga480ed11e0f38842d931e8ae048dabbda">  234</a></span>&#160;<span class="preprocessor">#define SSC_SR_CP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga3664f10ee97ffcec4ab5ba6ee3d1ee58">  235</a></span>&#160;<span class="preprocessor">#define SSC_SR_TXSYN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaf4aded90315eed01d0444ff6c4db20e5">  236</a></span>&#160;<span class="preprocessor">#define SSC_SR_RXSYN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga01655b9556a9ca0d8ae74c1b92fc2883">  237</a></span>&#160;<span class="preprocessor">#define SSC_SR_TXEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gacdc9dc326bc747260c8c8ea35fb2653c">  238</a></span>&#160;<span class="preprocessor">#define SSC_SR_RXEN (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_IER : (SSC Offset: 0x44) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga9ea2a67733fc84f756a99a37b44c9b4b">  240</a></span>&#160;<span class="preprocessor">#define SSC_IER_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaeb7c8a6fb7ccd67620db9af5b60d4b61">  241</a></span>&#160;<span class="preprocessor">#define SSC_IER_TXEMPTY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga74605365152872946dd199bffcf36132">  242</a></span>&#160;<span class="preprocessor">#define SSC_IER_RXRDY (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga597c0c2b920b8a7570140904336ad553">  243</a></span>&#160;<span class="preprocessor">#define SSC_IER_OVRUN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga2cd1af90ccc4eba863a22e6d49fc59ea">  244</a></span>&#160;<span class="preprocessor">#define SSC_IER_CP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga514cf159e3a3f4d869c39d025a64133c">  245</a></span>&#160;<span class="preprocessor">#define SSC_IER_CP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gadad56d3168fa39685836acfe1efcb455">  246</a></span>&#160;<span class="preprocessor">#define SSC_IER_TXSYN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gab4e404d443294ff6f5643c498658acf7">  247</a></span>&#160;<span class="preprocessor">#define SSC_IER_RXSYN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_IDR : (SSC Offset: 0x48) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga9b76b95f6e3e699b1cf99e774ab8ac2a">  249</a></span>&#160;<span class="preprocessor">#define SSC_IDR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga5288b0edd0ca2738a040748643bb54c2">  250</a></span>&#160;<span class="preprocessor">#define SSC_IDR_TXEMPTY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga299356039a863855c7ad6e021bed4dd7">  251</a></span>&#160;<span class="preprocessor">#define SSC_IDR_RXRDY (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga0a37f2a51c3b766afc8b5e6e10e5bfcc">  252</a></span>&#160;<span class="preprocessor">#define SSC_IDR_OVRUN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga812b0dafef18cd516155a29f119fbf16">  253</a></span>&#160;<span class="preprocessor">#define SSC_IDR_CP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gae8d3514143d21b01497b70e82ff92910">  254</a></span>&#160;<span class="preprocessor">#define SSC_IDR_CP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaf7f2c2b638652bc48c3bc6e27928c707">  255</a></span>&#160;<span class="preprocessor">#define SSC_IDR_TXSYN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga6f17f73d70f75d5c1fb5da7a514becd8">  256</a></span>&#160;<span class="preprocessor">#define SSC_IDR_RXSYN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_IMR : (SSC Offset: 0x4C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga9657890cef5ac456158d2164b089322e">  258</a></span>&#160;<span class="preprocessor">#define SSC_IMR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga5f579fa94af7339bf90e1041b1b257d2">  259</a></span>&#160;<span class="preprocessor">#define SSC_IMR_TXEMPTY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gabcbf15a70b2dd93442fa113b1a7e972d">  260</a></span>&#160;<span class="preprocessor">#define SSC_IMR_RXRDY (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga14c42e0f5a65ab4e0978525e57379d0b">  261</a></span>&#160;<span class="preprocessor">#define SSC_IMR_OVRUN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaf74d990edb2c956b987e236b5d1f0bf9">  262</a></span>&#160;<span class="preprocessor">#define SSC_IMR_CP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga82b039173ca9b44601e8eb45f6818184">  263</a></span>&#160;<span class="preprocessor">#define SSC_IMR_CP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gacd6813a6fc4437c251835addc5885a05">  264</a></span>&#160;<span class="preprocessor">#define SSC_IMR_TXSYN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga758afe23a9b6e09d00cc2adb58cb68d3">  265</a></span>&#160;<span class="preprocessor">#define SSC_IMR_RXSYN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_WPMR : (SSC Offset: 0xE4) Write Protection Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga7e0e980d697f7407f79c73c9555a1a1a">  267</a></span>&#160;<span class="preprocessor">#define SSC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#gaadc2a8570ee82a6d912defbd1c0d04d4">  268</a></span>&#160;<span class="preprocessor">#define SSC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga7be187a275ddfe23b8a1858da272aacc">  269</a></span>&#160;<span class="preprocessor">#define SSC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SSC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga128f625e6400b39d5fa4ec976da56666">  270</a></span>&#160;<span class="preprocessor">#define SSC_WPMR_WPKEY(value) ((SSC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SSC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga4bac2da515b27c22389630b3e99a9f78">  271</a></span>&#160;<span class="preprocessor">#define   SSC_WPMR_WPKEY_PASSWD (0x535343u &lt;&lt; 8) </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_WPSR : (SSC Offset: 0xE8) Write Protection Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga842b1f6249a5c171786a2ae3881db56c">  273</a></span>&#160;<span class="preprocessor">#define SSC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga1c4da89fbe8aa1d737f1f41bec925bdb">  274</a></span>&#160;<span class="preprocessor">#define SSC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_a_m_e70___s_s_c.xhtml#ga6dbf65973e943e7e2653cc10687ae629">  275</a></span>&#160;<span class="preprocessor">#define SSC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; SSC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAME70_SSC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="core__cm0_8h_xhtml_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0.h:210</div></div>
<div class="ttc" id="struct_ssc_xhtml_a151c552116441e04803fa485684190c0"><div class="ttname"><a href="struct_ssc.xhtml#a151c552116441e04803fa485684190c0">Ssc::SSC_RSHR</a></div><div class="ttdeci">__I uint32_t SSC_RSHR</div><div class="ttdoc">(Ssc Offset: 0x30) Receive Sync. </div><div class="ttdef"><b>Definition:</b> component_ssc.h:52</div></div>
<div class="ttc" id="struct_ssc_xhtml_a0856539f0968b173e3562cfc6314957e"><div class="ttname"><a href="struct_ssc.xhtml#a0856539f0968b173e3562cfc6314957e">Ssc::SSC_IDR</a></div><div class="ttdeci">__O uint32_t SSC_IDR</div><div class="ttdoc">(Ssc Offset: 0x48) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:58</div></div>
<div class="ttc" id="struct_ssc_xhtml_ab9f896ca819c340112e7aa6a0fbecb92"><div class="ttname"><a href="struct_ssc.xhtml#ab9f896ca819c340112e7aa6a0fbecb92">Ssc::SSC_RCMR</a></div><div class="ttdeci">__IO uint32_t SSC_RCMR</div><div class="ttdoc">(Ssc Offset: 0x10) Receive Clock Mode Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:45</div></div>
<div class="ttc" id="struct_ssc_xhtml_a963fdab03750806b6ef321149e8d6082"><div class="ttname"><a href="struct_ssc.xhtml#a963fdab03750806b6ef321149e8d6082">Ssc::SSC_WPMR</a></div><div class="ttdeci">__IO uint32_t SSC_WPMR</div><div class="ttdoc">(Ssc Offset: 0xE4) Write Protection Mode Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:61</div></div>
<div class="ttc" id="struct_ssc_xhtml_ad38f8cd131f62443ff5cd14e25602994"><div class="ttname"><a href="struct_ssc.xhtml#ad38f8cd131f62443ff5cd14e25602994">Ssc::SSC_IMR</a></div><div class="ttdeci">__I uint32_t SSC_IMR</div><div class="ttdoc">(Ssc Offset: 0x4C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:59</div></div>
<div class="ttc" id="struct_ssc_xhtml_aa0b0c6253e27ca39b8edb766bc24a330"><div class="ttname"><a href="struct_ssc.xhtml#aa0b0c6253e27ca39b8edb766bc24a330">Ssc::SSC_CR</a></div><div class="ttdeci">__O uint32_t SSC_CR</div><div class="ttdoc">(Ssc Offset: 0x0) Control Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:42</div></div>
<div class="ttc" id="struct_ssc_xhtml_a629eac5a799d4d05627a3bb22adeac42"><div class="ttname"><a href="struct_ssc.xhtml#a629eac5a799d4d05627a3bb22adeac42">Ssc::SSC_TFMR</a></div><div class="ttdeci">__IO uint32_t SSC_TFMR</div><div class="ttdoc">(Ssc Offset: 0x1C) Transmit Frame Mode Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:48</div></div>
<div class="ttc" id="struct_ssc_xhtml_ae020d7fe7643d133f47e6509765f175c"><div class="ttname"><a href="struct_ssc.xhtml#ae020d7fe7643d133f47e6509765f175c">Ssc::SSC_CMR</a></div><div class="ttdeci">__IO uint32_t SSC_CMR</div><div class="ttdoc">(Ssc Offset: 0x4) Clock Mode Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:43</div></div>
<div class="ttc" id="struct_ssc_xhtml_a83c90b00a7e5a2c3debf0527480412fe"><div class="ttname"><a href="struct_ssc.xhtml#a83c90b00a7e5a2c3debf0527480412fe">Ssc::SSC_TCMR</a></div><div class="ttdeci">__IO uint32_t SSC_TCMR</div><div class="ttdoc">(Ssc Offset: 0x18) Transmit Clock Mode Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:47</div></div>
<div class="ttc" id="struct_ssc_xhtml_a8fd85699562e502be5ed95802e3a8f54"><div class="ttname"><a href="struct_ssc.xhtml#a8fd85699562e502be5ed95802e3a8f54">Ssc::SSC_WPSR</a></div><div class="ttdeci">__I uint32_t SSC_WPSR</div><div class="ttdoc">(Ssc Offset: 0xE8) Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:62</div></div>
<div class="ttc" id="struct_ssc_xhtml_a3feb3405d8e8dd362ee0664797271b80"><div class="ttname"><a href="struct_ssc.xhtml#a3feb3405d8e8dd362ee0664797271b80">Ssc::SSC_THR</a></div><div class="ttdeci">__O uint32_t SSC_THR</div><div class="ttdoc">(Ssc Offset: 0x24) Transmit Holding Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:50</div></div>
<div class="ttc" id="struct_ssc_xhtml_af09b6b1c0b36701c618d3218ecfe5b9b"><div class="ttname"><a href="struct_ssc.xhtml#af09b6b1c0b36701c618d3218ecfe5b9b">Ssc::SSC_RC1R</a></div><div class="ttdeci">__IO uint32_t SSC_RC1R</div><div class="ttdoc">(Ssc Offset: 0x3C) Receive Compare 1 Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:55</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:211</div></div>
<div class="ttc" id="struct_ssc_xhtml_ab4809f5d5aac8507c5c7e185a19f9160"><div class="ttname"><a href="struct_ssc.xhtml#ab4809f5d5aac8507c5c7e185a19f9160">Ssc::SSC_RC0R</a></div><div class="ttdeci">__IO uint32_t SSC_RC0R</div><div class="ttdoc">(Ssc Offset: 0x38) Receive Compare 0 Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:54</div></div>
<div class="ttc" id="struct_ssc_xhtml_a4f8af45d30b9df1ac42270b97d03a25c"><div class="ttname"><a href="struct_ssc.xhtml#a4f8af45d30b9df1ac42270b97d03a25c">Ssc::SSC_RFMR</a></div><div class="ttdeci">__IO uint32_t SSC_RFMR</div><div class="ttdoc">(Ssc Offset: 0x14) Receive Frame Mode Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:46</div></div>
<div class="ttc" id="struct_ssc_xhtml_aeca086ddf1a55ee91daa8734c1e79f77"><div class="ttname"><a href="struct_ssc.xhtml#aeca086ddf1a55ee91daa8734c1e79f77">Ssc::SSC_RHR</a></div><div class="ttdeci">__I uint32_t SSC_RHR</div><div class="ttdoc">(Ssc Offset: 0x20) Receive Holding Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:49</div></div>
<div class="ttc" id="core__cm0_8h_xhtml_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:208</div></div>
<div class="ttc" id="struct_ssc_xhtml"><div class="ttname"><a href="struct_ssc.xhtml">Ssc</a></div><div class="ttdoc">Ssc hardware registers. </div><div class="ttdef"><b>Definition:</b> component_ssc.h:41</div></div>
<div class="ttc" id="struct_ssc_xhtml_af90bcd5f9073d836b1d8e62e5e67923a"><div class="ttname"><a href="struct_ssc.xhtml#af90bcd5f9073d836b1d8e62e5e67923a">Ssc::SSC_IER</a></div><div class="ttdeci">__O uint32_t SSC_IER</div><div class="ttdoc">(Ssc Offset: 0x44) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:57</div></div>
<div class="ttc" id="struct_ssc_xhtml_ad6e65ac1d9d1a72880bde888f3132f6b"><div class="ttname"><a href="struct_ssc.xhtml#ad6e65ac1d9d1a72880bde888f3132f6b">Ssc::SSC_SR</a></div><div class="ttdeci">__I uint32_t SSC_SR</div><div class="ttdoc">(Ssc Offset: 0x40) Status Register </div><div class="ttdef"><b>Definition:</b> component_ssc.h:56</div></div>
<div class="ttc" id="struct_ssc_xhtml_a68cc6d35597beda980c50197d8268019"><div class="ttname"><a href="struct_ssc.xhtml#a68cc6d35597beda980c50197d8268019">Ssc::SSC_TSHR</a></div><div class="ttdeci">__IO uint32_t SSC_TSHR</div><div class="ttdoc">(Ssc Offset: 0x34) Transmit Sync. </div><div class="ttdef"><b>Definition:</b> component_ssc.h:53</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
