#######################################################################
##	File: tran1.EML
##    
##	Copyright (C) 2014-2016  Alireza Monemi
##    
##	This file is part of ProNoC 1.5.1 
##
## 	WARNING: THIS IS AN AUTO-GENERATED FILE. CHANGES TO IT 
##	MAY CAUSE UNEXPECTED BEHAIVOR.
################################################################################

$tran1 = bless( {
                  'graph_save' => {
                                    'name' => '/home/alireza/mywork/mpsoc_doc/ProNoC/result/tran1.png',
                                    'extension' => 'png',
                                    'save' => 0
                                  },
                  'fpga_param' => {
                                    'SAVE_NAME' => 'emulate1',
                                    'FPGA_BOARD' => undef,
                                    'SOF_DIR' => '/home/alireza/mywork/mpsoc_work/emulate'
                                  },
                  'sample1' => {
                                 'noc_info' => {
                                                 'ROUTE_NAME' => '"XY"',
                                                 'SSA_EN' => '"YES"',
                                                 'DEBUG_EN' => '0',
                                                 'B' => 4,
                                                 'MUX_TYPE' => '"BINARY"',
                                                 'C' => 0,
                                                 'NX' => 8,
                                                 'TOPOLOGY' => '"MESH"',
                                                 'Fpay' => '32',
                                                 'ROUTE_SUBFUNC' => '"XY"',
                                                 'V' => 2,
                                                 'NY' => 8,
                                                 'AVC_ATOMIC_EN' => 0,
                                                 'COMBINATION_TYPE' => '"COMB_NONSPEC"',
                                                 'VC_REALLOCATION_TYPE' => '"NONATOMIC"',
                                                 'FIRST_ARBITER_EXT_P_EN' => 0,
                                                 'ADD_PIPREG_AFTER_CROSSBAR' => '1\'b0'
                                               },
                                 'status' => 'done',
                                 'PCK_SIZE' => 4,
                                 'sof_file' => '/home/alireza/mywork/mpsoc_work/emulate/sof/DE4_230/xy_ssa.sof',
                                 'color' => 15,
                                 'result' => {
                                               '4' => '15.3',
                                               '2' => '15.3',
                                               '18' => '80.5',
                                               '8' => '17.2',
                                               '20' => '77.0',
                                               '10' => '15.8',
                                               '14' => '18.7',
                                               '16' => '28.1',
                                               '12' => '16.8',
                                               '6' => '16.0'
                                             },
                                 'line_name' => 'xy_ssa',
                                 'SIM_CLOCK_LIMIT' => 100000000,
                                 'PCK_NUM_LIMIT' => 500000,
                                 'ratios' => '2:20:2',
                                 'traffic' => 'transposed 1'
                               },
                  'setting' => {
                                 'soc_path' => 'lib/soc',
                                 'show_tile_setting' => 0,
                                 'show_adv_setting' => 0,
                                 'show_noc_setting' => 1
                               },
                  'noc_type' => {
                                  'ROUTER_TYPE' => '"VC_BASED"'
                                },
                  'parameters_order' => {
                                          'noc_param' => [
                                                           'NX',
                                                           'NY',
                                                           'V',
                                                           'B',
                                                           'Fpay',
                                                           'TOPOLOGY',
                                                           'ROUTE_NAME',
                                                           'SSA_EN',
                                                           'VC_REALLOCATION_TYPE',
                                                           'COMBINATION_TYPE',
                                                           'MUX_TYPE',
                                                           'C',
                                                           'DEBUG_EN',
                                                           'ADD_PIPREG_AFTER_CROSSBAR',
                                                           'FIRST_ARBITER_EXT_P_EN',
                                                           'AVC_ATOMIC_EN',
                                                           'ROUTE_SUBFUNC'
                                                         ],
                                          'sample4' => [
                                                         'line_name',
                                                         'traffic',
                                                         'PCK_SIZE',
                                                         'PCK_NUM_LIMIT',
                                                         'SIM_CLOCK_LIMIT'
                                                       ],
                                          'sample2' => [
                                                         'line_name',
                                                         'traffic',
                                                         'PCK_SIZE',
                                                         'PCK_NUM_LIMIT',
                                                         'SIM_CLOCK_LIMIT'
                                                       ],
                                          'noc_type' => [
                                                          'ROUTER_TYPE'
                                                        ],
                                          'graph_param' => [
                                                             'G_Title',
                                                             'Y_Title',
                                                             'X_Title',
                                                             'legend_placement',
                                                             'Y_MIN',
                                                             'X_MIN',
                                                             'LINEw',
                                                             'G_Title',
                                                             'G_Title',
                                                             'G_Title'
                                                           ],
                                          'sample5' => [
                                                         'line_name',
                                                         'traffic',
                                                         'PCK_SIZE',
                                                         'PCK_NUM_LIMIT',
                                                         'SIM_CLOCK_LIMIT'
                                                       ],
                                          'sample1' => [
                                                         'line_name',
                                                         'traffic',
                                                         'PCK_SIZE',
                                                         'PCK_NUM_LIMIT',
                                                         'SIM_CLOCK_LIMIT'
                                                       ],
                                          'fpga_param' => [
                                                            'FPGA_BOARD',
                                                            'SAVE_NAME',
                                                            'SOF_DIR',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD',
                                                            'FPGA_BOARD'
                                                          ],
                                          'sample3' => [
                                                         'line_name',
                                                         'traffic',
                                                         'PCK_SIZE',
                                                         'PCK_NUM_LIMIT',
                                                         'SIM_CLOCK_LIMIT'
                                                       ]
                                        },
                  'file_name' => undef,
                  'gui_status' => {
                                    'status' => 'ideal',
                                    'timeout' => 0
                                  },
                  'graph_param' => {
                                     'X_MIN' => 2,
                                     'Y_Title' => 'Latency (clock)',
                                     'X_Title' => 'Load per router (flits/clock (%))',
                                     'G_Title' => undef,
                                     'legend_placement' => 'BL',
                                     'LINEw' => 3,
                                     'Y_MIN' => 0
                                   },
                  'sample5' => {
                                 'traffic' => 'transposed 1',
                                 'ratios' => '2:33:2',
                                 'PCK_NUM_LIMIT' => 500000,
                                 'SIM_CLOCK_LIMIT' => 100000000,
                                 'line_name' => 'no_vc',
                                 'result' => {
                                               '14' => '171.4',
                                               '20' => '260.2',
                                               '2' => '19.5',
                                               '4' => '19.5',
                                               '18' => '229.7',
                                               '8' => '22.1',
                                               '6' => '20.2',
                                               '12' => '108.8',
                                               '30' => '307.1',
                                               '28' => '310.6',
                                               '22' => '321.3',
                                               '10' => '34.5',
                                               '32' => '438.4',
                                               '26' => '316.8',
                                               '16' => '167.5',
                                               '24' => '319.8'
                                             },
                                 'color' => 24,
                                 'status' => 'done',
                                 'sof_file' => '/home/alireza/mywork/mpsoc_work/emulate/sof/DE4_230/no_vc.sof',
                                 'PCK_SIZE' => 4,
                                 'noc_info' => {
                                                 'NY' => 8,
                                                 'AVC_ATOMIC_EN' => 0,
                                                 'V' => 1,
                                                 'TOPOLOGY' => '"MESH"',
                                                 'ROUTE_SUBFUNC' => '"XY"',
                                                 'Fpay' => '32',
                                                 'VC_REALLOCATION_TYPE' => '"NONATOMIC"',
                                                 'FIRST_ARBITER_EXT_P_EN' => 0,
                                                 'COMBINATION_TYPE' => '"COMB_NONSPEC"',
                                                 'ADD_PIPREG_AFTER_CROSSBAR' => '1\'b0',
                                                 'ROUTE_NAME' => '"XY"',
                                                 'SSA_EN' => '"NO"',
                                                 'NX' => 8,
                                                 'C' => 0,
                                                 'MUX_TYPE' => '"BINARY"',
                                                 'B' => 4,
                                                 'DEBUG_EN' => '0'
                                               }
                               },
                  'process_notebook' => {
                                          'currentpage' => 0
                                        },
                  'sample3' => {
                                 'ratios' => '2:25:2',
                                 'traffic' => 'transposed 1',
                                 'SIM_CLOCK_LIMIT' => 100000000,
                                 'PCK_NUM_LIMIT' => 500000,
                                 'line_name' => 'full_ssa',
                                 'color' => 23,
                                 'status' => 'done',
                                 'PCK_SIZE' => 4,
                                 'sof_file' => '/home/alireza/mywork/mpsoc_work/emulate/sof/DE4_230/full_ssa.sof',
                                 'result' => {
                                               '4' => '15.9',
                                               '2' => '15.9',
                                               '8' => '17.9',
                                               '18' => '21.1',
                                               '22' => '29.3',
                                               '20' => '23.7',
                                               '10' => '16.5',
                                               '14' => '19.5',
                                               '24' => '69.2',
                                               '12' => '17.6',
                                               '16' => '19.7',
                                               '6' => '16.9'
                                             },
                                 'noc_info' => {
                                                 'TOPOLOGY' => '"MESH"',
                                                 'ROUTE_SUBFUNC' => '"XY"',
                                                 'Fpay' => '32',
                                                 'V' => 2,
                                                 'CONGESTION_INDEX' => 3,
                                                 'NY' => 8,
                                                 'AVC_ATOMIC_EN' => 0,
                                                 'ESCAP_VC_MASK' => '2\'b01',
                                                 'COMBINATION_TYPE' => '"COMB_NONSPEC"',
                                                 'VC_REALLOCATION_TYPE' => '"NONATOMIC"',
                                                 'FIRST_ARBITER_EXT_P_EN' => 0,
                                                 'ADD_PIPREG_AFTER_CROSSBAR' => '1\'b0',
                                                 'ROUTE_NAME' => '"DUATO"',
                                                 'SSA_EN' => '"YES"',
                                                 'DEBUG_EN' => '0',
                                                 'B' => 4,
                                                 'C' => 0,
                                                 'MUX_TYPE' => '"BINARY"',
                                                 'NX' => 8
                                               }
                               },
                  'noc_param' => {
                                   'COMBINATION_TYPE' => '"COMB_NONSPEC"',
                                   'FIRST_ARBITER_EXT_P_EN' => 0,
                                   'VC_REALLOCATION_TYPE' => '"NONATOMIC"',
                                   'TOPOLOGY' => '"MESH"',
                                   'Fpay' => '32',
                                   'ROUTE_SUBFUNC' => '"XY"',
                                   'V' => '2',
                                   'NY' => ' 2',
                                   'AVC_ATOMIC_EN' => 0,
                                   'ADD_PIPREG_AFTER_CROSSBAR' => '1\'b0',
                                   'ROUTE_NAME' => '"XY"',
                                   'DEBUG_EN' => '0',
                                   'B' => '4',
                                   'C' => 0,
                                   'MUX_TYPE' => '"BINARY"',
                                   'NX' => ' 2',
                                   'SSA_EN' => '"NO"'
                                 },
                  'sample4' => {
                                 'ratios' => '2:25:2',
                                 'traffic' => 'transposed 1',
                                 'SIM_CLOCK_LIMIT' => 100000000,
                                 'PCK_NUM_LIMIT' => 500000,
                                 'line_name' => 'full_no_ssa',
                                 'status' => 'done',
                                 'sof_file' => '/home/alireza/mywork/mpsoc_work/emulate/sof/DE4_230/full_no_ssa.sof',
                                 'PCK_SIZE' => 4,
                                 'color' => 27,
                                 'result' => {
                                               '12' => '20.5',
                                               '16' => '21.9',
                                               '6' => '19.3',
                                               '24' => '84.2',
                                               '20' => '24.9',
                                               '10' => '19.4',
                                               '22' => '32.0',
                                               '14' => '21.9',
                                               '8' => '19.9',
                                               '18' => '22.5',
                                               '4' => '18.9',
                                               '2' => '19.0'
                                             },
                                 'noc_info' => {
                                                 'ROUTE_NAME' => '"DUATO"',
                                                 'C' => 0,
                                                 'MUX_TYPE' => '"BINARY"',
                                                 'NX' => 8,
                                                 'DEBUG_EN' => '0',
                                                 'B' => 4,
                                                 'SSA_EN' => '"NO"',
                                                 'VC_REALLOCATION_TYPE' => '"NONATOMIC"',
                                                 'FIRST_ARBITER_EXT_P_EN' => 0,
                                                 'ESCAP_VC_MASK' => '2\'b01',
                                                 'COMBINATION_TYPE' => '"COMB_NONSPEC"',
                                                 'CONGESTION_INDEX' => 3,
                                                 'AVC_ATOMIC_EN' => 0,
                                                 'NY' => 8,
                                                 'Fpay' => '32',
                                                 'TOPOLOGY' => '"MESH"',
                                                 'ROUTE_SUBFUNC' => '"XY"',
                                                 'V' => 2,
                                                 'ADD_PIPREG_AFTER_CROSSBAR' => '1\'b0'
                                               }
                               },
                  'status' => 'ideal',
                  'emulate_name' => 'tran1',
                  'sample2' => {
                                 'line_name' => 'xy_no_ssa',
                                 'PCK_NUM_LIMIT' => 500000,
                                 'SIM_CLOCK_LIMIT' => 100000000,
                                 'traffic' => 'transposed 1',
                                 'ratios' => '2:18:2',
                                 'noc_info' => {
                                                 'MUX_TYPE' => '"BINARY"',
                                                 'C' => 0,
                                                 'NX' => 8,
                                                 'DEBUG_EN' => '0',
                                                 'B' => 4,
                                                 'SSA_EN' => '"NO"',
                                                 'ROUTE_NAME' => '"XY"',
                                                 'ADD_PIPREG_AFTER_CROSSBAR' => '1\'b0',
                                                 'VC_REALLOCATION_TYPE' => '"NONATOMIC"',
                                                 'FIRST_ARBITER_EXT_P_EN' => 0,
                                                 'COMBINATION_TYPE' => '"COMB_NONSPEC"',
                                                 'NY' => 8,
                                                 'AVC_ATOMIC_EN' => 0,
                                                 'Fpay' => '32',
                                                 'ROUTE_SUBFUNC' => '"XY"',
                                                 'TOPOLOGY' => '"MESH"',
                                                 'V' => 2
                                               },
                                 'result' => {
                                               '2' => '18.9',
                                               '4' => '18.9',
                                               '8' => '20.1',
                                               '18' => '82.1',
                                               '14' => '21.6',
                                               '10' => '19.1',
                                               '6' => '19.2',
                                               '12' => '19.8',
                                               '16' => '30.5'
                                             },
                                 'color' => 10,
                                 'status' => 'done',
                                 'sof_file' => '/home/alireza/mywork/mpsoc_work/emulate/sof/DE4_230/xy_no_ssa.sof',
                                 'PCK_SIZE' => 4
                               },
                  'graph_scale' => '4',
                  'emulate_num' => 5
                }, 'emulator' );
