strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_154:AL"	 [def_var="[]",
		label="Leaf_154:AL"];
	"154:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7ff64a603890>",
		clk_sens=False,
		fillcolor=gold,
		label="154:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="[]"];
	"155:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff64a603790>",
		fillcolor=turquoise,
		label="155:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"154:AL" -> "155:BL"	 [cond="[]",
		lineno=None];
	"119:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7ff64a22ccd0>",
		def_var="['key_out']",
		fillcolor=deepskyblue,
		label="119:AS
key_out[KEY_WIDTH*(KEY_NUM-j)-1:KEY_WIDTH*(KEY_NUM-j-1)] = key[j] ^ g_func;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['key', 'j', 'g_func']"];
	"150:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7ff64a6034d0>",
		def_var="['g_func']",
		fillcolor=deepskyblue,
		label="150:AS
g_func = { g_out[KEY_WIDTH-1:KEY_WIDTH-WORD] ^ rc, g_out[KEY_WIDTH-WORD-1:0] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['g_out', 'KEY_WIDTH', 'KEY_WIDTH', 'WORD', 'rc', 'g_out', 'KEY_WIDTH', 'WORD']"];
	"150:AS" -> "119:AS";
	"122:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7ff64a2296d0>",
		def_var="['key_out']",
		fillcolor=deepskyblue,
		label="122:AS
key_out[KEY_WIDTH*(KEY_NUM-j)-1:KEY_WIDTH*(KEY_NUM-j-1)] = (add_w_out)? key[j] ^ key[j - 1] ^ g_func : key[j] ^ key[j - 1];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['add_w_out', 'key', 'j', 'key', 'j', 'g_func', 'key', 'j', 'key', 'j']"];
	"150:AS" -> "122:AS";
	"167:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7ff64a609050>",
		clk_sens=False,
		fillcolor=gold,
		label="167:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="[]"];
	"168:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff64a603ed0>",
		fillcolor=turquoise,
		label="168:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"167:AL" -> "168:BL"	 [cond="[]",
		lineno=None];
	"152:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7ff64a603750>",
		def_var="['rc']",
		fillcolor=deepskyblue,
		label="152:AS
rc = (enc_dec)? rc_dir : rc_inv;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['enc_dec', 'rc_dir', 'rc_inv']"];
	"152:AS" -> "150:AS";
	"Leaf_167:AL"	 [def_var="[]",
		label="Leaf_167:AL"];
	"124:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7ff64a5fe050>",
		def_var="['key_out']",
		fillcolor=deepskyblue,
		label="124:AS
key_out[KEY_WIDTH*(KEY_NUM-j)-1:KEY_WIDTH*(KEY_NUM-j-1)] = key[j] ^ key[j - 1];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['key', 'j', 'key', 'j']"];
	"155:BL" -> "Leaf_154:AL"	 [cond="[]",
		lineno=None];
	"107:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7ff64a4d5510>",
		def_var="['key']",
		fillcolor=deepskyblue,
		label="107:AS
key[KEY_NUM - 1 - i] = key_in[KEY_WIDTH*(i+1)-1:KEY_WIDTH*i];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['key_in', 'KEY_WIDTH', 'i', 'KEY_WIDTH', 'i']"];
	"107:AS" -> "119:AS";
	"107:AS" -> "122:AS";
	"107:AS" -> "124:AS";
	"135:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7ff64a5febd0>",
		def_var="['rot_in']",
		fillcolor=deepskyblue,
		label="135:AS
rot_in[k] = (enc_dec)? key[KEY_NUM - 1][WORD*(k+1)-1:WORD*k] : key[KEY_NUM - 1][WORD*(k+1)-1:WORD*k] ^ key[KEY_NUM - 2][WORD*(\
k+1)-1:WORD*k];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['enc_dec', 'key', 'KEY_NUM', 'WORD', 'k', 'WORD', 'k', 'key', 'KEY_NUM', 'WORD', 'k', 'WORD', 'k', 'key', 'KEY_NUM', 'WORD', 'k', '\
WORD', 'k']"];
	"107:AS" -> "135:AS";
	"168:BL" -> "Leaf_167:AL"	 [cond="[]",
		lineno=None];
	"143:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7ff64a603090>",
		def_var="['g_in']",
		fillcolor=deepskyblue,
		label="143:AS
g_in[WORD*(l+1)-1:WORD*l] = rot_in[(KEY_NUM + l - 1) % KEY_NUM];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rot_in', 'KEY_NUM', 'l', 'KEY_NUM']"];
	"135:AS" -> "143:AS";
}
