<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../../code.css">
  </head>
  <body>
    third_party/cores/opentitan/hw/ip/prim/rtl/prim_assert.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// Macros and helper code for using assertions.</span>
<a name="l-6"></a><span class="c1">//  - Provides default clk and rst options to simplify code</span>
<a name="l-7"></a><span class="c1">//  - Provides boiler plate template for common assertions</span>
<a name="l-8"></a>
<a name="l-9"></a><span class="no">`ifndef</span> <span class="n">PRIM_ASSERT_SV</span>
<a name="l-10"></a><span class="cp">`define PRIM_ASSERT_SV</span>
<a name="l-11"></a>
<a name="l-12"></a><span class="c1">///////////////////</span>
<a name="l-13"></a><span class="c1">// Helper macros //</span>
<a name="l-14"></a><span class="c1">///////////////////</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="c1">// Default clk and reset signals used by assertion macros below.</span>
<a name="l-17"></a><span class="cp">`define ASSERT_DEFAULT_CLK clk_i</span>
<a name="l-18"></a><span class="cp">`define ASSERT_DEFAULT_RST !rst_ni</span>
<a name="l-19"></a>
<a name="l-20"></a><span class="c1">// Converts an arbitrary block of code into a Verilog string</span>
<a name="l-21"></a><span class="cp">`define PRIM_STRINGIFY(__x) `&quot;__x`&quot;</span>
<a name="l-22"></a>
<a name="l-23"></a><span class="c1">// ASSERT_ERROR logs an error message with either `uvm_error or with $error.</span>
<a name="l-24"></a><span class="c1">//</span>
<a name="l-25"></a><span class="c1">// This somewhat duplicates `DV_ERROR macro defined in hw/dv/sv/dv_utils/dv_macros.svh. The reason</span>
<a name="l-26"></a><span class="c1">// for redefining it here is to avoid creating a dependency.</span>
<a name="l-27"></a><span class="cp">`define ASSERT_ERROR(__name)                                                             \</span>
<a name="l-28"></a><span class="cp">`ifdef UVM                                                                               \</span>
<a name="l-29"></a><span class="cp">  uvm_pkg::uvm_report_error(&quot;ASSERT FAILED&quot;, `PRIM_STRINGIFY(__name), uvm_pkg::UVM_NONE, \</span>
<a name="l-30"></a><span class="cp">                            `__FILE__, `__LINE__, &quot;&quot;, 1);                                \</span>
<a name="l-31"></a><span class="cp">`else                                                                                    \</span>
<a name="l-32"></a><span class="cp">  $error(&quot;%0t: (%0s:%0d) [%m] [ASSERT FAILED] %0s&quot;, $time, `__FILE__, `__LINE__, MSG_);  \</span>
<a name="l-33"></a><span class="cp">`endif</span>
<a name="l-34"></a>
<a name="l-35"></a><span class="c1">// The basic helper macros are actually defined in &quot;implementation headers&quot;. The macros should do</span>
<a name="l-36"></a><span class="c1">// the same thing in each case (except for the dummy flavour), but in a way that the respective</span>
<a name="l-37"></a><span class="c1">// tools support.</span>
<a name="l-38"></a><span class="c1">//</span>
<a name="l-39"></a><span class="c1">// If the tool supports assertions in some form, we also define INC_ASSERT (which can be used to</span>
<a name="l-40"></a><span class="c1">// hide signal definitions that are only used for assertions).</span>
<a name="l-41"></a><span class="c1">//</span>
<a name="l-42"></a><span class="c1">// The list of basic macros supported is:</span>
<a name="l-43"></a><span class="c1">//</span>
<a name="l-44"></a><span class="c1">//  ASSERT_I:     Immediate assertion. Note that immediate assertions are sensitive to simulation</span>
<a name="l-45"></a><span class="c1">//                glitches.</span>
<a name="l-46"></a><span class="c1">//</span>
<a name="l-47"></a><span class="c1">//  ASSERT_INIT:  Assertion in initial block. Can be used for things like parameter checking.</span>
<a name="l-48"></a><span class="c1">//</span>
<a name="l-49"></a><span class="c1">//  ASSERT_FINAL: Assertion in final block. Can be used for things like queues being empty at end of</span>
<a name="l-50"></a><span class="c1">//                sim, all credits returned at end of sim, state machines in idle at end of sim.</span>
<a name="l-51"></a><span class="c1">//</span>
<a name="l-52"></a><span class="c1">//  ASSERT:       Assert a concurrent property directly. It can be called as a module (or</span>
<a name="l-53"></a><span class="c1">//                interface) body item.</span>
<a name="l-54"></a><span class="c1">//</span>
<a name="l-55"></a><span class="c1">//                Note: We use (__rst !== &#39;0) in the disable iff statements instead of (__rst ==</span>
<a name="l-56"></a><span class="c1">//                &#39;1). This properly disables the assertion in cases when reset is X at the</span>
<a name="l-57"></a><span class="c1">//                beginning of a simulation. For that case, (reset == &#39;1) does not disable the</span>
<a name="l-58"></a><span class="c1">//                assertion.</span>
<a name="l-59"></a><span class="c1">//</span>
<a name="l-60"></a><span class="c1">//  ASSERT_NEVER: Assert a concurrent property NEVER happens</span>
<a name="l-61"></a><span class="c1">//</span>
<a name="l-62"></a><span class="c1">//  ASSERT_KNOWN: Assert that signal has a known value (each bit is either &#39;0&#39; or &#39;1&#39;) after reset.</span>
<a name="l-63"></a><span class="c1">//                It can be called as a module (or interface) body item.</span>
<a name="l-64"></a><span class="c1">//</span>
<a name="l-65"></a><span class="c1">//  COVER:        Cover a concurrent property</span>
<a name="l-66"></a><span class="c1">//</span>
<a name="l-67"></a><span class="c1">//  ASSUME:       Assume a concurrent property</span>
<a name="l-68"></a><span class="c1">//</span>
<a name="l-69"></a><span class="c1">//  ASSUME_I:     Assume an immediate property</span>
<a name="l-70"></a>
<a name="l-71"></a><span class="no">`ifdef</span> <span class="n">VERILATOR</span>
<a name="l-72"></a> <span class="no">`include</span> <span class="s">&quot;prim_assert_dummy_macros.svh&quot;</span>
<a name="l-73"></a><span class="no">`elsif</span> <span class="n">SYNTHESIS</span>
<a name="l-74"></a> <span class="no">`include</span> <span class="s">&quot;prim_assert_dummy_macros.svh&quot;</span>
<a name="l-75"></a><span class="no">`elsif</span> <span class="n">YOSYS</span>
<a name="l-76"></a> <span class="no">`include</span> <span class="s">&quot;prim_assert_yosys_macros.svh&quot;</span>
<a name="l-77"></a><span class="cp"> `define INC_ASSERT</span>
<a name="l-78"></a><span class="no">`else</span>
<a name="l-79"></a> <span class="no">`include</span> <span class="s">&quot;prim_assert_standard_macros.svh&quot;</span>
<a name="l-80"></a><span class="cp"> `define INC_ASSERT</span>
<a name="l-81"></a><span class="no">`endif</span>
<a name="l-82"></a>
<a name="l-83"></a><span class="c1">//////////////////////////////</span>
<a name="l-84"></a><span class="c1">// Complex assertion macros //</span>
<a name="l-85"></a><span class="c1">//////////////////////////////</span>
<a name="l-86"></a>
<a name="l-87"></a><span class="c1">// Assert that signal is an active-high pulse with pulse length of 1 clock cycle</span>
<a name="l-88"></a><span class="cp">`define ASSERT_PULSE(__name, __sig, __clk = `ASSERT_DEFAULT_CLK, __rst = `ASSERT_DEFAULT_RST) \</span>
<a name="l-89"></a><span class="cp">  `ASSERT(__name, $rose(__sig) |=&gt; !(__sig), __clk, __rst)</span>
<a name="l-90"></a>
<a name="l-91"></a><span class="c1">// Assert that a property is true only when an enable signal is set.  It can be called as a module</span>
<a name="l-92"></a><span class="c1">// (or interface) body item.</span>
<a name="l-93"></a><span class="cp">`define ASSERT_IF(__name, __prop, __enable, __clk = `ASSERT_DEFAULT_CLK, __rst = `ASSERT_DEFAULT_RST) \</span>
<a name="l-94"></a><span class="cp">  `ASSERT(__name, (__enable) |-&gt; (__prop), __clk, __rst)</span>
<a name="l-95"></a>
<a name="l-96"></a><span class="c1">// Assert that signal has a known value (each bit is either &#39;0&#39; or &#39;1&#39;) after reset if enable is</span>
<a name="l-97"></a><span class="c1">// set.  It can be called as a module (or interface) body item.</span>
<a name="l-98"></a><span class="cp">`define ASSERT_KNOWN_IF(__name, __sig, __enable, __clk = `ASSERT_DEFAULT_CLK, __rst = `ASSERT_DEFAULT_RST) \</span>
<a name="l-99"></a><span class="cp">  `ASSERT_KNOWN(__name``KnownEnable, __enable, __clk, __rst)                                               \</span>
<a name="l-100"></a><span class="cp">  `ASSERT_IF(__name, !$isunknown(__sig), __enable, __clk, __rst)</span>
<a name="l-101"></a>
<a name="l-102"></a><span class="c1">//////////////////////////////////</span>
<a name="l-103"></a><span class="c1">// For formal verification only //</span>
<a name="l-104"></a><span class="c1">//////////////////////////////////</span>
<a name="l-105"></a>
<a name="l-106"></a><span class="c1">// Note that the existing set of ASSERT macros specified above shall be used for FPV,</span>
<a name="l-107"></a><span class="c1">// thereby ensuring that the assertions are evaluated during DV simulations as well.</span>
<a name="l-108"></a>
<a name="l-109"></a><span class="c1">// ASSUME_FPV</span>
<a name="l-110"></a><span class="c1">// Assume a concurrent property during formal verification only.</span>
<a name="l-111"></a><span class="cp">`define ASSUME_FPV(__name, __prop, __clk = `ASSERT_DEFAULT_CLK, __rst = `ASSERT_DEFAULT_RST) \</span>
<a name="l-112"></a><span class="cp">`ifdef FPV_ON                                                                                \</span>
<a name="l-113"></a><span class="cp">   `ASSUME(__name, __prop, __clk, __rst)                                                     \</span>
<a name="l-114"></a><span class="cp">`endif</span>
<a name="l-115"></a>
<a name="l-116"></a><span class="c1">// ASSUME_I_FPV</span>
<a name="l-117"></a><span class="c1">// Assume a concurrent property during formal verification only.</span>
<a name="l-118"></a><span class="cp">`define ASSUME_I_FPV(__name, __prop) \</span>
<a name="l-119"></a><span class="cp">`ifdef FPV_ON                        \</span>
<a name="l-120"></a><span class="cp">   `ASSUME_I(__name, __prop)         \</span>
<a name="l-121"></a><span class="cp">`endif</span>
<a name="l-122"></a>
<a name="l-123"></a><span class="c1">// COVER_FPV</span>
<a name="l-124"></a><span class="c1">// Cover a concurrent property during formal verification</span>
<a name="l-125"></a><span class="cp">`define COVER_FPV(__name, __prop, __clk = `ASSERT_DEFAULT_CLK, __rst = `ASSERT_DEFAULT_RST) \</span>
<a name="l-126"></a><span class="cp">`ifdef FPV_ON                                                                               \</span>
<a name="l-127"></a><span class="cp">   `COVER(__name, __prop, __clk, __rst)                                                     \</span>
<a name="l-128"></a><span class="cp">`endif</span>
<a name="l-129"></a>
<a name="l-130"></a><span class="no">`endif</span> <span class="c1">// PRIM_ASSERT_SV</span>
</pre></div>
</td></tr></table>
  </body>
</html>