Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat May 11 22:10:42 2024
| Host         : christopher running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.036ns  (logic 3.556ns (17.748%)  route 16.480ns (82.252%))
  Logic Levels:           25  (LUT2=2 LUT3=1 LUT4=4 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 18.407 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16091, routed)       1.724    -0.968    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X77Y31         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=8, routed)           0.621     0.109    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_3[1]
    SLICE_X72Y30         LUT2 (Prop_lut2_I0_O)        0.124     0.233 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___41_i_1__0/O
                         net (fo=181, routed)         1.270     1.503    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0
    SLICE_X77Y34         LUT5 (Prop_lut5_I1_O)        0.124     1.627 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_43/O
                         net (fo=5, routed)           0.837     2.463    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X78Y34         LUT4 (Prop_lut4_I1_O)        0.124     2.587 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19/O
                         net (fo=4, routed)           0.589     3.177    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[step]_i_19_n_2
    SLICE_X80Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.301 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___103_i_16__0/O
                         net (fo=1, routed)           0.643     3.943    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___103_i_2__1_0
    SLICE_X80Y33         LUT6 (Prop_lut6_I0_O)        0.124     4.067 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___103_i_5__1/O
                         net (fo=1, routed)           0.452     4.520    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___103_i_5__1_n_2
    SLICE_X78Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.644 f  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___103_i_2__1/O
                         net (fo=68, routed)          0.601     5.245    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X76Y30         LUT4 (Prop_lut4_I1_O)        0.124     5.369 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.868     6.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X77Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.361 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_7/O
                         net (fo=3, routed)           0.847     7.208    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_7_n_2
    SLICE_X77Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.332 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_3/O
                         net (fo=5, routed)           0.657     7.989    i_ariane/i_cva6/issue_stage_i/i_scoreboard/debug_mode_q_i_3_n_2
    SLICE_X77Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.113 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___34_i_4/O
                         net (fo=5, routed)           0.988     9.100    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X70Y33         LUT4 (Prop_lut4_I1_O)        0.124     9.224 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___34_i_1/O
                         net (fo=147, routed)         0.536     9.760    i_ariane/i_cva6/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X69Y31         LUT5 (Prop_lut5_I3_O)        0.124     9.884 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_div/i___227_i_1__1/O
                         net (fo=34, routed)          0.307    10.191    i_ariane/i_cva6/ex_stage_i/FSM_sequential_state_q_reg[0]
    SLICE_X71Y31         LUT3 (Prop_lut3_I1_O)        0.124    10.315 r  i_ariane/i_cva6/ex_stage_i/i___227/O
                         net (fo=2, routed)           0.296    10.612    i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/i___28_0
    SLICE_X69Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.736 r  i_ariane/i_cva6/ex_stage_i/i_mult/i_multiplier/i___28_i_2/O
                         net (fo=14, routed)          0.791    11.527    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[0]
    SLICE_X63Y34         LUT6 (Prop_lut6_I3_O)        0.124    11.651 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___67_i_21/O
                         net (fo=2, routed)           0.590    12.240    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___67_i_21_n_2
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.364 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___118_i_13/O
                         net (fo=1, routed)           0.586    12.951    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___118_i_13_n_2
    SLICE_X60Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.075 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___118_i_4/O
                         net (fo=5, routed)           0.318    13.393    i_ariane/i_cva6/issue_stage_i/i_scoreboard/rs2_fwd_req[2]
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.517 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___117_i_1/O
                         net (fo=4, routed)           0.173    13.690    i_ariane/i_cva6/id_stage_i/mem_q[0][sbe][fu][2]_i_6
    SLICE_X62Y34         LUT4 (Prop_lut4_I1_O)        0.124    13.814 r  i_ariane/i_cva6/id_stage_i/mem_q[0][sbe][fu][2]_i_15/O
                         net (fo=1, routed)           0.463    14.277    i_ariane/i_cva6/issue_stage_i/rs2_valid_iro_sb
    SLICE_X64Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.401 f  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6/O
                         net (fo=1, routed)           0.453    14.853    i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_6_n_2
    SLICE_X66Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.977 r  i_ariane/i_cva6/issue_stage_i/mem_q[0][sbe][fu][2]_i_2/O
                         net (fo=22, routed)          0.683    15.661    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][fu][2]_1
    SLICE_X72Y35         LUT6 (Prop_lut6_I1_O)        0.124    15.785 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][fu][2]_i_1/O
                         net (fo=5, routed)           0.840    16.624    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][fu][2]_0[1]
    SLICE_X73Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.748 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___5_i_6/O
                         net (fo=1, routed)           0.782    17.530    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___5_i_6_n_2
    SLICE_X71Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.654 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___5_i_3/O
                         net (fo=24, routed)          0.698    18.352    i_ariane/i_cva6/issue_stage_i/i_scoreboard/trans_id_q_reg[0]
    SLICE_X71Y34         LUT6 (Prop_lut6_I3_O)        0.124    18.476 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.592    19.067    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[1][sbe][rd][4]_i_1_n_2
    SLICE_X70Y34         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16091, routed)       1.552    18.407    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X70Y34         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][4]/C
                         clock pessimism              0.567    18.975    
                         clock uncertainty           -0.079    18.895    
    SLICE_X70Y34         FDCE (Setup_fdce_C_CE)      -0.205    18.690    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[1][sbe][rd][4]
  -------------------------------------------------------------------
                         required time                         18.690    
                         arrival time                         -19.067    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.135ns  (logic 4.015ns (65.450%)  route 2.120ns (34.550%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         2.053     7.313    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X111Y115       FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y115       FDCE (Prop_fdce_C_Q)         0.459     7.772 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.120     9.892    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.449 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.449    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.449    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             16.560ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.773ns (27.273%)  route 2.061ns (72.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16091, routed)       1.966    -0.726    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X92Y117        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDPE (Prop_fdpe_C_Q)         0.478    -0.248 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.838     0.590    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X91Y117        LUT3 (Prop_lut3_I2_O)        0.295     0.885 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.223     2.108    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y116        FDCE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16091, routed)       1.713    18.568    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X87Y116        FDCE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.585    19.153    
                         clock uncertainty           -0.079    19.073    
    SLICE_X87Y116        FDCE (Recov_fdce_C_CLR)     -0.405    18.668    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                 16.560    




