You are a GPU kernel optimization architect. Analyze the kernel and identify **ONE high-level algorithmic optimization**.

# PyTorch Reference
```python
import torch
import torch.nn as nn

class Model(nn.Module):
    """
    Simple model that performs Instance Normalization.
    """
    def __init__(self, num_features: int):
        """
        Initializes the InstanceNorm layer.

        Args:
            num_features (int): Number of features in the input tensor.
        """
        super(Model, self).__init__()
        self.inorm = nn.InstanceNorm2d(num_features=num_features)

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        """
        Applies Instance Normalization to the input tensor.

        Args:
            x (torch.Tensor): Input tensor of shape (batch_size, num_features, height, width).

        Returns:
            torch.Tensor: Output tensor with Instance Normalization applied, same shape as input.
        """
        return self.inorm(x)

batch_size = 112  # heavier workload
features = 64
dim1 = 512
dim2 = 512

def get_inputs():
    x = torch.rand(batch_size, features, dim1, dim2)
    return [x]

def get_init_inputs():
    return [features]
```

# Current Triton Kernel
```python
# <complete ModelNew code with optimized Triton kernels>
import torch, torch.nn as nn, triton, triton.language as tl


@triton.jit
def instance_norm_partial_sums_kernel(
    x_ptr,          # *f32 / *f16 / *bf16, [M, S] flattened
    sum_ptr,        # *f32, [M]
    sum_sq_ptr,     # *f32, [M]
    M,              # int: number of (N, C) rows
    S,              # int: spatial size H*W
    NUM_CHUNKS,     # int: number of chunks along S
    BLOCK_SIZE: tl.constexpr,  # power-of-2, e.g., 256
):
    pid = tl.program_id(axis=0)

    row = pid // NUM_CHUNKS
    chunk = pid % NUM_CHUNKS

    # Each row has S contiguous elements
    row_start = row * S

    offsets = chunk * BLOCK_SIZE + tl.arange(0, BLOCK_SIZE)
    mask = offsets < S

    idx = row_start + offsets
    x = tl.load(x_ptr + idx, mask=mask, other=0.0)
    x_f32 = x.to(tl.float32)

    sum_val = tl.sum(x_f32, axis=0)
    sum_sq_val = tl.sum(x_f32 * x_f32, axis=0)

    tl.atomic_add(sum_ptr + row, sum_val)
    tl.atomic_add(sum_sq_ptr + row, sum_sq_val)


@triton.jit
def instance_norm_forward_kernel(
    x_ptr,          # *f32 / *f16 / *bf16, [M, S] flattened
    y_ptr,          # same dtype as x, [M, S]
    sum_ptr,        # *f32, [M]
    sum_sq_ptr,     # *f32, [M]
    M,              # int
    S,              # int
    eps,            # float32
    NUM_CHUNKS,     # int
    BLOCK_SIZE: tl.constexpr,
):
    pid = tl.program_id(axis=0)

    row = pid // NUM_CHUNKS
    chunk = pid % NUM_CHUNKS

    row_start = row * S

    offsets = chunk * BLOCK_SIZE + tl.arange(0, BLOCK_SIZE)
    mask = offsets < S
    idx = row_start + offsets

    # Load row statistics
    sum_val = tl.load(sum_ptr + row)
    sum_sq_val = tl.load(sum_sq_ptr + row)

    S_f32 = tl.full((), S, dtype=tl.float32)
    mean = sum_val / S_f32
    mean_sq = mean * mean
    var = sum_sq_val / S_f32 - mean_sq
    inv_std = 1.0 / tl.sqrt(var + eps)

    x = tl.load(x_ptr + idx, mask=mask, other=0.0)
    x_f32 = x.to(tl.float32)

    y_f32 = (x_f32 - mean) * inv_std
    y = y_f32.to(x.dtype)

    tl.store(y_ptr + idx, y, mask=mask)


def triton_instance_norm_2d(x: torch.Tensor, eps: float = 1e-5) -> torch.Tensor:
    """
    InstanceNorm2d via Triton.
    Normalizes over (H, W) per (N, C) instance, no affine transform.
    """
    assert x.is_cuda, "Input tensor must be on CUDA for Triton kernels."
    assert x.dim() == 4, "Expected NCHW input."

    N, C, H, W = x.shape
    M = N * C
    S = H * W

    x_flat = x.contiguous().view(M, S)
    y_flat = torch.empty_like(x_flat)

    # Accumulators for per-(N,C) statistics
    sum_buf = torch.zeros(M, device=x.device, dtype=torch.float32)
    sum_sq_buf = torch.zeros(M, device=x.device, dtype=torch.float32)

    BLOCK_SIZE = 256  # power-of-2 as required
    NUM_CHUNKS = triton.cdiv(S, BLOCK_SIZE)

    grid = lambda meta: (M * NUM_CHUNKS,)

    # Pass 1: compute partial sums and sum of squares
    instance_norm_partial_sums_kernel[grid](
        x_flat,
        sum_buf,
        sum_sq_buf,
        M,
        S,
        NUM_CHUNKS,
        BLOCK_SIZE=BLOCK_SIZE,
    )

    # Pass 2: normalize
    instance_norm_forward_kernel[grid](
        x_flat,
        y_flat,
        sum_buf,
        sum_sq_buf,
        M,
        S,
        eps,
        NUM_CHUNKS,
        BLOCK_SIZE=BLOCK_SIZE,
    )

    return y_flat.view(N, C, H, W)


class ModelNew(nn.Module):
    """
    Triton-accelerated Instance Normalization (2D, NCHW) without affine.
    Matches nn.InstanceNorm2d(num_features, affine=False, track_running_stats=False).
    """
    def __init__(self, num_features: int, eps: float = 1e-5):
        super().__init__()
        self.num_features = num_features
        self.eps = eps

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        return triton_instance_norm_2d(x, eps=self.eps)
```

# Performance
- **PyTorch baseline**: 32.91 ms
- **Current Triton**: 33.69 ms
- **Current speedup**: 0.98x (-2.4% vs baseline)


---

## Analysis Steps

1. **Code Analysis**: Count kernels, identify operations, check for inefficiencies
2. **Performance Diagnosis**: Use metrics/latency to identify bottleneck type
3. **Root Cause**: Combine code + performance to find the core issue

## Optimization Categories (pick ONE if worth optimizing):

### 1. Operator Fusion
Fuse consecutive ops into fewer kernels to reduce memory traffic and launch overhead.

### 2. Algorithm Replacement
Replace naive algorithm with optimized variant.
- For Attention: Flash Attention, online softmax
- For Convolution: Winograd, im2col
- **For RNN/GRU/LSTM**: Persistent kernel with HYBRID computation
  - **CRITICAL**: Use hybrid approach for best performance:
    * Precompute input-side gates ONCE (outside kernel): `gates_x = (T*B, In) @ W_ih`
    * Persistent kernel (inside): only recurrent-side: `for t: gates_h = h @ W_hh`
  - Time loop `for t in range(T)` must be inside kernel, NOT in Python
  - Launch kernel once per layer, not once per timestep
  - Expected speedup: 10-100x (vs per-timestep launches)

### 3. Kernel Launch Reduction
Combine multiple small kernels to reduce overhead.
- **For RNN/GRU/LSTM**: See "Algorithm Replacement" above for persistent kernel approach

### 4. Memory Layout Optimization
Use in-place operations, buffer reuse, or better layouts.

## Should We Optimize?

Before proposing optimization, determine if it's worthwhile:
- **Not worth optimizing** if:
  - Code is already near-optimal (expected speedup < 10%)
  - Bottleneck cannot be addressed (hardware limited, already optimal algorithm)
  - Optimization would add significant complexity with minimal gain

- **Worth optimizing** if:
  - Clear algorithmic inefficiency exists (multiple kernels, suboptimal algorithm)
  - Expected speedup >= 20%
  - Concrete optimization path available

## Output (JSON)

```json
{
  "worth_optimizing": "yes/no",
  "reason": "<Why worth or not worth optimizing, 1 sentence>",
  "bottleneck": "<Root cause in 1-2 sentences, empty if not worth optimizing>",
  "optimisation method": "<Specific optimization in 1-2 sentences, empty if not worth optimizing>",
  "modification plan": "<Implementation steps in 2-3 sentences, empty if not worth optimizing>",
  "expected_speedup": "<e.g., '30-40%', empty if not worth optimizing>"
}
```

Return JSON only.
