#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 31 21:11:26 2023
# Process ID: 23336
# Current directory: E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/design_1_wrapper.vds
# Journal file: E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:packagingInfo' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file e:/vivado/vivado-library-master/ip/Zmods/ZmodDigitizerController/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado/vivado-library-master/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/app/vivado/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.793 ; gain = 234.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'design_1' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:89]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 7 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 8 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:179]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 7 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 8 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (2#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (2#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (2#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (2#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (3#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (4#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (5#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 7 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 7 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (6#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 8 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (6#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:750]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (7#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (8#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:89]
WARNING: [Synth 8-7023] instance 'axi_gpio_0' of module 'design_1_axi_gpio_0_0' has 25 connections declared, but only 24 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:432]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:88]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:178]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (9#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 64'b0000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (10#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (10#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G0.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:619]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].GPIO2_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (10#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (10#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_1_0' (11#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/synth/design_1_axi_gpio_1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_2_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:87]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 6 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:175]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 6 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (11#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 6 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (11#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (11#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (11#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_2_0' (12#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/synth/design_1_axi_gpio_2_0.vhd:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:1167]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3107]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (13#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3107]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3239]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (14#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3239]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3371]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (15#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3371]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_J0G1J0' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3503]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_J0G1J0' (16#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3503]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_19YU2FS' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3635]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_19YU2FS' (17#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3635]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_KSVY9L' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3767]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_KSVY9L' (18#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3767]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_18J6S0R' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3899]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_18J6S0R' (19#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3899]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_LYVHKQ' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4031]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_LYVHKQ' (20#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4031]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_1FF5BKI' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4163]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_1FF5BKI' (21#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4163]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_NV1J5F' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4295]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_NV1J5F' (22#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4295]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_XTG13A' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4441]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_XTG13A' (23#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4441]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_15TB7MV' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4573]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_15TB7MV' (24#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4573]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4939]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (25#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4939]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1F69D31' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:5085]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_top' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_axi_downsizer' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_b_downsizer' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_b_downsizer' (26#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (27#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen' (45#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo' (46#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_fifo_gen__parameterized0' (46#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_19_axic_fifo__parameterized0' (46#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/60de/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_empty_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_depth_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer' (47#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_w_downsizer' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_w_downsizer' (48#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:968]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0' (48#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_20_r_downsizer' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_r_downsizer' (49#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_axi_downsizer' (50#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_20_top' (51#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (52#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_incr_cmd' (53#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wrap_cmd' (54#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_cmd_translator' (55#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm' (56#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_aw_channel' (57#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo' (58#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0' (58#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_b_channel' (59#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm' (60#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_ar_channel' (61#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1' (61#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2' (61#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s_r_channel' (62#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (63#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (64#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice' (65#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized0' (65#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized1' (65#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized2' (65#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice' (66#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (66#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (66#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized3' (66#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized4' (66#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized5' (66#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized6' (66#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axi_register_slice__parameterized0' (66#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:3704]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_20_axi_register_slice' has 93 connections declared, but only 92 given [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_b2s' (67#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_20_axi_protocol_converter' (68#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (69#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1F69D31' (70#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:5085]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 12 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 768'b000000000000000000000000000000000100010010100010000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000100101000110000000000000000000000000000000000000000000000000100000001100010000000000000000000000000000000000000000000000000010000000110000100000000000000000000000000000000000000000000000001000000011000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 384'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 384'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 384'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 384'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 384'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 12'b111111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 12'b111111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 12 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 768'b000000000000000000000000000000000100010010100010000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000100101000110000000000000000000000000000000000000000000000000100000001100010000000000000000000000000000000000000000000000000010000000110000100000000000000000000000000000000000000000000000001000000011000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 768'b000000000000000000000000000000000100010010100010111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000100101000111111111111111111000000000000000000000000000000000100000001100010111111111111111100000000000000000000000000000000010000000110000111111111111111110000000000000000000000000000000001000000011000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000000000010111111111111111100000000000000000000000000000000010000000000000111111111111111110000000000000000000000000000000001000000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 12'b111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 12'b111111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 13 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 12'b000000000000 
	Parameter P_M_AXILITE_MASK bound to: 12'b000000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 12 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 768'b000000000000000000000000000000000100010010100010000000000000000000000000000000000000000000000000010000010010000000000000000000000000000000000000000000000000000001000100101000110000000000000000000000000000000000000000000000000100000001100010000000000000000000000000000000000000000000000000010000000110000100000000000000000000000000000000000000000000000001000000011000000000000000000000000000000000000000000000000000000100000111000000000000000000000000000000000000000000000000000000010001001010000100000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 768'b000000000000000000000000000000000100010010100010111111111111111100000000000000000000000000000000010000010010000011111111111111110000000000000000000000000000000001000100101000111111111111111111000000000000000000000000000000000100000001100010111111111111111100000000000000000000000000000000010000000110000111111111111111110000000000000000000000000000000001000000011000001111111111111111000000000000000000000000000000000100000111000000111111111111111100000000000000000000000000000000010001001010000111111111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000000000010111111111111111100000000000000000000000000000000010000000000000111111111111111110000000000000000000000000000000001000000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 13'b0111111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (71#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (72#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_decoder' (73#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (74#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (74#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_decerr_slave' (75#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (75#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_addr_arbiter_sasd' (76#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter' (77#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_splitter__parameterized0' (77#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 13 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (77#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 13 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (77#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_20_axic_register_slice__parameterized7' (77#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1476]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 13 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (77#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_crossbar_sasd' (78#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_21_axi_crossbar' (79#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (80#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:60]
WARNING: [Synth 8-689] width (30) of port connection 'm_axi_arprot' does not match port width (36) of module 'design_1_xbar_1' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3068]
WARNING: [Synth 8-689] width (30) of port connection 'm_axi_awprot' does not match port width (36) of module 'design_1_xbar_1' [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:3072]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (81#1) [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:1167]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_ps2_0_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/synth/design_1_axi_ps2_0_0.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_ps2_v1_0' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0.vhd:5' bound to instance 'U0' of component 'axi_ps2_v1_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/synth/design_1_axi_ps2_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_ps2_v1_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0.vhd:56]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_ps2_v1_0_S_AXI' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0_S_AXI.vhd:5' bound to instance 'axi_ps2_v1_0_S_AXI_inst' of component 'axi_ps2_v1_0_S_AXI' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'axi_ps2_v1_0_S_AXI' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0_S_AXI.vhd:97]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0_S_AXI.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0_S_AXI.vhd:473]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0_S_AXI.vhd:503]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0_S_AXI.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'axi_ps2_v1_0_S_AXI' (82#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0_S_AXI.vhd:97]
INFO: [Synth 8-638] synthesizing module 'Ps2InterfaceWrapper' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2InterfaceWrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2Interface.vhd:225]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (83#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (84#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2Interface.vhd:225]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/src/synth/fifo_generator_0.vhd:59' bound to instance 'TxFIFO' of component 'fifo_generator_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2InterfaceWrapper.vhd:181]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/src/synth/fifo_generator_0.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/276e/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/src/synth/fifo_generator_0.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (85#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/src/synth/fifo_generator_0.vhd:72]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/src/synth/fifo_generator_0.vhd:59' bound to instance 'RxFIFO' of component 'fifo_generator_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2InterfaceWrapper.vhd:195]
INFO: [Synth 8-4471] merging register 'TxRdEn_reg' into 'lWrite_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2InterfaceWrapper.vhd:187]
WARNING: [Synth 8-6014] Unused sequential element TxRdEn_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2InterfaceWrapper.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'Ps2InterfaceWrapper' (86#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/Ps2InterfaceWrapper.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'axi_ps2_v1_0' (87#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/e4b8/src/axi_ps2_v1_0.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_ps2_0_0' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/synth/design_1_axi_ps2_0_0.vhd:89]
WARNING: [Synth 8-7023] instance 'axi_ps2_0' of module 'design_1_axi_ps2_0_0' has 28 connections declared, but only 25 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:791]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_0_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/synth/design_1_axi_quad_spi_0_0.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 4 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36458' bound to instance 'U0' of component 'axi_quad_spi' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/synth/design_1_axi_quad_spi_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 4 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 4 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (88#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 4 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (89#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:14937]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (90#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:14937]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:21037]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 256 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (91#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (91#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 256 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:484]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (92#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (93#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (94#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (94#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
	Parameter REG_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (94#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1768]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (94#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (95#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1790]
INFO: [Synth 8-226] default block is never used [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (95#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1574]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1580]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (96#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (97#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1506]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (97#1) [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1742]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:744]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (99#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_19_counter_f' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_19_counter_f' (100#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:1932]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 256 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:524]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:744]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (101#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:13461]
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (102#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:13461]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (103#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
	Parameter C_SCK_RATIO bound to: 4 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:9709]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:9710]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:9767]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:10945]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:10946]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:10975]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (104#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (105#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:13816]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (106#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (107#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized1' (107#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19832]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19833]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19834]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19933]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19935]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19178]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19179]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19180]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19181]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19182]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (108#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:19201]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34848]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34856]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34860]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34861]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34862]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34876]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34880]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34881]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34882]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34883]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34884]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (109#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:34957]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36639]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36640]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36643]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36644]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36649]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36650]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36653]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36654]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36669]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36670]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (110#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_0_0' (111#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/synth/design_1_axi_quad_spi_0_0.vhd:97]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'design_1_axi_quad_spi_0_0' has 33 connections declared, but only 27 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:817]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_quad_spi_1_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/synth/design_1_axi_quad_spi_1_0.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_SUB_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 4 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 1 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 16 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:36458' bound to instance 'U0' of component 'axi_quad_spi' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/synth/design_1_axi_quad_spi_1_0.vhd:288]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_quad_spi_1_0' (112#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/synth/design_1_axi_quad_spi_1_0.vhd:97]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_1' of module 'design_1_axi_quad_spi_1_0' has 33 connections declared, but only 28 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:845]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_tft_0_1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_1/synth/design_1_axi_tft_0_1.vhd:125]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
	Parameter C_I2C_SLAVE_ADDR bound to: 8'b01110110 
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'axi_tft' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.vhd:256' bound to instance 'U0' of component 'axi_tft' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_1/synth/design_1_axi_tft_0_1.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_tft' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.vhd:412]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
	Parameter C_I2C_SLAVE_ADDR bound to: 8'b01110110 
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (112#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (112#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (112#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:18317]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_NATIVE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_LENGTH_WIDTH bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_reset' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14320]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14348]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14350]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_reset' (113#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14320]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_cmd_status' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17014]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NATIVE_DWIDTH bound to: 64 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_CMD_BTT_USED_WIDTH bound to: 12 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_first_stb_offset' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:12489]
	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_first_stb_offset' (114#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:12489]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_stbs_set' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6311]
	Parameter C_STROBE_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_stbs_set' (115#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6311]
WARNING: [Synth 8-6014] Unused sequential element sig_stat_tag_reg_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17757]
INFO: [Synth 8-3936] Found unconnected internal register 'sig_muxed_status_reg' and it is trimmed from '8' to '7' bits. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17699]
INFO: [Synth 8-4471] merging register 'sig_pop_status_reg' into 'sig_cmd_cmplt_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17337]
WARNING: [Synth 8-6014] Unused sequential element sig_pop_status_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17337]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_cmd_status' (116#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:17014]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_wr_cntlr' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14917]
	Parameter C_RDWR_ARID bound to: 0 - type: integer 
	Parameter C_RDWR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_RDWR_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_RDWR_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RDWR_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RDWR_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_RDWR_BTT_USED bound to: 12 - type: integer 
	Parameter C_RDWR_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_RDWR_PCC_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_RDWR_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_pcc' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:10367]
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 12 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
	Parameter C_ADDR_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen' (117#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
	Parameter C_ADDR_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen__parameterized0' (117#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:862]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:10837]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:11137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_pcc' (118#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:10367]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_addr_cntl' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13242]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13318]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13608]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13613]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_addr_cntl' (119#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13242]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rddata_cntl' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8711]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rdmux' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:1286]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rdmux' (120#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:1286]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:9385]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rddata_cntl' (121#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8711]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_status_cntl' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8106]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_status_cntl' (122#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8106]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid_buf' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6878]
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6900]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6901]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6903]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6904]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid_buf' (123#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6878]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wrdata_cntl' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4464]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 12 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wrdata_cntl' (124#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4464]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_status_cntl' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2919]
	Parameter C_ENABLE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 12 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (125#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (126#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (127#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (128#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo' (129#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (129#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (129#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (129#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo__parameterized0' (129#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_status_cntl' (130#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2919]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid2mm_buf' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7519]
	Parameter C_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7544]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7545]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7547]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7548]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_demux' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:137]
	Parameter C_SEL_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 64 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_demux' (131#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid2mm_buf' (132#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7519]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_wr_cntlr' (133#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14917]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_llink' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:16423]
	Parameter C_NATIVE_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_llink' (134#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:16423]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_llink' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13875]
	Parameter C_NATIVE_DWIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_llink' (135#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:13875]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst' (136#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:18317]
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_I2C_SLAVE_ADDR bound to: 118 - type: integer 
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_IOREG_STYLE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_MST_AWIDTH bound to: 32 - type: integer 
	Parameter C_MST_DWIDTH bound to: 64 - type: integer 
	Parameter C_NUM_REG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'axi_tft_v2_0_23_tft_controller' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.v:2837' bound to instance 'TFT_CTRL_I' of component 'axi_tft_v2_0_23_tft_controller' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.vhd:874]
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_I2C_SLAVE_ADDR bound to: 118 - type: integer 
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_IOREG_STYLE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_MST_AWIDTH bound to: 32 - type: integer 
	Parameter C_MST_DWIDTH bound to: 64 - type: integer 
	Parameter C_NUM_REG bound to: 4 - type: integer 
	Parameter C_TRANS_INIT bound to: 19 - type: integer 
	Parameter C_LINE_INIT bound to: 479 - type: integer 
	Parameter BASE_ADD_LEN bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.v:3038]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.v:3039]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (136#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (137#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 11 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (137#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_DEFAULT_TFT_BASE_ADDR bound to: 64'b0000000000000000000000000000000011110000000000000000000000000000 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_REG bound to: 4 - type: integer 
	Parameter BASE_ADD_LEN bound to: 10 - type: integer 
	Parameter CONST_ZEROS bound to: 0 - type: integer 
	Parameter CONST_ZEROS_1 bound to: 0 - type: integer 
	Parameter aw_64 bound to: 1'b0 
WARNING: [Synth 8-324] index 4 out of range [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.v:1644]
WARNING: [Synth 8-324] index 5 out of range [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.v:1644]
WARNING: [Synth 8-324] index 4 out of range [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.v:1647]
WARNING: [Synth 8-324] index 5 out of range [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.v:1647]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 512 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 36 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 36 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at 'F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2029' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:1932]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 36 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 36 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_ASYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 36 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 36 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 18432 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 9 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 18432 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 36 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 36 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 36 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 36 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 36 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter REG_WIDTH bound to: 9 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter REG_WIDTH bound to: 10 - type: integer 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1294]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg__parameterized0' (138#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter SET_COUNTERS bound to: 5'b00001 
	Parameter PULSE bound to: 5'b00010 
	Parameter BACK_PORCH bound to: 5'b00100 
	Parameter PIXEL bound to: 5'b01000 
	Parameter FRONT_PORCH bound to: 5'b10000 
	Parameter SET_COUNTERS bound to: 5'b00001 
	Parameter PULSE bound to: 5'b00010 
	Parameter BACK_PORCH bound to: 5'b00100 
	Parameter LINE bound to: 5'b01000 
	Parameter FRONT_PORCH bound to: 5'b10000 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_I2C_SLAVE_ADDR bound to: 118 - type: integer 
	Parameter C_TFT_INTERFACE bound to: 0 - type: integer 
	Parameter C_IOREG_STYLE bound to: 0 - type: integer 
	Parameter C_EN_I2C_INTF bound to: 0 - type: integer 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_tft' (146#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/7a80/hdl/axi_tft_v2_0_rfs.vhd:412]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_tft_0_1' (147#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_1/synth/design_1_axi_tft_0_1.vhd:125]
WARNING: [Synth 8-7023] instance 'axi_tft_0' of module 'design_1_axi_tft_0_1' has 61 connections declared, but only 57 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:874]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:2084' bound to instance 'U0' of component 'axi_timer' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tc_core' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'F:/app/vivado/Vivado/2019.2/scripts/rt/data/unisim_comp.v:42878' bound to instance 'MUXCY_I' of component 'MUXCY' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (149#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_timer_v2_0_22_counter_f' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_timer_v2_0_22_counter_f' (150#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (151#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (151#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (152#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'tc_core' (153#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized3' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized3' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized3' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized3' (153#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized3' (153#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized3' (153#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (154#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (155#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' has 26 connections declared, but only 23 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (156#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (156#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (156#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (156#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (156#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (157#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (158#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (159#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (160#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (161#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_1_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/synth/design_1_axi_uartlite_1_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/synth/design_1_axi_uartlite_1_0.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_1_0' (162#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/synth/design_1_axi_uartlite_1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_2_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/synth/design_1_axi_uartlite_2_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d8db/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/synth/design_1_axi_uartlite_2_0.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_2_0' (163#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/synth/design_1_axi_uartlite_2_0.vhd:86]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:12601' bound to instance 'U0' of component 'MDM' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:1655]
INFO: [Synth 8-638] synthesizing module 'MDM' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:14256]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:15789]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:311' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:15861]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:335]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (169#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:335]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-3491] module 'MB_LUT1' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1459' bound to instance 'LUT1_I' of component 'MB_LUT1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:15879]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_LUT1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1473]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1490]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_LUT1' (170#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:1473]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:373' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:16347]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:386]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (171#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:386]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:5720' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:16445]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:6957]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'config_scan_reset_i' of component 'xil_scan_reset_control' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:7640]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_xil_scan_reset_control' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_xil_scan_reset_control' (172#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:296]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'sel_n_reset_i' of component 'xil_scan_reset_control' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:7650]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'shift_n_reset_i' of component 'xil_scan_reset_control' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:7660]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3003' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:10351]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3276]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'config_with_scan_reset_i' of component 'xil_scan_reset_control' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3585]
INFO: [Synth 8-3491] module 'xil_scan_reset_control' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:287' bound to instance 'sel_with_scan_reset_i' of component 'xil_scan_reset_control' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3593]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:672' bound to instance 'FDC_I' of component 'MB_FDC_1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3650]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:688]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (173#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:688]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:731' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3660]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:748]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (174#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:748]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3854]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_SRL16E' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_SRL16E' (175#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3872]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized0' (175#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3943]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized1' (175#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:794' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3961]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized2' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_17_MB_SRL16E__parameterized2' (175#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:818]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:4121]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (176#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:3276]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (177#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:6957]
INFO: [Synth 8-256] done synthesizing module 'MDM' (178#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f9aa/hdl/mdm_v3_2_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_0' (179#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (231#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:89]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 10 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111110011110110 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111110000000010 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_intc' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 10 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -778 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -1022 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'intc_core' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 10 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -778 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -1022 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_IVAR_WE_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:767]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:320]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_DPRAM_DEPTH bound to: 16 - type: integer 
	Parameter C_ADDR_LINES bound to: 4 - type: integer 
	Parameter C_WE_WIDTH bound to: 1 - type: integer 
	Parameter C_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (232#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:320]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:1894]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (233#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized4' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized4' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized4' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000010111111100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000000010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (233#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (233#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (233#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b0 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' (233#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 1 - type: integer 
	Parameter C_BAR bound to: 1'b1 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' (233#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized4' (233#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized4' (233#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized4' (233#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (234#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f78a/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (235#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/synth/design_1_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (236#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (237#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (238#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (239#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (240#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/2e88/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (241#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4851]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (241#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (241#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2614]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (241#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/db6f/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3266]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (242#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (243#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4897]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388004 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (254#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:4922]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter NUM_PORTS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (258#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (259#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (260#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (261#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (262#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (263#1) [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/synth/design_1.v:1156]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_optimization = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design cdc_sync__parameterized8 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized8 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized8 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized8 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized8 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized30 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized29 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized28 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized27 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized26 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized25 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized24 has unconnected port INJECTSBITERR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1669.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_board.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0_board.xdc] for cell 'design_1_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0_board.xdc] for cell 'design_1_i/axi_quad_spi_1/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0.xdc] for cell 'design_1_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0.xdc] for cell 'design_1_i/axi_quad_spi_1/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0_board.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_1_0/design_1_axi_uartlite_1_0.xdc] for cell 'design_1_i/axi_uartlite_1/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/design_1_axi_uartlite_2_0_board.xdc] for cell 'design_1_i/axi_uartlite_2/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/design_1_axi_uartlite_2_0_board.xdc] for cell 'design_1_i/axi_uartlite_2/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/design_1_axi_uartlite_2_0.xdc] for cell 'design_1_i/axi_uartlite_2/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_2_0/design_1_axi_uartlite_2_0.xdc] for cell 'design_1_i/axi_uartlite_2/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_1/design_1_axi_tft_0_1.xdc] for cell 'design_1_i/axi_tft_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_1/design_1_axi_tft_0_1.xdc] for cell 'design_1_i/axi_tft_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_1/design_1_axi_tft_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/src/fifo_generator_0.xdc] for cell 'design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/src/fifo_generator_0.xdc] for cell 'design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/src/fifo_generator_0.xdc] for cell 'design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_ps2_0_0/src/fifo_generator_0.xdc] for cell 'design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/constrs_1/new/ADDA.XDC]
Finished Parsing XDC File [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/constrs_1/new/ADDA.XDC]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/constrs_1/new/ADDA.XDC]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_0/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_1_0/design_1_axi_quad_spi_1_0_clocks.xdc] for cell 'design_1_i/axi_quad_spi_1/U0'
Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_1/design_1_axi_tft_0_1_clocks.xdc] for cell 'design_1_i/axi_tft_0/U0'
Finished Parsing XDC File [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ip/design_1_axi_tft_0_1/design_1_axi_tft_0_1_clocks.xdc] for cell 'design_1_i/axi_tft_0/U0'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'preSynthElab_1' [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1669.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1186 instances were transformed.
  FD => FDRE: 22 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 818 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 59 instances
  FDS => FDSE: 5 instances
  IOBUF => IOBUF (IBUF, OBUFT): 28 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 137 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1669.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 96).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1/inst. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 109).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 131).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 139).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 155).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 160).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_1/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_2/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 198).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 201).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 208).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO/U0. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst. (constraint file  E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/dont_touch.xdc, line 219).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ps2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ps2_0/U0/Wrapper/TxFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_ps2_0/U0/Wrapper/RxFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_tft_0/U0/TFT_CTRL_I/LINE_BUFFER_U4/RAM/\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:54 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c4a6/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/6b0d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "err_par" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:729]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-5546] ROM "lvar_first_be_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_master_burst_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:8954]
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/app/vivado/Vivado/2019.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:855]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'HSYNC_cs_reg' in module 'axi_tft_v2_0_23_h_sync'
INFO: [Synth 8-802] inferred FSM for state register 'VSYNC_cs_reg' in module 'axi_tft_v2_0_23_v_sync'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/a141/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg' in module 'intc_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized4'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             reset_state |               000000000000000001 |                            00001
          tx_force_clk_l |               000000000000000010 |                            00111
      tx_bring_data_down |               000000000000000100 |                            01000
          tx_release_clk |               000000000000001000 |                            01001
 tx_first_wait_down_edge |               000000000000010000 |                            01010
                tx_clk_l |               000000000000100000 |                            01011
         tx_wait_up_edge |               000000000001000000 |                            01100
tx_wait_up_edge_before_ack |               000000000010000000 |                            01110
             tx_wait_ack |               000000000100000000 |                            01111
         tx_received_ack |               000000001000000000 |                            10000
         tx_error_no_ack |               000000010000000000 |                            10001
                    idle |               000000100000000000 |                            00000
            rx_down_edge |               000001000000000000 |                            00100
                rx_clk_l |               000010000000000000 |                            00011
                rx_clk_h |               000100000000000000 |                            00010
         rx_error_parity |               001000000000000000 |                            00101
           rx_data_ready |               010000000000000000 |                            00110
                tx_clk_h |               100000000000000000 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__2'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__3'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__4'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                          0000001 |                              000
            wait_for_cmd |                          0000010 |                              001
                  calc_1 |                          0000100 |                              010
                  calc_2 |                          0001000 |                              011
       wait_on_xfer_push |                          0010000 |                              100
             chk_if_done |                          0100000 |                              101
              error_trap |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_master_burst_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            SET_COUNTERS |                            00001 |                            00001
                   PULSE |                            00010 |                            00010
              BACK_PORCH |                            00100 |                            00100
                   PIXEL |                            01000 |                            01000
             FRONT_PORCH |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'HSYNC_cs_reg' in module 'axi_tft_v2_0_23_h_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            SET_COUNTERS |                            00001 |                            00001
                   PULSE |                            00010 |                            00010
              BACK_PORCH |                            00100 |                            00100
                    LINE |                            01000 |                            01000
             FRONT_PORCH |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'VSYNC_cs_reg' in module 'axi_tft_v2_0_23_v_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           gen_level_irq |                               01 |                               01
                wait_ack |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg' using encoding 'sequential' in module 'intc_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:04 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |design_1_clk_wiz_1_0_clk_wiz__GC0 |           1|         3|
|2     |design_1__GCB0                    |           1|     36488|
|3     |design_1__GCB1                    |           1|     13810|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 5     
	   4 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 12    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 22    
	   4 Input      5 Bit       Adders := 12    
	   3 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 20    
	   4 Input      4 Bit       Adders := 20    
	   3 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 15    
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 5     
	   4 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 9     
	   2 Input      4 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 324   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               64 Bit    Registers := 8     
	               62 Bit    Registers := 4     
	               36 Bit    Registers := 6     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 68    
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               16 Bit    Registers := 39    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 21    
	                9 Bit    Registers := 25    
	                8 Bit    Registers := 51    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 167   
	                4 Bit    Registers := 117   
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 116   
	                1 Bit    Registers := 1739  
+---RAMs : 
	              18K Bit         RAMs := 1     
	              256 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     62 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 4     
	   3 Input     33 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 55    
	   5 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     28 Bit        Muxes := 1     
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 21    
	   2 Input     16 Bit        Muxes := 31    
	   2 Input     15 Bit        Muxes := 10    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     11 Bit        Muxes := 5     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 13    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 47    
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   8 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 59    
	   8 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 100   
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 20    
	   8 Input      3 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 260   
	   4 Input      2 Bit        Muxes := 43    
	   5 Input      2 Bit        Muxes := 10    
	  11 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1235  
	   4 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 18    
	   8 Input      1 Bit        Muxes := 4     
	  18 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_lite_ipif_v3_0_4_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module interrupt_control__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module axi_gpio__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_20_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_20_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_20_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_20_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_20_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_20_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_20_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module axi_crossbar_v2_1_21_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_21_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_21_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_21_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module axi_register_slice_v2_1_20_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module axi_crossbar_v2_1_21_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module axi_ps2_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 3     
Module SyncAsync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 21    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 6     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_ss__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_ss__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Ps2InterfaceWrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 36    
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module cross_clk_sync_fifo_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                1 Bit    Registers := 6     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module xpm_cdc_gray__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_reg_bit__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_quad_spi_v3_2_19_counter_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module xpm_cdc_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_reg_bit__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module axi_quad_spi_v3_2_19_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module qspi_fifo_ifmodule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module qspi_mode_0_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module qspi_cntrl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module qspi_status_slave_sel_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_control__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module qspi_core_interface__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_quad_spi_top__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 36    
Module slave_attachment__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module cross_clk_sync_fifo_1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                1 Bit    Registers := 6     
Module xpm_counter_updn__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module xpm_cdc_gray__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module axi_quad_spi_v3_2_19_counter_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xpm_counter_updn__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_memory_base__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module xpm_cdc_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_gray__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 3     
Module xpm_fifo_reg_vec__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module axi_quad_spi_v3_2_19_counter_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module qspi_fifo_ifmodule__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module qspi_mode_0_module__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module qspi_cntrl_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module qspi_status_slave_sel_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module soft_reset__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_control__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module qspi_core_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module axi_quad_spi_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_master_burst_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_master_burst_first_stb_offset 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
Module axi_master_burst_stbs_set 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_master_burst_cmd_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_master_burst_strb_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_master_burst_strb_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
Module axi_master_burst_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 3     
Module axi_master_burst_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module axi_master_burst_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module axi_master_burst_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_master_burst_skid_buf__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_master_burst_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_master_burst_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_master_burst_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_master_burst_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module axi_master_burst_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_master_burst_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_master_burst_rd_wr_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_master_burst_rd_llink 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_master_burst_wr_llink 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cdc_sync__parameterized5__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized5__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized5__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module cdc_sync__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_tft_v2_0_23_slave_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module xpm_cdc_gray__parameterized2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                9 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module axi_tft_v2_0_23_line_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
Module axi_tft_v2_0_23_h_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module axi_tft_v2_0_23_v_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 5     
Module axi_tft_v2_0_23_tft_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_tft 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_timer_v2_0_22_counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_timer_v2_0_22_counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   3 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module count_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module timer_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module slave_attachment__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 85    
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_lite_ipif_v3_0_4_pselect_f__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module baudrate__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cntr_incr_decr_addn_f__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 85    
Module cntr_incr_decr_addn_f__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_lite_ipif_v3_0_4_pselect_f__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module baudrate__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cntr_incr_decr_addn_f__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 85    
Module cntr_incr_decr_addn_f__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_lite_ipif_v3_0_4_pselect_f__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mdm_v3_2_17_xil_scan_reset_control__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_xil_scan_reset_control__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_xil_scan_reset_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_xil_scan_reset_control__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mdm_v3_2_17_xil_scan_reset_control__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module shared_ram_ivar 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module intc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 89    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 33    
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module axi_intc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module mb_sync_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 142   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module microblaze_v11_0_2_xil_scan_reset_control__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module microblaze_v11_0_2_xil_scan_reset_control__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module microblaze_v11_0_2_xil_scan_reset_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mb_sync_bit__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/f71e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/72d4/hdl/axi_register_slice_v2_1_vl_rfs.v:1709]
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:35547]
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/58f3/hdl/axi_quad_spi_v3_2_rfs.vhd:35547]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_stop_request_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sready_stop_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6956]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_halt_reg_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_halt_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4781]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_halt_reg_dly1_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6170]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_halt_reg_dly2_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6112]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_halt_reg_dly3_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6086]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_reset_reg_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6961]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2116]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/GEN_OMIT_STORE_FORWARD.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:2117]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_halt_reg_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_halt_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:3079]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_halt_reg_dly1_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4061]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_halt_reg_dly2_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4062]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_halt_reg_dly3_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:4004]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_reset_reg_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:7585]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_reset_reg_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6961]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_stop_request_reg' into 'AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_sready_stop_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:6956]
INFO: [Synth 8-4471] merging register 'AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_wr_error_reg_reg' into 'AXI_MASTER_BURST_I/I_RD_LLINK_ADAPTER/sig_rd_error_reg_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/c9eb/hdl/axi_master_burst_v2_0_vh_rfs.vhd:14066]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_sreset_reg' [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-5546] ROM "AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/I_FIRST_BE_OFFSET/lvar_first_be_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/I_GET_BE_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/INTR_EN_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/INTR_EN_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/GET_LINE_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/GET_LINE_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/GET_LINE_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/GET_LINE_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_P_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_P_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_P_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_P_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_BP_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_BP_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_BP_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_BP_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/TFT_ON_MAXI_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/TFT_ON_MAXI_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/BASE_ADDR_SYNC/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/TFT_ON_TFT_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/TFT_ON_TFT_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/TFT_ON_TFT_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/TFT_ON_TFT_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_INTR_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_INTR_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d7) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_INTR_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/V_INTR_SYNC/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d7) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/I2C_DONE_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/I2C_DONE_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/I2C_DONE_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (TFT_CTRL_I/I2C_DONE_SYNC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'design_1_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_0/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'design_1_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'design_1_i/i_0/axi_gpio_1/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'design_1_i/i_0/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'design_1_i/i_0/axi_gpio_2/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_gpio_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/i_0/axi_ps2_0/\U0/Wrapper/count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_ps2_0/\U0/axi_ps2_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_ps2_0/\U0/axi_ps2_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\TFT_CTRL_I/SLAVE_REG_U6/iic_xfer_done_d1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_skid_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_CMD_STATUS_MODULE/sig_cmd_mstwr_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\TFT_CTRL_I/SLAVE_REG_U6/IP2Bus_Data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_ld_new_cmd_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/sig_doing_write_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\TFT_CTRL_I/SLAVE_REG_U6/iic_xfer_done_d1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_WR_LLINK_ADAPTER/sig_llink_busy_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_sequential_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_calc_error_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_eof_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_dqual_reg_full_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_strt_strb_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_next_last_strb_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_first_dbeat_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_STRM_SKID_BUF/sig_data_reg_out_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WR_DATA_CNTL/sig_last_dbeat_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_skid_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_tft_0/U0/\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_WRITE_MMAP_SKID_BUF/sig_data_reg_out_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_uartlite_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_uartlite_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_uartlite_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_uartlite_2/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0_axi_intc/U0/\INTC_CORE_I/IPR_GEN.ipr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0_axi_intc/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/microblaze_0_axi_intc/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_mul_instr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/second_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_1/microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:41 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/i_0/axi_tft_0/U0/\TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(NO_CHANGE)    | W |   | 512 x 36(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                     | RTL Object                                                                              | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 32 x 9               | RAM32M x 2	    | 
|design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 32 x 26              | RAM32M x 5	    | 
|design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 32 x 26              | RAM32M x 5	    | 
|design_1_i/i_0/axi_ps2_0/\U0/Wrapper/TxFIFO /U0                                                                                                                                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 16 x 8               | RAM32M x 2	    | 
|design_1_i/i_0/axi_ps2_0/\U0/Wrapper/RxFIFO /U0                                                                                                                                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 16 x 8               | RAM32M x 2	    | 
|design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                                                        | Implied        | 16 x 16              | RAM32M x 3	    | 
|design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                        | Implied        | 16 x 16              | RAM32M x 3	    | 
|design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                                                        | Implied        | 16 x 16              | RAM32M x 3	    | 
|design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                        | Implied        | 16 x 16              | RAM32M x 3	    | 
|design_1_i/i_0/microblaze_0_axi_intc/U0                                                                                                                                                                                                         | INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg | User Attribute | 16 x 32              | RAM16X1D x 32	 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |design_1_clk_wiz_1_0_clk_wiz__GC0 |           1|         3|
|2     |design_1__GCB0                    |           1|     21009|
|3     |design_1__GCB1                    |           1|      6061|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:46 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:48 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/i_0/axi_tft_0/U0/\TFT_CTRL_I/LINE_BUFFER_U4/RAM/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 512 x 36(NO_CHANGE)    | W |   | 512 x 36(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                     | RTL Object                                                                              | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 32 x 9               | RAM32M x 2	    | 
|design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 32 x 26              | RAM32M x 5	    | 
|design_1_i/i_0/axi_interconnect_0/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 32 x 26              | RAM32M x 5	    | 
|design_1_i/i_0/axi_ps2_0/\U0/Wrapper/TxFIFO /U0                                                                                                                                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 16 x 8               | RAM32M x 2	    | 
|design_1_i/i_0/axi_ps2_0/\U0/Wrapper/RxFIFO /U0                                                                                                                                                                                                 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg           | User Attribute | 16 x 8               | RAM32M x 2	    | 
|design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                                                        | Implied        | 16 x 16              | RAM32M x 3	    | 
|design_1_i/i_0/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                        | Implied        | 16 x 16              | RAM32M x 3	    | 
|design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst                                        | gen_wr_a.gen_word_narrow.mem_reg                                                        | Implied        | 16 x 16              | RAM32M x 3	    | 
|design_1_i/i_0/axi_quad_spi_1/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                                        | Implied        | 16 x 16              | RAM32M x 3	    | 
|design_1_i/i_0/microblaze_0_axi_intc/U0                                                                                                                                                                                                         | INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg | User Attribute | 16 x 32              | RAM16X1D x 32	 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |design_1_clk_wiz_1_0_clk_wiz__GC0 |           1|         3|
|2     |design_1__GCB0                    |           1|     21009|
|3     |design_1__GCB1                    |           1|      6061|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:52 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-5365] Flop TFT_CTRL_I/LINE_BUFFER_U4/tc_reg is being inverted and renamed to TFT_CTRL_I/LINE_BUFFER_U4/tc_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.srcs/sources_1/bd/design_1/ipshared/d394/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:55 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:55 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:56 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:56 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:56 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:56 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                        | 16     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                        | 15     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|blk_mem_gen_v8_4_4 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]             | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]            | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[2]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[2]  | 7      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | PC_Buffer_reg[3]          | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__8     | ibuffer_reg[3]            | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     4|
|4     |CARRY4     |    88|
|5     |LUT1       |   201|
|6     |LUT2       |   889|
|7     |LUT3       |  1214|
|8     |LUT4       |  1045|
|9     |LUT5       |  1284|
|10    |LUT6       |  2030|
|11    |LUT6_2     |    80|
|12    |MMCME2_ADV |     1|
|13    |MULT_AND   |     1|
|14    |MUXCY      |    64|
|15    |MUXCY_L    |   135|
|16    |MUXF7      |   111|
|17    |ODDR       |     1|
|18    |RAM16X1D   |    32|
|19    |RAM32M     |    44|
|20    |RAMB18E1_1 |     1|
|21    |RAMB36E1   |    32|
|22    |RAMB36E1_1 |    32|
|23    |SRL16      |     1|
|24    |SRL16E     |   162|
|25    |SRLC16E    |     8|
|26    |SRLC32E    |    35|
|27    |XORCY      |    94|
|28    |FD         |    16|
|29    |FDCE       |   331|
|30    |FDC_1      |     1|
|31    |FDPE       |    41|
|32    |FDR        |   559|
|33    |FDRE       |  6336|
|34    |FDRE_1     |     1|
|35    |FDS        |     5|
|36    |FDSE       |   303|
|37    |IBUF       |    21|
|38    |IOBUF      |    28|
|39    |OBUF       |    35|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                             |Module                                                         |Cells |
+------+-------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                  |                                                               | 15268|
|2     |  design_1_i                                                                         |design_1                                                       | 15185|
|3     |    clk_wiz_1                                                                        |design_1_clk_wiz_1_0                                           |     4|
|4     |      inst                                                                           |design_1_clk_wiz_1_0_clk_wiz                                   |     4|
|5     |    axi_gpio_0                                                                       |design_1_axi_gpio_0_0                                          |   280|
|6     |      U0                                                                             |axi_gpio                                                       |   280|
|7     |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif                                                  |    99|
|8     |          I_SLAVE_ATTACHMENT                                                         |slave_attachment                                               |    99|
|9     |            I_DECODER                                                                |address_decoder                                                |    47|
|10    |        gpio_core_1                                                                  |GPIO_Core                                                      |   171|
|11    |          \Dual.INPUT_DOUBLE_REGS4                                                   |cdc_sync                                                       |    28|
|12    |          \Dual.INPUT_DOUBLE_REGS5                                                   |cdc_sync__parameterized0                                       |    32|
|13    |    axi_gpio_1                                                                       |design_1_axi_gpio_1_0                                          |   615|
|14    |      U0                                                                             |axi_gpio__parameterized1                                       |   615|
|15    |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif__parameterized0_762                              |   187|
|16    |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized0_764                           |   187|
|17    |            I_DECODER                                                                |address_decoder__parameterized0_765                            |   103|
|18    |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                          |interrupt_control                                              |    20|
|19    |        gpio_core_1                                                                  |GPIO_Core__parameterized0                                      |   381|
|20    |          \Dual.INPUT_DOUBLE_REGS4                                                   |cdc_sync__parameterized1                                       |    80|
|21    |          \Dual.INPUT_DOUBLE_REGS5                                                   |cdc_sync__parameterized1_763                                   |    80|
|22    |    axi_gpio_2                                                                       |design_1_axi_gpio_2_0                                          |   238|
|23    |      U0                                                                             |axi_gpio__parameterized3                                       |   238|
|24    |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif__parameterized0                                  |   138|
|25    |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized0                               |   138|
|26    |            I_DECODER                                                                |address_decoder__parameterized0                                |    81|
|27    |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                          |interrupt_control__parameterized0                              |    13|
|28    |        gpio_core_1                                                                  |GPIO_Core__parameterized1                                      |    71|
|29    |          \Not_Dual.INPUT_DOUBLE_REGS3                                               |cdc_sync__parameterized2                                       |    25|
|30    |    axi_interconnect_0                                                               |design_1_axi_interconnect_0_0                                  |  3252|
|31    |      xbar                                                                           |design_1_xbar_1                                                |   728|
|32    |        inst                                                                         |axi_crossbar_v2_1_21_axi_crossbar                              |   728|
|33    |          \gen_sasd.crossbar_sasd_0                                                  |axi_crossbar_v2_1_21_crossbar_sasd                             |   724|
|34    |            addr_arbiter_inst                                                        |axi_crossbar_v2_1_21_addr_arbiter_sasd                         |   302|
|35    |            \gen_decerr.decerr_slave_inst                                            |axi_crossbar_v2_1_21_decerr_slave                              |    17|
|36    |            reg_slice_r                                                              |axi_register_slice_v2_1_20_axic_register_slice__parameterized7 |   345|
|37    |            splitter_ar                                                              |axi_crossbar_v2_1_21_splitter__parameterized0                  |     8|
|38    |            splitter_aw                                                              |axi_crossbar_v2_1_21_splitter                                  |    22|
|39    |      s01_couplers                                                                   |s01_couplers_imp_1F69D31                                       |  2524|
|40    |        auto_ds                                                                      |design_1_auto_ds_0                                             |  1540|
|41    |          inst                                                                       |axi_dwidth_converter_v2_1_20_top                               |  1540|
|42    |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                   |axi_dwidth_converter_v2_1_20_axi_downsizer                     |  1540|
|43    |              \USE_READ.read_addr_inst                                               |axi_dwidth_converter_v2_1_20_a_downsizer__parameterized0       |   652|
|44    |                cmd_queue                                                            |axi_data_fifo_v2_1_19_axic_fifo__parameterized0                |   267|
|45    |                  inst                                                               |axi_data_fifo_v2_1_19_fifo_gen__parameterized0                 |   267|
|46    |                    fifo_gen_inst                                                    |fifo_generator_v13_2_5__parameterized0                         |   132|
|47    |                      inst_fifo_gen                                                  |fifo_generator_v13_2_5_synth__parameterized0                   |   132|
|48    |                        \gconvfifo.rf                                                |fifo_generator_top__parameterized0                             |   132|
|49    |                          \grf.rf                                                    |fifo_generator_ramfifo__parameterized0                         |   132|
|50    |                            \gntv_or_sync_fifo.gl0.rd                                |rd_logic_753                                                   |    32|
|51    |                              \gr1.gr1_int.rfwft                                     |rd_fwft_759                                                    |    15|
|52    |                              \grss.rsts                                             |rd_status_flags_ss_760                                         |     2|
|53    |                              rpntr                                                  |rd_bin_cntr_761                                                |    15|
|54    |                            \gntv_or_sync_fifo.gl0.wr                                |wr_logic_754                                                   |    28|
|55    |                              \gwss.wsts                                             |wr_status_flags_ss_757                                         |     5|
|56    |                              wpntr                                                  |wr_bin_cntr_758                                                |    23|
|57    |                            \gntv_or_sync_fifo.mem                                   |memory__parameterized0_755                                     |    57|
|58    |                              \gdm.dm_gen.dm                                         |dmem__parameterized0_756                                       |    31|
|59    |                            rstblk                                                   |reset_blk_ramfifo                                              |    15|
|60    |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst   |xpm_cdc_async_rst__3                                           |     2|
|61    |              \USE_READ.read_data_inst                                               |axi_dwidth_converter_v2_1_20_r_downsizer                       |   102|
|62    |              \USE_WRITE.USE_SPLIT.write_resp_inst                                   |axi_dwidth_converter_v2_1_20_b_downsizer                       |    34|
|63    |              \USE_WRITE.write_addr_inst                                             |axi_dwidth_converter_v2_1_20_a_downsizer                       |   679|
|64    |                \USE_B_CHANNEL.cmd_b_queue                                           |axi_data_fifo_v2_1_19_axic_fifo                                |   110|
|65    |                  inst                                                               |axi_data_fifo_v2_1_19_fifo_gen                                 |   110|
|66    |                    fifo_gen_inst                                                    |fifo_generator_v13_2_5                                         |    95|
|67    |                      inst_fifo_gen                                                  |fifo_generator_v13_2_5_synth                                   |    95|
|68    |                        \gconvfifo.rf                                                |fifo_generator_top                                             |    95|
|69    |                          \grf.rf                                                    |fifo_generator_ramfifo                                         |    95|
|70    |                            \gntv_or_sync_fifo.gl0.rd                                |rd_logic_746                                                   |    32|
|71    |                              \gr1.gr1_int.rfwft                                     |rd_fwft_750                                                    |    15|
|72    |                              \grss.rsts                                             |rd_status_flags_ss_751                                         |     2|
|73    |                              rpntr                                                  |rd_bin_cntr_752                                                |    15|
|74    |                            \gntv_or_sync_fifo.gl0.wr                                |wr_logic_747                                                   |    28|
|75    |                              \gwss.wsts                                             |wr_status_flags_ss_748                                         |     5|
|76    |                              wpntr                                                  |wr_bin_cntr_749                                                |    23|
|77    |                            \gntv_or_sync_fifo.mem                                   |memory                                                         |    20|
|78    |                              \gdm.dm_gen.dm                                         |dmem                                                           |    11|
|79    |                            rstblk                                                   |reset_blk_ramfifo__xdcDup__1                                   |    15|
|80    |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst   |xpm_cdc_async_rst                                              |     2|
|81    |                cmd_queue                                                            |axi_data_fifo_v2_1_19_axic_fifo__parameterized0__xdcDup__1     |   180|
|82    |                  inst                                                               |axi_data_fifo_v2_1_19_fifo_gen__parameterized0__xdcDup__1      |   180|
|83    |                    fifo_gen_inst                                                    |fifo_generator_v13_2_5__parameterized0__xdcDup__1              |   130|
|84    |                      inst_fifo_gen                                                  |fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1        |   130|
|85    |                        \gconvfifo.rf                                                |fifo_generator_top__parameterized0__xdcDup__1                  |   130|
|86    |                          \grf.rf                                                    |fifo_generator_ramfifo__parameterized0__xdcDup__1              |   130|
|87    |                            \gntv_or_sync_fifo.gl0.rd                                |rd_logic                                                       |    32|
|88    |                              \gr1.gr1_int.rfwft                                     |rd_fwft                                                        |    15|
|89    |                              \grss.rsts                                             |rd_status_flags_ss                                             |     2|
|90    |                              rpntr                                                  |rd_bin_cntr                                                    |    15|
|91    |                            \gntv_or_sync_fifo.gl0.wr                                |wr_logic                                                       |    28|
|92    |                              \gwss.wsts                                             |wr_status_flags_ss                                             |     5|
|93    |                              wpntr                                                  |wr_bin_cntr                                                    |    23|
|94    |                            \gntv_or_sync_fifo.mem                                   |memory__parameterized0                                         |    55|
|95    |                              \gdm.dm_gen.dm                                         |dmem__parameterized0                                           |    30|
|96    |                            rstblk                                                   |reset_blk_ramfifo__xdcDup__2                                   |    15|
|97    |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst   |xpm_cdc_async_rst__4                                           |     2|
|98    |              \USE_WRITE.write_data_inst                                             |axi_dwidth_converter_v2_1_20_w_downsizer                       |    73|
|99    |        auto_pc                                                                      |design_1_auto_pc_0                                             |   984|
|100   |          inst                                                                       |axi_protocol_converter_v2_1_20_axi_protocol_converter          |   984|
|101   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                    |axi_protocol_converter_v2_1_20_b2s                             |   984|
|102   |              \RD.ar_channel_0                                                       |axi_protocol_converter_v2_1_20_b2s_ar_channel                  |   175|
|103   |                ar_cmd_fsm_0                                                         |axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm                  |    29|
|104   |                cmd_translator_0                                                     |axi_protocol_converter_v2_1_20_b2s_cmd_translator_743          |   146|
|105   |                  incr_cmd_0                                                         |axi_protocol_converter_v2_1_20_b2s_incr_cmd_744                |    79|
|106   |                  wrap_cmd_0                                                         |axi_protocol_converter_v2_1_20_b2s_wrap_cmd_745                |    62|
|107   |              \RD.r_channel_0                                                        |axi_protocol_converter_v2_1_20_b2s_r_channel                   |    69|
|108   |                rd_data_fifo_0                                                       |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |    49|
|109   |                transaction_fifo_0                                                   |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |    18|
|110   |              SI_REG                                                                 |axi_register_slice_v2_1_20_axi_register_slice                  |   502|
|111   |                \ar.ar_pipe                                                          |axi_register_slice_v2_1_20_axic_register_slice                 |   188|
|112   |                \aw.aw_pipe                                                          |axi_register_slice_v2_1_20_axic_register_slice_742             |   192|
|113   |                \b.b_pipe                                                            |axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |    12|
|114   |                \r.r_pipe                                                            |axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |   110|
|115   |              \WR.aw_channel_0                                                       |axi_protocol_converter_v2_1_20_b2s_aw_channel                  |   179|
|116   |                aw_cmd_fsm_0                                                         |axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm                  |    19|
|117   |                cmd_translator_0                                                     |axi_protocol_converter_v2_1_20_b2s_cmd_translator              |   152|
|118   |                  incr_cmd_0                                                         |axi_protocol_converter_v2_1_20_b2s_incr_cmd                    |    76|
|119   |                  wrap_cmd_0                                                         |axi_protocol_converter_v2_1_20_b2s_wrap_cmd                    |    72|
|120   |              \WR.b_channel_0                                                        |axi_protocol_converter_v2_1_20_b2s_b_channel                   |    57|
|121   |                bid_fifo_0                                                           |axi_protocol_converter_v2_1_20_b2s_simple_fifo                 |    23|
|122   |                bresp_fifo_0                                                         |axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |     9|
|123   |    axi_ps2_0                                                                        |design_1_axi_ps2_0_0                                           |   695|
|124   |      U0                                                                             |axi_ps2_v1_0                                                   |   695|
|125   |        Wrapper                                                                      |Ps2InterfaceWrapper                                            |   386|
|126   |          TxFIFO                                                                     |fifo_generator_0                                               |    74|
|127   |            U0                                                                       |fifo_generator_v13_2_5__parameterized2                         |    74|
|128   |              inst_fifo_gen                                                          |fifo_generator_v13_2_5_synth__parameterized1_729               |    74|
|129   |                \gconvfifo.rf                                                        |fifo_generator_top__parameterized1_730                         |    74|
|130   |                  \grf.rf                                                            |fifo_generator_ramfifo__parameterized1_731                     |    74|
|131   |                    \gntv_or_sync_fifo.gl0.rd                                        |rd_logic__parameterized0_732                                   |    38|
|132   |                      \gr1.gr1_int.rfwft                                             |rd_fwft__parameterized0_739                                    |    16|
|133   |                      \grss.rsts                                                     |rd_status_flags_ss__parameterized0_740                         |     2|
|134   |                      rpntr                                                          |rd_bin_cntr__parameterized0_741                                |    20|
|135   |                    \gntv_or_sync_fifo.gl0.wr                                        |wr_logic__parameterized0_733                                   |    17|
|136   |                      \gwss.wsts                                                     |wr_status_flags_ss__parameterized0_737                         |     5|
|137   |                      wpntr                                                          |wr_bin_cntr__parameterized0_738                                |    12|
|138   |                    \gntv_or_sync_fifo.mem                                           |memory__parameterized1_734                                     |    18|
|139   |                      \gdm.dm_gen.dm                                                 |dmem__parameterized1_736                                       |    10|
|140   |                    rstblk                                                           |reset_blk_ramfifo__parameterized0_735                          |     1|
|141   |          RxFIFO                                                                     |fifo_generator_0__xdcDup__1                                    |    74|
|142   |            U0                                                                       |fifo_generator_v13_2_5__parameterized2__2                      |    74|
|143   |              inst_fifo_gen                                                          |fifo_generator_v13_2_5_synth__parameterized1                   |    74|
|144   |                \gconvfifo.rf                                                        |fifo_generator_top__parameterized1                             |    74|
|145   |                  \grf.rf                                                            |fifo_generator_ramfifo__parameterized1                         |    74|
|146   |                    \gntv_or_sync_fifo.gl0.rd                                        |rd_logic__parameterized0                                       |    38|
|147   |                      \gr1.gr1_int.rfwft                                             |rd_fwft__parameterized0                                        |    16|
|148   |                      \grss.rsts                                                     |rd_status_flags_ss__parameterized0                             |     2|
|149   |                      rpntr                                                          |rd_bin_cntr__parameterized0                                    |    20|
|150   |                    \gntv_or_sync_fifo.gl0.wr                                        |wr_logic__parameterized0                                       |    17|
|151   |                      \gwss.wsts                                                     |wr_status_flags_ss__parameterized0                             |     5|
|152   |                      wpntr                                                          |wr_bin_cntr__parameterized0                                    |    12|
|153   |                    \gntv_or_sync_fifo.mem                                           |memory__parameterized1                                         |    18|
|154   |                      \gdm.dm_gen.dm                                                 |dmem__parameterized1                                           |    10|
|155   |                    rstblk                                                           |reset_blk_ramfifo__parameterized0                              |     1|
|156   |          Ps2Interface                                                               |Ps2Interface                                                   |   237|
|157   |            SyncAsyncClk                                                             |SyncAsync                                                      |     5|
|158   |            SyncAsyncData                                                            |SyncAsync_728                                                  |    12|
|159   |        axi_ps2_v1_0_S_AXI_inst                                                      |axi_ps2_v1_0_S_AXI                                             |   309|
|160   |    axi_quad_spi_0                                                                   |design_1_axi_quad_spi_0_0                                      |  1335|
|161   |      U0                                                                             |axi_quad_spi__xdcDup__1                                        |  1335|
|162   |        \NO_DUAL_QUAD_MODE.QSPI_NORMAL                                               |axi_quad_spi_top__xdcDup__1                                    |  1335|
|163   |          \QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                        |axi_lite_ipif__parameterized1_671                              |   201|
|164   |            I_SLAVE_ATTACHMENT                                                       |slave_attachment__parameterized1_707                           |   201|
|165   |              I_DECODER                                                              |address_decoder__parameterized1_708                            |   127|
|166   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized5_709             |     1|
|167   |                \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized15_710            |     1|
|168   |                \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized16_711            |     1|
|169   |                \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized17_712            |     1|
|170   |                \MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized18_713            |     1|
|171   |                \MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized19_714            |     1|
|172   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized6_715             |     1|
|173   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized7_716             |     1|
|174   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized8_717             |     1|
|175   |                \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized9_718             |     1|
|176   |                \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized10_719            |     1|
|177   |                \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized11_720            |     1|
|178   |                \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized12_721            |     1|
|179   |                \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized13_722            |     1|
|180   |                \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized14_723            |     1|
|181   |                \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized25_724            |     1|
|182   |                \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized29_725            |     1|
|183   |                \MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized25_726            |     1|
|184   |                \MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized29_727            |     1|
|185   |          \QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                  |qspi_core_interface__xdcDup__1                                 |  1132|
|186   |            \FIFO_EXISTS.RX_FIFO_II                                                  |xpm_fifo_async__xdcDup__1                                      |   318|
|187   |              \gnuram_async_fifo.xpm_fifo_base_inst                                  |xpm_fifo_base__xdcDup__1                                       |   318|
|188   |                \gen_sdpram.xpm_memory_base_inst                                     |xpm_memory_base                                                |    35|
|189   |                \gen_cdc_pntr.wr_pntr_cdc_inst                                       |xpm_cdc_gray__8                                                |    18|
|190   |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                    |xpm_cdc_gray__parameterized0                                   |    33|
|191   |                \gen_cdc_pntr.rd_pntr_cdc_inst                                       |xpm_cdc_gray                                                   |    18|
|192   |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                    |xpm_cdc_gray__parameterized1                                   |    23|
|193   |                \gaf_wptr_p3.wrpp3_inst                                              |xpm_counter_updn_695                                           |     8|
|194   |                \gen_cdc_pntr.rpw_gray_reg                                           |xpm_fifo_reg_vec_696                                           |    12|
|195   |                \gen_cdc_pntr.rpw_gray_reg_dc                                        |xpm_fifo_reg_vec__parameterized0_697                           |     9|
|196   |                \gen_cdc_pntr.wpr_gray_reg                                           |xpm_fifo_reg_vec_698                                           |     9|
|197   |                \gen_cdc_pntr.wpr_gray_reg_dc                                        |xpm_fifo_reg_vec__parameterized0_699                           |     7|
|198   |                \gen_fwft.rdpp1_inst                                                 |xpm_counter_updn__parameterized1_700                           |     8|
|199   |                rdp_inst                                                             |xpm_counter_updn__parameterized2_701                           |    24|
|200   |                rdpp1_inst                                                           |xpm_counter_updn__parameterized3_702                           |     8|
|201   |                rst_d1_inst                                                          |xpm_fifo_reg_bit_703                                           |     2|
|202   |                wrp_inst                                                             |xpm_counter_updn__parameterized2_704                           |    12|
|203   |                wrpp1_inst                                                           |xpm_counter_updn__parameterized3_705                           |     8|
|204   |                wrpp2_inst                                                           |xpm_counter_updn__parameterized0_706                           |     8|
|205   |                xpm_fifo_rst_inst                                                    |xpm_fifo_rst__xdcDup__1                                        |    41|
|206   |                  \gen_rst_ic.wrst_rd_inst                                           |xpm_cdc_sync_rst__18                                           |     2|
|207   |                  \gen_rst_ic.rrst_wr_inst                                           |xpm_cdc_sync_rst                                               |     2|
|208   |            CONTROL_REG_I                                                            |qspi_cntrl_reg_672                                             |    14|
|209   |            \FIFO_EXISTS.CLK_CROSS_I                                                 |cross_clk_sync_fifo_1_673                                      |    82|
|210   |            \FIFO_EXISTS.FIFO_IF_MODULE_I                                            |qspi_fifo_ifmodule_674                                         |     8|
|211   |            \FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                            |cdc_sync__parameterized3_675                                   |     3|
|212   |            \FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                           |cdc_sync__parameterized3_676                                   |     3|
|213   |            \FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                        |axi_quad_spi_v3_2_19_counter_f_677                             |    10|
|214   |            \FIFO_EXISTS.TX_FIFO_II                                                  |async_fifo_fg__xdcDup__1                                       |   332|
|215   |              \xpm_fifo_instance.xpm_fifo_async_inst                                 |xpm_fifo_async__parameterized1__xdcDup__1                      |   320|
|216   |                \gnuram_async_fifo.xpm_fifo_base_inst                                |xpm_fifo_base__parameterized0__xdcDup__1                       |   320|
|217   |                  \gen_sdpram.xpm_memory_base_inst                                   |xpm_memory_base__4                                             |    35|
|218   |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                     |xpm_cdc_gray__6                                                |    18|
|219   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                  |xpm_cdc_gray__parameterized0__4                                |    33|
|220   |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                     |xpm_cdc_gray__7                                                |    18|
|221   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                  |xpm_cdc_gray__parameterized1__4                                |    23|
|222   |                  \gaf_wptr_p3.wrpp3_inst                                            |xpm_counter_updn_683                                           |     8|
|223   |                  \gen_cdc_pntr.rpw_gray_reg                                         |xpm_fifo_reg_vec_684                                           |    13|
|224   |                  \gen_cdc_pntr.rpw_gray_reg_dc                                      |xpm_fifo_reg_vec__parameterized0_685                           |     9|
|225   |                  \gen_cdc_pntr.wpr_gray_reg                                         |xpm_fifo_reg_vec_686                                           |     9|
|226   |                  \gen_cdc_pntr.wpr_gray_reg_dc                                      |xpm_fifo_reg_vec__parameterized0_687                           |     7|
|227   |                  \gen_fwft.rdpp1_inst                                               |xpm_counter_updn__parameterized1_688                           |     8|
|228   |                  rdp_inst                                                           |xpm_counter_updn__parameterized2_689                           |    24|
|229   |                  rdpp1_inst                                                         |xpm_counter_updn__parameterized3_690                           |     8|
|230   |                  rst_d1_inst                                                        |xpm_fifo_reg_bit_691                                           |     3|
|231   |                  wrp_inst                                                           |xpm_counter_updn__parameterized2_692                           |    12|
|232   |                  wrpp1_inst                                                         |xpm_counter_updn__parameterized3_693                           |     8|
|233   |                  wrpp2_inst                                                         |xpm_counter_updn__parameterized0_694                           |     8|
|234   |                  xpm_fifo_rst_inst                                                  |xpm_fifo_rst__xdcDup__2                                        |    41|
|235   |                    \gen_rst_ic.wrst_rd_inst                                         |xpm_cdc_sync_rst__16                                           |     2|
|236   |                    \gen_rst_ic.rrst_wr_inst                                         |xpm_cdc_sync_rst__17                                           |     2|
|237   |            INTERRUPT_CONTROL_I                                                      |interrupt_control__parameterized1_678                          |    30|
|238   |            \LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                         |qspi_mode_0_module_679                                         |   223|
|239   |            RESET_SYNC_AXI_SPI_CLK_INST                                              |reset_sync_module_680                                          |     4|
|240   |            SOFT_RESET_I                                                             |soft_reset_681                                                 |    39|
|241   |            \STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                            |qspi_status_slave_sel_reg_682                                  |     3|
|242   |    axi_quad_spi_1                                                                   |design_1_axi_quad_spi_1_0                                      |  1335|
|243   |      U0                                                                             |axi_quad_spi                                                   |  1335|
|244   |        \NO_DUAL_QUAD_MODE.QSPI_NORMAL                                               |axi_quad_spi_top                                               |  1335|
|245   |          \QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                        |axi_lite_ipif__parameterized1                                  |   201|
|246   |            I_SLAVE_ATTACHMENT                                                       |slave_attachment__parameterized1                               |   201|
|247   |              I_DECODER                                                              |address_decoder__parameterized1                                |   127|
|248   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized5                 |     1|
|249   |                \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized15                |     1|
|250   |                \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized16                |     1|
|251   |                \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized17                |     1|
|252   |                \MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized18                |     1|
|253   |                \MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I      |axi_lite_ipif_v3_0_4_pselect_f__parameterized19                |     1|
|254   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized6                 |     1|
|255   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized7                 |     1|
|256   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized8                 |     1|
|257   |                \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized9                 |     1|
|258   |                \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized10                |     1|
|259   |                \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized11                |     1|
|260   |                \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized12                |     1|
|261   |                \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized13                |     1|
|262   |                \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized14                |     1|
|263   |                \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized25_667            |     1|
|264   |                \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized29_668            |     1|
|265   |                \MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized25_669            |     1|
|266   |                \MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I       |axi_lite_ipif_v3_0_4_pselect_f__parameterized29_670            |     1|
|267   |          \QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                  |qspi_core_interface                                            |  1132|
|268   |            \FIFO_EXISTS.RX_FIFO_II                                                  |xpm_fifo_async                                                 |   318|
|269   |              \gnuram_async_fifo.xpm_fifo_base_inst                                  |xpm_fifo_base                                                  |   318|
|270   |                \gen_sdpram.xpm_memory_base_inst                                     |xpm_memory_base__3                                             |    35|
|271   |                \gen_cdc_pntr.wr_pntr_cdc_inst                                       |xpm_cdc_gray__4                                                |    18|
|272   |                \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                    |xpm_cdc_gray__parameterized0__3                                |    33|
|273   |                \gen_cdc_pntr.rd_pntr_cdc_inst                                       |xpm_cdc_gray__5                                                |    18|
|274   |                \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                    |xpm_cdc_gray__parameterized1__3                                |    23|
|275   |                \gaf_wptr_p3.wrpp3_inst                                              |xpm_counter_updn_655                                           |     8|
|276   |                \gen_cdc_pntr.rpw_gray_reg                                           |xpm_fifo_reg_vec_656                                           |    12|
|277   |                \gen_cdc_pntr.rpw_gray_reg_dc                                        |xpm_fifo_reg_vec__parameterized0_657                           |     9|
|278   |                \gen_cdc_pntr.wpr_gray_reg                                           |xpm_fifo_reg_vec_658                                           |     9|
|279   |                \gen_cdc_pntr.wpr_gray_reg_dc                                        |xpm_fifo_reg_vec__parameterized0_659                           |     7|
|280   |                \gen_fwft.rdpp1_inst                                                 |xpm_counter_updn__parameterized1_660                           |     8|
|281   |                rdp_inst                                                             |xpm_counter_updn__parameterized2_661                           |    24|
|282   |                rdpp1_inst                                                           |xpm_counter_updn__parameterized3_662                           |     8|
|283   |                rst_d1_inst                                                          |xpm_fifo_reg_bit_663                                           |     2|
|284   |                wrp_inst                                                             |xpm_counter_updn__parameterized2_664                           |    12|
|285   |                wrpp1_inst                                                           |xpm_counter_updn__parameterized3_665                           |     8|
|286   |                wrpp2_inst                                                           |xpm_counter_updn__parameterized0_666                           |     8|
|287   |                xpm_fifo_rst_inst                                                    |xpm_fifo_rst__xdcDup__3                                        |    41|
|288   |                  \gen_rst_ic.wrst_rd_inst                                           |xpm_cdc_sync_rst__14                                           |     2|
|289   |                  \gen_rst_ic.rrst_wr_inst                                           |xpm_cdc_sync_rst__15                                           |     2|
|290   |            CONTROL_REG_I                                                            |qspi_cntrl_reg                                                 |    14|
|291   |            \FIFO_EXISTS.CLK_CROSS_I                                                 |cross_clk_sync_fifo_1                                          |    82|
|292   |            \FIFO_EXISTS.FIFO_IF_MODULE_I                                            |qspi_fifo_ifmodule                                             |     8|
|293   |            \FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                            |cdc_sync__parameterized3_647                                   |     3|
|294   |            \FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                           |cdc_sync__parameterized3_648                                   |     3|
|295   |            \FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                        |axi_quad_spi_v3_2_19_counter_f                                 |    10|
|296   |            \FIFO_EXISTS.TX_FIFO_II                                                  |async_fifo_fg                                                  |   332|
|297   |              \xpm_fifo_instance.xpm_fifo_async_inst                                 |xpm_fifo_async__parameterized1                                 |   320|
|298   |                \gnuram_async_fifo.xpm_fifo_base_inst                                |xpm_fifo_base__parameterized0                                  |   320|
|299   |                  \gen_sdpram.xpm_memory_base_inst                                   |xpm_memory_base__2                                             |    35|
|300   |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                     |xpm_cdc_gray__2                                                |    18|
|301   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                  |xpm_cdc_gray__parameterized0__2                                |    33|
|302   |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                     |xpm_cdc_gray__3                                                |    18|
|303   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                  |xpm_cdc_gray__parameterized1__2                                |    23|
|304   |                  \gaf_wptr_p3.wrpp3_inst                                            |xpm_counter_updn                                               |     8|
|305   |                  \gen_cdc_pntr.rpw_gray_reg                                         |xpm_fifo_reg_vec                                               |    13|
|306   |                  \gen_cdc_pntr.rpw_gray_reg_dc                                      |xpm_fifo_reg_vec__parameterized0                               |     9|
|307   |                  \gen_cdc_pntr.wpr_gray_reg                                         |xpm_fifo_reg_vec_649                                           |     9|
|308   |                  \gen_cdc_pntr.wpr_gray_reg_dc                                      |xpm_fifo_reg_vec__parameterized0_650                           |     7|
|309   |                  \gen_fwft.rdpp1_inst                                               |xpm_counter_updn__parameterized1_651                           |     8|
|310   |                  rdp_inst                                                           |xpm_counter_updn__parameterized2                               |    24|
|311   |                  rdpp1_inst                                                         |xpm_counter_updn__parameterized3                               |     8|
|312   |                  rst_d1_inst                                                        |xpm_fifo_reg_bit_652                                           |     3|
|313   |                  wrp_inst                                                           |xpm_counter_updn__parameterized2_653                           |    12|
|314   |                  wrpp1_inst                                                         |xpm_counter_updn__parameterized3_654                           |     8|
|315   |                  wrpp2_inst                                                         |xpm_counter_updn__parameterized0                               |     8|
|316   |                  xpm_fifo_rst_inst                                                  |xpm_fifo_rst__xdcDup__4                                        |    41|
|317   |                    \gen_rst_ic.wrst_rd_inst                                         |xpm_cdc_sync_rst__12                                           |     2|
|318   |                    \gen_rst_ic.rrst_wr_inst                                         |xpm_cdc_sync_rst__13                                           |     2|
|319   |            INTERRUPT_CONTROL_I                                                      |interrupt_control__parameterized1                              |    30|
|320   |            \LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                         |qspi_mode_0_module                                             |   223|
|321   |            RESET_SYNC_AXI_SPI_CLK_INST                                              |reset_sync_module                                              |     4|
|322   |            SOFT_RESET_I                                                             |soft_reset                                                     |    39|
|323   |            \STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                            |qspi_status_slave_sel_reg                                      |     3|
|324   |    axi_tft_0                                                                        |design_1_axi_tft_0_1                                           |  1854|
|325   |      U0                                                                             |axi_tft                                                        |  1854|
|326   |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif__parameterized2_632                              |    72|
|327   |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized2_643                           |    72|
|328   |            I_DECODER                                                                |address_decoder__parameterized2_644                            |    26|
|329   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f_645                             |     1|
|330   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized1_646             |     1|
|331   |        AXI_MASTER_BURST_I                                                           |axi_master_burst                                               |   636|
|332   |          I_CMD_STATUS_MODULE                                                        |axi_master_burst_cmd_status                                    |    50|
|333   |          I_RD_LLINK_ADAPTER                                                         |axi_master_burst_rd_llink                                      |    13|
|334   |          I_RD_WR_CNTRL_MODULE                                                       |axi_master_burst_rd_wr_cntlr                                   |   558|
|335   |            I_ADDR_CNTL                                                              |axi_master_burst_addr_cntl                                     |    45|
|336   |            I_MSTR_PCC                                                               |axi_master_burst_pcc                                           |   296|
|337   |            I_RD_DATA_CNTL                                                           |axi_master_burst_rddata_cntl                                   |    59|
|338   |            I_RD_STATUS_CNTLR                                                        |axi_master_burst_rd_status_cntl                                |     7|
|339   |            I_READ_STREAM_SKID_BUF                                                   |axi_master_burst_skid_buf                                      |   120|
|340   |            I_WRITE_MMAP_SKID_BUF                                                    |axi_master_burst_skid2mm_buf                                   |     9|
|341   |            I_WRITE_STRM_SKID_BUF                                                    |axi_master_burst_skid_buf_642                                  |     5|
|342   |            I_WR_STATUS_CNTLR                                                        |axi_master_burst_wr_status_cntl                                |    16|
|343   |              I_WRESP_STATUS_FIFO                                                    |axi_master_burst_fifo                                          |    16|
|344   |                \USE_SRL_FIFO.I_SYNC_FIFO                                            |srl_fifo_f                                                     |     9|
|345   |                  I_SRL_FIFO_RBU_F                                                   |srl_fifo_rbu_f                                                 |     9|
|346   |                    CNTR_INCR_DECR_ADDN_F_I                                          |cntr_incr_decr_addn_f                                          |     6|
|347   |          I_RESET_MODULE                                                             |axi_master_burst_reset                                         |    15|
|348   |        TFT_CTRL_I                                                                   |axi_tft_v2_0_23_tft_controller                                 |  1141|
|349   |          BASE_ADDR_SYNC                                                             |cdc_sync__parameterized6                                       |    44|
|350   |          GET_LINE_SYNC                                                              |cdc_sync__parameterized5                                       |    17|
|351   |          HSYNC_U2                                                                   |axi_tft_v2_0_23_h_sync                                         |    98|
|352   |          I2C_DONE_SYNC                                                              |cdc_sync__parameterized3                                       |     3|
|353   |          INTR_EN_SYNC                                                               |cdc_sync__parameterized4                                       |     4|
|354   |          LINE_BUFFER_U4                                                             |axi_tft_v2_0_23_line_buffer                                    |   651|
|355   |            RAM                                                                      |async_fifo_fg__parameterized0                                  |   592|
|356   |              \xpm_fifo_instance.xpm_fifo_async_inst                                 |xpm_fifo_async__parameterized3                                 |   574|
|357   |                \gnuram_async_fifo.xpm_fifo_base_inst                                |xpm_fifo_base__parameterized1                                  |   574|
|358   |                  \gen_sdpram.xpm_memory_base_inst                                   |xpm_memory_base__parameterized0                                |     1|
|359   |                  \gen_cdc_pntr.wr_pntr_cdc_inst                                     |xpm_cdc_gray__parameterized2__1                                |    43|
|360   |                  \gen_cdc_pntr.wr_pntr_cdc_dc_inst                                  |xpm_cdc_gray__parameterized3                                   |    68|
|361   |                  \gen_cdc_pntr.rd_pntr_cdc_inst                                     |xpm_cdc_gray__parameterized2                                   |    43|
|362   |                  \gen_cdc_pntr.rd_pntr_cdc_dc_inst                                  |xpm_cdc_gray__parameterized4                                   |    48|
|363   |                  \gaf_wptr_p3.wrpp3_inst                                            |xpm_counter_updn__parameterized4                               |    20|
|364   |                  \gen_cdc_pntr.rpw_gray_reg                                         |xpm_fifo_reg_vec__parameterized1                               |    23|
|365   |                  \gen_cdc_pntr.rpw_gray_reg_dc                                      |xpm_fifo_reg_vec__parameterized2                               |    10|
|366   |                  \gen_cdc_pntr.wpr_gray_reg                                         |xpm_fifo_reg_vec__parameterized1_638                           |    11|
|367   |                  \gen_cdc_pntr.wpr_gray_reg_dc                                      |xpm_fifo_reg_vec__parameterized2_639                           |    21|
|368   |                  \gen_fwft.rdpp1_inst                                               |xpm_counter_updn__parameterized1                               |     8|
|369   |                  rdp_inst                                                           |xpm_counter_updn__parameterized6                               |    66|
|370   |                  rdpp1_inst                                                         |xpm_counter_updn__parameterized7                               |    23|
|371   |                  rst_d1_inst                                                        |xpm_fifo_reg_bit                                               |     3|
|372   |                  wrp_inst                                                           |xpm_counter_updn__parameterized6_640                           |    35|
|373   |                  wrpp1_inst                                                         |xpm_counter_updn__parameterized7_641                           |    32|
|374   |                  wrpp2_inst                                                         |xpm_counter_updn__parameterized5                               |    20|
|375   |                  xpm_fifo_rst_inst                                                  |xpm_fifo_rst                                                   |    42|
|376   |                    \gen_rst_ic.wrst_rd_inst                                         |xpm_cdc_sync_rst__10                                           |     2|
|377   |                    \gen_rst_ic.rrst_wr_inst                                         |xpm_cdc_sync_rst__11                                           |     2|
|378   |          SLAVE_REG_U6                                                               |axi_tft_v2_0_23_slave_register                                 |    73|
|379   |          TFT_IF_U5                                                                  |axi_tft_v2_0_23_tft_interface                                  |    22|
|380   |          TFT_ON_MAXI_SYNC                                                           |cdc_sync__parameterized4_633                                   |     6|
|381   |          TFT_ON_TFT_SYNC                                                            |cdc_sync__parameterized3_634                                   |     2|
|382   |          VSYNC_U3                                                                   |axi_tft_v2_0_23_v_sync                                         |    71|
|383   |          V_BP_SYNC                                                                  |cdc_sync__parameterized5_635                                   |    14|
|384   |          V_INTR_SYNC                                                                |cdc_sync__parameterized5_636                                   |    13|
|385   |          V_P_SYNC                                                                   |cdc_sync__parameterized5_637                                   |    18|
|386   |    axi_timer_0                                                                      |design_1_axi_timer_0_0                                         |   678|
|387   |      U0                                                                             |axi_timer                                                      |   678|
|388   |        AXI4_LITE_I                                                                  |axi_lite_ipif__parameterized3                                  |   243|
|389   |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized3                               |   243|
|390   |            I_DECODER                                                                |address_decoder__parameterized3                                |   172|
|391   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized23                |     1|
|392   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized25                |     1|
|393   |              \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized27                |     1|
|394   |              \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized28                |     1|
|395   |              \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized29                |     1|
|396   |              \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized30                |     1|
|397   |        TC_CORE_I                                                                    |tc_core                                                        |   435|
|398   |          COUNTER_0_I                                                                |count_module                                                   |   139|
|399   |            COUNTER_I                                                                |axi_timer_v2_0_22_counter_f_631                                |   107|
|400   |          \GEN_SECOND_TIMER.COUNTER_1_I                                              |count_module_627                                               |   139|
|401   |            COUNTER_I                                                                |axi_timer_v2_0_22_counter_f                                    |   107|
|402   |          READ_MUX_I                                                                 |mux_onehot_f                                                   |    64|
|403   |          TIMER_CONTROL_I                                                            |timer_control                                                  |    92|
|404   |            INPUT_DOUBLE_REGS                                                        |cdc_sync__parameterized7_628                                   |     5|
|405   |            INPUT_DOUBLE_REGS2                                                       |cdc_sync__parameterized7_629                                   |     5|
|406   |            INPUT_DOUBLE_REGS3                                                       |cdc_sync__parameterized7_630                                   |    15|
|407   |    axi_uartlite_0                                                                   |design_1_axi_uartlite_0_0                                      |   252|
|408   |      U0                                                                             |axi_uartlite                                                   |   252|
|409   |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif__parameterized2_609                              |    70|
|410   |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized2_623                           |    70|
|411   |            I_DECODER                                                                |address_decoder__parameterized2_624                            |    42|
|412   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f_625                             |     1|
|413   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized1_626             |     1|
|414   |        UARTLITE_CORE_I                                                              |uartlite_core_610                                              |   182|
|415   |          BAUD_RATE_I                                                                |baudrate_611                                                   |    26|
|416   |          UARTLITE_RX_I                                                              |uartlite_rx_612                                                |    93|
|417   |            INPUT_DOUBLE_REGS3                                                       |cdc_sync__parameterized7_618                                   |     8|
|418   |            SRL_FIFO_I                                                               |srl_fifo_f__parameterized1_619                                 |    27|
|419   |              I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized1_620                             |    27|
|420   |                CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized0_621                      |    16|
|421   |                DYNSHREG_F_I                                                         |dynshreg_f__parameterized1_622                                 |     9|
|422   |          UARTLITE_TX_I                                                              |uartlite_tx_613                                                |    54|
|423   |            SRL_FIFO_I                                                               |srl_fifo_f__parameterized1_614                                 |    32|
|424   |              I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized1_615                             |    32|
|425   |                CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized0_616                      |    18|
|426   |                DYNSHREG_F_I                                                         |dynshreg_f__parameterized1_617                                 |    13|
|427   |    axi_uartlite_1                                                                   |design_1_axi_uartlite_1_0                                      |   252|
|428   |      U0                                                                             |axi_uartlite__2                                                |   252|
|429   |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif__parameterized2_591                              |    70|
|430   |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized2_605                           |    70|
|431   |            I_DECODER                                                                |address_decoder__parameterized2_606                            |    42|
|432   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f_607                             |     1|
|433   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized1_608             |     1|
|434   |        UARTLITE_CORE_I                                                              |uartlite_core_592                                              |   182|
|435   |          BAUD_RATE_I                                                                |baudrate_593                                                   |    26|
|436   |          UARTLITE_RX_I                                                              |uartlite_rx_594                                                |    93|
|437   |            INPUT_DOUBLE_REGS3                                                       |cdc_sync__parameterized7_600                                   |     8|
|438   |            SRL_FIFO_I                                                               |srl_fifo_f__parameterized1_601                                 |    27|
|439   |              I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized1_602                             |    27|
|440   |                CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized0_603                      |    16|
|441   |                DYNSHREG_F_I                                                         |dynshreg_f__parameterized1_604                                 |     9|
|442   |          UARTLITE_TX_I                                                              |uartlite_tx_595                                                |    54|
|443   |            SRL_FIFO_I                                                               |srl_fifo_f__parameterized1_596                                 |    32|
|444   |              I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized1_597                             |    32|
|445   |                CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized0_598                      |    18|
|446   |                DYNSHREG_F_I                                                         |dynshreg_f__parameterized1_599                                 |    13|
|447   |    axi_uartlite_2                                                                   |design_1_axi_uartlite_2_0                                      |   252|
|448   |      U0                                                                             |axi_uartlite__1                                                |   252|
|449   |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif__parameterized2                                  |    70|
|450   |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized2                               |    70|
|451   |            I_DECODER                                                                |address_decoder__parameterized2                                |    42|
|452   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f                                 |     1|
|453   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I         |axi_lite_ipif_v3_0_4_pselect_f__parameterized1                 |     1|
|454   |        UARTLITE_CORE_I                                                              |uartlite_core                                                  |   182|
|455   |          BAUD_RATE_I                                                                |baudrate                                                       |    26|
|456   |          UARTLITE_RX_I                                                              |uartlite_rx                                                    |    93|
|457   |            INPUT_DOUBLE_REGS3                                                       |cdc_sync__parameterized7                                       |     8|
|458   |            SRL_FIFO_I                                                               |srl_fifo_f__parameterized1_587                                 |    27|
|459   |              I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized1_588                             |    27|
|460   |                CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized0_589                      |    16|
|461   |                DYNSHREG_F_I                                                         |dynshreg_f__parameterized1_590                                 |     9|
|462   |          UARTLITE_TX_I                                                              |uartlite_tx                                                    |    54|
|463   |            SRL_FIFO_I                                                               |srl_fifo_f__parameterized1                                     |    32|
|464   |              I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized1                                 |    32|
|465   |                CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized0                          |    18|
|466   |                DYNSHREG_F_I                                                         |dynshreg_f__parameterized1                                     |    13|
|467   |    mdm_1                                                                            |design_1_mdm_1_0                                               |   232|
|468   |      U0                                                                             |MDM                                                            |   232|
|469   |        MDM_Core_I1                                                                  |MDM_Core                                                       |   220|
|470   |          JTAG_CONTROL_I                                                             |JTAG_CONTROL                                                   |   171|
|471   |            \Use_BSCAN.FDC_I                                                         |MB_FDC_1                                                       |    48|
|472   |            \Use_BSCAN.SYNC_FDRE                                                     |MB_FDRE_1                                                      |     2|
|473   |            \Use_Config_SRL16E.SRL16E_1                                              |mdm_v3_2_17_MB_SRL16E                                          |     4|
|474   |            \Use_Config_SRL16E.SRL16E_2                                              |mdm_v3_2_17_MB_SRL16E__parameterized0                          |     1|
|475   |            \Use_ID_SRL16E.SRL16E_ID_1                                               |mdm_v3_2_17_MB_SRL16E__parameterized1                          |     3|
|476   |            \Use_ID_SRL16E.SRL16E_ID_2                                               |mdm_v3_2_17_MB_SRL16E__parameterized2                          |     1|
|477   |        \No_Dbg_Reg_Access.BUFG_DRCK                                                 |MB_BUFG                                                        |     1|
|478   |        \Use_E2.BSCAN_I                                                              |MB_BSCANE2                                                     |     9|
|479   |        \Use_E2.LUT1_I                                                               |mdm_v3_2_17_MB_LUT1                                            |     1|
|480   |    rst_clk_wiz_1_100M                                                               |design_1_rst_clk_wiz_1_100M_0                                  |    66|
|481   |      U0                                                                             |proc_sys_reset                                                 |    66|
|482   |        EXT_LPF                                                                      |lpf                                                            |    23|
|483   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                 |cdc_sync__parameterized8                                       |     6|
|484   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                 |cdc_sync__parameterized8_586                                   |     6|
|485   |        SEQ                                                                          |sequence_psr                                                   |    38|
|486   |          SEQ_COUNTER                                                                |upcnt_n                                                        |    13|
|487   |    microblaze_0_axi_intc                                                            |design_1_microblaze_0_axi_intc_0                               |   559|
|488   |      U0                                                                             |axi_intc                                                       |   559|
|489   |        AXI_LITE_IPIF_I                                                              |axi_lite_ipif__parameterized4                                  |   241|
|490   |          I_SLAVE_ATTACHMENT                                                         |slave_attachment__parameterized4                               |   241|
|491   |            I_DECODER                                                                |address_decoder__parameterized4                                |   130|
|492   |        INTC_CORE_I                                                                  |intc_core                                                      |   314|
|493   |          \IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                |shared_ram_ivar                                                |    96|
|494   |    microblaze_0_xlconcat                                                            |design_1_microblaze_0_xlconcat_0                               |     0|
|495   |    microblaze_0                                                                     |design_1_microblaze_0_0                                        |  3175|
|496   |      U0                                                                             |MicroBlaze                                                     |  3175|
|497   |        MicroBlaze_Core_I                                                            |MicroBlaze_Core                                                |  2806|
|498   |          \Performance.Core                                                          |MicroBlaze_GTi                                                 |  2798|
|499   |            Data_Flow_I                                                              |Data_Flow_gti                                                  |   678|
|500   |              ALU_I                                                                  |ALU                                                            |   100|
|501   |                \Use_Carry_Decoding.CarryIn_MUXCY                                    |microblaze_v11_0_2_MB_MUXCY_492                                |     1|
|502   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2                                        |     6|
|503   |                  \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                                                        |     1|
|504   |                  \Last_Bit.I_ALU_LUT_V5                                             |microblaze_v11_0_2_MB_LUT6__parameterized5                     |     1|
|505   |                  \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                                                    |     1|
|506   |                  \Last_Bit.MUXCY_XOR_I                                              |microblaze_v11_0_2_MB_MUXCY_XORCY_584                          |     2|
|507   |                  \Last_Bit.Pre_MUXCY_I                                              |microblaze_v11_0_2_MB_MUXCY_585                                |     1|
|508   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                                                        |     3|
|509   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_582                                                  |     1|
|510   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_583                          |     2|
|511   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_493                                                    |     3|
|512   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_580                                                  |     1|
|513   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_581                          |     2|
|514   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_494                                                    |     3|
|515   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_578                                                  |     1|
|516   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_579                          |     2|
|517   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_495                                                    |     3|
|518   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_576                                                  |     1|
|519   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_577                          |     2|
|520   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_496                                                    |     3|
|521   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_574                                                  |     1|
|522   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_575                          |     2|
|523   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_497                                                    |     3|
|524   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_572                                                  |     1|
|525   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_573                          |     2|
|526   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_498                                                    |     3|
|527   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_570                                                  |     1|
|528   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_571                          |     2|
|529   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_499                                                    |     3|
|530   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_568                                                  |     1|
|531   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_569                          |     2|
|532   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_500                                                    |     3|
|533   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_566                                                  |     1|
|534   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_567                          |     2|
|535   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_501                                                    |     3|
|536   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_564                                                  |     1|
|537   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_565                          |     2|
|538   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_502                                                    |     3|
|539   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_562                                                  |     1|
|540   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_563                          |     2|
|541   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_503                                                    |     3|
|542   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_560                                                  |     1|
|543   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_561                          |     2|
|544   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_504                                                    |     3|
|545   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_558                                                  |     1|
|546   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_559                          |     2|
|547   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_505                                                    |     3|
|548   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_556                                                  |     1|
|549   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_557                          |     2|
|550   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_506                                                    |     3|
|551   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_554                                                  |     1|
|552   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_555                          |     2|
|553   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_507                                                    |     3|
|554   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_552                                                  |     1|
|555   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_553                          |     2|
|556   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_508                                                    |     3|
|557   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_550                                                  |     1|
|558   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_551                          |     2|
|559   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_509                                                    |     3|
|560   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_548                                                  |     1|
|561   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_549                          |     2|
|562   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_510                                                    |     3|
|563   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_546                                                  |     1|
|564   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_547                          |     2|
|565   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_511                                                    |     3|
|566   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_544                                                  |     1|
|567   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_545                          |     2|
|568   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_512                                                    |     3|
|569   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_542                                                  |     1|
|570   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_543                          |     2|
|571   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_513                                                    |     3|
|572   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_540                                                  |     1|
|573   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_541                          |     2|
|574   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_514                                                    |     3|
|575   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_538                                                  |     1|
|576   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_539                          |     2|
|577   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_515                                                    |     3|
|578   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_536                                                  |     1|
|579   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_537                          |     2|
|580   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_516                                                    |     3|
|581   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_534                                                  |     1|
|582   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_535                          |     2|
|583   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_517                                                    |     3|
|584   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_532                                                  |     1|
|585   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_533                          |     2|
|586   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_518                                                    |     3|
|587   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_530                                                  |     1|
|588   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_531                          |     2|
|589   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_519                                                    |     3|
|590   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_528                                                  |     1|
|591   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_529                          |     2|
|592   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_520                                                    |     3|
|593   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_526                                                  |     1|
|594   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_527                          |     2|
|595   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_521                                                    |     3|
|596   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_524                                                  |     1|
|597   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_525                          |     2|
|598   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_522                                                    |     3|
|599   |                  \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                                                      |     1|
|600   |                  \Not_Last_Bit.MUXCY_XOR_I                                          |microblaze_v11_0_2_MB_MUXCY_XORCY_523                          |     2|
|601   |              Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti                                        |    46|
|602   |              Data_Flow_Logic_I                                                      |Data_Flow_Logic                                                |    92|
|603   |                \Gen_Bits[0].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_460                                 |     1|
|604   |                \Gen_Bits[10].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_461                                 |     2|
|605   |                \Gen_Bits[11].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_462                                 |     2|
|606   |                \Gen_Bits[12].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_463                                 |     2|
|607   |                \Gen_Bits[13].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_464                                 |     2|
|608   |                \Gen_Bits[14].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_465                                 |     2|
|609   |                \Gen_Bits[15].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_466                                 |     2|
|610   |                \Gen_Bits[16].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_467                                 |     2|
|611   |                \Gen_Bits[17].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_468                                 |     2|
|612   |                \Gen_Bits[18].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_469                                 |     2|
|613   |                \Gen_Bits[19].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_470                                 |     2|
|614   |                \Gen_Bits[1].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_471                                 |     2|
|615   |                \Gen_Bits[20].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_472                                 |     2|
|616   |                \Gen_Bits[21].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_473                                 |     2|
|617   |                \Gen_Bits[22].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_474                                 |     2|
|618   |                \Gen_Bits[23].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_475                                 |     2|
|619   |                \Gen_Bits[24].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_476                                 |     2|
|620   |                \Gen_Bits[25].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_477                                 |     2|
|621   |                \Gen_Bits[26].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_478                                 |     2|
|622   |                \Gen_Bits[27].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_479                                 |     2|
|623   |                \Gen_Bits[28].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_480                                 |     1|
|624   |                \Gen_Bits[29].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_481                                 |     1|
|625   |                \Gen_Bits[2].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_482                                 |     2|
|626   |                \Gen_Bits[30].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_483                                 |     1|
|627   |                \Gen_Bits[31].MEM_EX_Result_Inst                                     |microblaze_v11_0_2_MB_FDRE_484                                 |     2|
|628   |                \Gen_Bits[3].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_485                                 |     2|
|629   |                \Gen_Bits[4].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_486                                 |     2|
|630   |                \Gen_Bits[5].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_487                                 |     2|
|631   |                \Gen_Bits[6].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_488                                 |     2|
|632   |                \Gen_Bits[7].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_489                                 |     2|
|633   |                \Gen_Bits[8].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_490                                 |     2|
|634   |                \Gen_Bits[9].MEM_EX_Result_Inst                                      |microblaze_v11_0_2_MB_FDRE_491                                 |     2|
|635   |              Operand_Select_I                                                       |Operand_Select_gti                                             |   230|
|636   |                \Gen_Bit[0].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_428                                |     2|
|637   |                \Gen_Bit[10].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_429                                |     2|
|638   |                \Gen_Bit[11].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_430                                |     2|
|639   |                \Gen_Bit[12].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_431                                |     2|
|640   |                \Gen_Bit[13].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_432                                |     2|
|641   |                \Gen_Bit[14].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_433                                |     2|
|642   |                \Gen_Bit[15].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_434                                |     2|
|643   |                \Gen_Bit[16].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_435                                |     2|
|644   |                \Gen_Bit[17].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_436                                |     2|
|645   |                \Gen_Bit[18].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_437                                |     2|
|646   |                \Gen_Bit[19].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_438                                |     2|
|647   |                \Gen_Bit[1].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_439                                |     2|
|648   |                \Gen_Bit[20].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_440                                |     2|
|649   |                \Gen_Bit[21].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_441                                |     2|
|650   |                \Gen_Bit[22].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_442                                |     2|
|651   |                \Gen_Bit[23].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_443                                |     2|
|652   |                \Gen_Bit[24].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_444                                |     2|
|653   |                \Gen_Bit[25].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_445                                |     2|
|654   |                \Gen_Bit[26].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_446                                |     2|
|655   |                \Gen_Bit[27].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_447                                |     2|
|656   |                \Gen_Bit[28].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_448                                |     2|
|657   |                \Gen_Bit[29].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_449                                |     2|
|658   |                \Gen_Bit[2].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_450                                |     2|
|659   |                \Gen_Bit[30].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_451                                |     2|
|660   |                \Gen_Bit[31].MUXF7_I1                                                |microblaze_v11_0_2_MB_MUXF7_452                                |     2|
|661   |                \Gen_Bit[3].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_453                                |     2|
|662   |                \Gen_Bit[4].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_454                                |     2|
|663   |                \Gen_Bit[5].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_455                                |     2|
|664   |                \Gen_Bit[6].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_456                                |     2|
|665   |                \Gen_Bit[7].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_457                                |     2|
|666   |                \Gen_Bit[8].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_458                                |     2|
|667   |                \Gen_Bit[9].MUXF7_I1                                                 |microblaze_v11_0_2_MB_MUXF7_459                                |     2|
|668   |              Register_File_I                                                        |Register_File_gti                                              |    16|
|669   |                \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                                                      |     1|
|670   |                \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_413                                                  |     1|
|671   |                \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_414                                                  |     1|
|672   |                \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_415                                                  |     1|
|673   |                \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_416                                                  |     1|
|674   |                \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_417                                                  |     1|
|675   |                \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_418                                                  |     1|
|676   |                \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_419                                                  |     1|
|677   |                \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_420                                                  |     1|
|678   |                \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_421                                                  |     1|
|679   |                \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_422                                                  |     1|
|680   |                \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_423                                                  |     1|
|681   |                \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_424                                                  |     1|
|682   |                \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_425                                                  |     1|
|683   |                \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_426                                                  |     1|
|684   |                \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_427                                                  |     1|
|685   |              Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti                                         |     0|
|686   |              \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |microblaze_v11_0_2_MB_MUXCY_300                                |     1|
|687   |              \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |microblaze_v11_0_2_MB_MUXCY_301                                |     1|
|688   |              \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1                                      |     1|
|689   |              Zero_Detect_I                                                          |Zero_Detect_gti                                                |    12|
|690   |                Part_Of_Zero_Carry_Start                                             |microblaze_v11_0_2_MB_MUXCY_406                                |     1|
|691   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |microblaze_v11_0_2_MB_MUXCY_407                                |     1|
|692   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |microblaze_v11_0_2_MB_MUXCY_408                                |     1|
|693   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |microblaze_v11_0_2_MB_MUXCY_409                                |     1|
|694   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |microblaze_v11_0_2_MB_MUXCY_410                                |     1|
|695   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |microblaze_v11_0_2_MB_MUXCY_411                                |     1|
|696   |                \Zero_Detecting[6].I_Part_Of_Zero_Detect                             |microblaze_v11_0_2_MB_MUXCY_412                                |     1|
|697   |              exception_registers_I1                                                 |exception_registers_gti                                        |   160|
|698   |                CarryIn_MUXCY                                                        |microblaze_v11_0_2_MB_MUXCY_310                                |     1|
|699   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5                                      |     1|
|700   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_311                          |     1|
|701   |                \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_312                                 |     1|
|702   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_313                                  |     1|
|703   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_314                          |     2|
|704   |                \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_315                                 |     1|
|705   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_316                                  |     1|
|706   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_317                          |     2|
|707   |                \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_318                                 |     1|
|708   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_319                                  |     1|
|709   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_320                          |     2|
|710   |                \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_321                                 |     1|
|711   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_322                                  |     1|
|712   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_323                          |     2|
|713   |                \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_324                                 |     1|
|714   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_325                                  |     1|
|715   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_326                          |     2|
|716   |                \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_327                                 |     1|
|717   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_328                                  |     1|
|718   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_329                          |     2|
|719   |                \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_330                                 |     1|
|720   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_331                                  |     1|
|721   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_332                          |     4|
|722   |                \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_333                                 |     1|
|723   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_334                                  |     1|
|724   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_335                          |     4|
|725   |                \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_336                                 |     1|
|726   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_337                                  |     1|
|727   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_338                          |     4|
|728   |                \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_339                                 |     1|
|729   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_340                                  |     1|
|730   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_341                          |     4|
|731   |                \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_342                                 |     1|
|732   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_343                                  |     1|
|733   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_344                          |     2|
|734   |                \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_345                                 |     1|
|735   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_346                                  |     1|
|736   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_347                          |     4|
|737   |                \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_348                                 |     1|
|738   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_349                                  |     1|
|739   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_350                          |     4|
|740   |                \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_351                                 |     1|
|741   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_352                                  |     1|
|742   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_353                          |     4|
|743   |                \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_354                                 |     1|
|744   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_355                                  |     1|
|745   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_356                          |     4|
|746   |                \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_357                                 |     1|
|747   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_358                                  |     1|
|748   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_359                          |     4|
|749   |                \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_360                                 |     1|
|750   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_361                                  |     1|
|751   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_362                          |     4|
|752   |                \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_363                                 |     1|
|753   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_364                                  |     1|
|754   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_365                          |     4|
|755   |                \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_366                                 |     1|
|756   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_367                                  |     1|
|757   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_368                          |     4|
|758   |                \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_369                                 |     1|
|759   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_370                                  |     1|
|760   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_371                          |     4|
|761   |                \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_372                                 |     1|
|762   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_373                                  |     1|
|763   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_374                          |     4|
|764   |                \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_375                                 |     1|
|765   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_376                                  |     1|
|766   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_377                          |     2|
|767   |                \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_378                                 |     1|
|768   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_379                                  |     1|
|769   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_380                          |     4|
|770   |                \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_381                                 |     1|
|771   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_382                                  |     1|
|772   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |microblaze_v11_0_2_MB_MUXCY_XORCY_383                          |     4|
|773   |                \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDRE                         |microblaze_v11_0_2_MB_FDRE_384                                 |     1|
|774   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_385                                  |     1|
|775   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_386                          |     2|
|776   |                \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_387                                 |     1|
|777   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_388                                  |     1|
|778   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_389                          |     2|
|779   |                \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_390                                 |     1|
|780   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_391                                  |     1|
|781   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_392                          |     2|
|782   |                \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_393                                 |     1|
|783   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_394                                  |     1|
|784   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_395                          |     2|
|785   |                \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_396                                 |     1|
|786   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_397                                  |     1|
|787   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_398                          |     2|
|788   |                \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_399                                 |     1|
|789   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_400                                  |     1|
|790   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_401                          |     2|
|791   |                \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_402                                 |     1|
|792   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_403                                  |     1|
|793   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |microblaze_v11_0_2_MB_MUXCY_XORCY_404                          |     2|
|794   |                \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDRE                          |microblaze_v11_0_2_MB_FDRE_405                                 |     1|
|795   |              msr_reg_i                                                              |msr_reg_gti                                                    |    19|
|796   |                \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_302                                                     |     3|
|797   |                \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_303                                                     |     4|
|798   |                \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_304                                                     |     4|
|799   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_305                                                     |     1|
|800   |                \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                               |MB_FDR_306                                                     |     1|
|801   |                \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_307                                                     |     1|
|802   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_308                                                     |     1|
|803   |                \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                               |MB_FDR_309                                                     |     1|
|804   |            Decode_I                                                                 |Decode_gti                                                     |  1448|
|805   |              PC_Module_I                                                            |PC_Module_gti                                                  |   315|
|806   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_207                                                     |     2|
|807   |                \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_208                                |     2|
|808   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_209                                                     |     2|
|809   |                \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_210                                |     2|
|810   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_211                                                     |     2|
|811   |                \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_212                                |     2|
|812   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_213                                                     |     2|
|813   |                \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_214                                |     2|
|814   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_215                                                     |     2|
|815   |                \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_216                                |     2|
|816   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_217                                                     |     2|
|817   |                \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_218                                |     2|
|818   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_219                                                     |     2|
|819   |                \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_220                                |     2|
|820   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_221                                                     |     2|
|821   |                \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_222                                |     2|
|822   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_223                                                     |     2|
|823   |                \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_224                                |     2|
|824   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_225                                                     |     2|
|825   |                \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_226                                |     2|
|826   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_227                                                     |     2|
|827   |                \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_228                                |     2|
|828   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_229                                                     |     2|
|829   |                \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_230                                |     2|
|830   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_231                                                     |     2|
|831   |                \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_232                                |     2|
|832   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_233                                                     |     2|
|833   |                \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_234                                |     2|
|834   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_235                                                     |     2|
|835   |                \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_236                                |     2|
|836   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_237                                                     |     2|
|837   |                \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_238                                |     2|
|838   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_239                                                     |     2|
|839   |                \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_240                                |     2|
|840   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_241                                                     |     2|
|841   |                \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_242                                |     2|
|842   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_243                                                     |     2|
|843   |                \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_244                                |     2|
|844   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_245                                                     |     2|
|845   |                \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_246                                |     2|
|846   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_247                                                     |     2|
|847   |                \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_248                                |     2|
|848   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_249                                                     |     2|
|849   |                \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_250                                |     2|
|850   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_251                                                     |     2|
|851   |                \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_252                                |     2|
|852   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_253                                                     |     2|
|853   |                \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_254                                |     2|
|854   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_255                                                     |     2|
|855   |                \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |microblaze_v11_0_2_MB_MUXF7_256                                |     2|
|856   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_257                                                     |     2|
|857   |                \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_258                                |     2|
|858   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_259                                                     |     2|
|859   |                \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_260                                |     2|
|860   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_261                                                     |     2|
|861   |                \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_262                                |     2|
|862   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_263                                                     |     2|
|863   |                \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_264                                |     2|
|864   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_265                                                     |     2|
|865   |                \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_266                                |     2|
|866   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_267                                                     |     2|
|867   |                \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_268                                |     2|
|868   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_269                                                     |     2|
|869   |                \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |microblaze_v11_0_2_MB_MUXF7_270                                |     2|
|870   |                \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY                              |     1|
|871   |                \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_271                          |     2|
|872   |                \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_272                          |     2|
|873   |                \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_273                          |     2|
|874   |                \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_274                          |     2|
|875   |                \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_275                          |     2|
|876   |                \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_276                          |     2|
|877   |                \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_277                          |     2|
|878   |                \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_278                          |     2|
|879   |                \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_279                          |     2|
|880   |                \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_280                          |     2|
|881   |                \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_281                          |     2|
|882   |                \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_282                          |     2|
|883   |                \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_283                          |     2|
|884   |                \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_284                          |     2|
|885   |                \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_285                          |     2|
|886   |                \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_286                          |     2|
|887   |                \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_287                          |     2|
|888   |                \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_288                          |     2|
|889   |                \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_289                          |     2|
|890   |                \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_290                          |     2|
|891   |                \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |microblaze_v11_0_2_MB_MUXCY_XORCY_291                          |     2|
|892   |                \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_292                          |     2|
|893   |                \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_293                          |     2|
|894   |                \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_294                          |     2|
|895   |                \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_295                          |     2|
|896   |                \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_296                          |     2|
|897   |                \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_297                          |     2|
|898   |                \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_298                          |     2|
|899   |                \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |microblaze_v11_0_2_MB_MUXCY_XORCY_299                          |     2|
|900   |              PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti                                            |   524|
|901   |                \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_113                                                     |     1|
|902   |                \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |microblaze_v11_0_2_MB_LUT6                                     |     1|
|903   |                \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_114                                                     |     7|
|904   |                \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |microblaze_v11_0_2_MB_LUT6_115                                 |     1|
|905   |                \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_116                                                     |     1|
|906   |                \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |microblaze_v11_0_2_MB_LUT6_117                                 |     1|
|907   |                \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_118                                                     |    43|
|908   |                \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |microblaze_v11_0_2_MB_LUT6_119                                 |     1|
|909   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |microblaze_v11_0_2_MB_LUT6__parameterized0                     |     1|
|910   |                \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |microblaze_v11_0_2_MB_MUXF7                                    |     1|
|911   |                \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_120                                                     |     4|
|912   |                \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_121                                |     2|
|913   |                \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_122                                                     |     4|
|914   |                \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_123                                |     1|
|915   |                \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_124                                                     |     2|
|916   |                \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_125                                |     1|
|917   |                \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_126                                                     |     1|
|918   |                \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_127                                |     1|
|919   |                \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_128                                                     |     1|
|920   |                \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_129                                |     1|
|921   |                \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_130                                                     |     2|
|922   |                \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_131                                |     1|
|923   |                \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_132                                                     |     1|
|924   |                \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_133                                |     1|
|925   |                \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_134                                                     |    34|
|926   |                \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_135                                |     1|
|927   |                \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_136                                                     |     3|
|928   |                \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_137                                |     1|
|929   |                \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_138                                                     |     2|
|930   |                \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_139                                |     1|
|931   |                \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_140                                                     |     2|
|932   |                \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_141                                |     1|
|933   |                \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_142                                                     |    23|
|934   |                \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_143                                |     1|
|935   |                \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_144                                                     |     4|
|936   |                \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_145                                |     1|
|937   |                \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_146                                                     |     3|
|938   |                \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_147                                |     1|
|939   |                \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_148                                                     |     3|
|940   |                \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_149                                |     1|
|941   |                \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_150                                                     |     2|
|942   |                \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_151                                |     1|
|943   |                \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_152                                                     |     3|
|944   |                \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_153                                |     1|
|945   |                \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_154                                                     |     2|
|946   |                \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_155                                |     1|
|947   |                \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_156                                                     |     3|
|948   |                \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_157                                |     1|
|949   |                \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_158                                                     |     5|
|950   |                \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_159                                |     1|
|951   |                \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_160                                                     |     3|
|952   |                \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_161                                |     1|
|953   |                \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_162                                                     |     2|
|954   |                \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_163                                |     1|
|955   |                \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_164                                                     |     5|
|956   |                \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_165                                |     1|
|957   |                \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_166                                                     |     3|
|958   |                \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_167                                |     1|
|959   |                \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_168                                                     |     2|
|960   |                \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_169                                |     1|
|961   |                \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_170                                                     |     5|
|962   |                \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_171                                |     1|
|963   |                \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_172                                                     |    38|
|964   |                \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_173                                |     1|
|965   |                \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_174                                                     |     1|
|966   |                \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_175                                |     1|
|967   |                \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_176                                                     |     1|
|968   |                \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_177                                |     1|
|969   |                \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_178                                                     |     1|
|970   |                \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_179                                |     1|
|971   |                \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_180                                                     |     4|
|972   |                \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_181                                |     1|
|973   |                \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_182                                                     |    38|
|974   |                \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_183                                |     1|
|975   |                \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_184                                                     |     1|
|976   |                \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_185                                |     1|
|977   |                \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_186                                                     |    13|
|978   |                \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_187                                |     1|
|979   |                \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_188                                                     |     1|
|980   |                \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_189                                |     1|
|981   |                \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_190                                                     |     1|
|982   |                \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_191                                |     1|
|983   |                \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_192                                                     |     4|
|984   |                \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |microblaze_v11_0_2_MB_MUXF7_193                                |     1|
|985   |                \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_194                                                     |    51|
|986   |                \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_195                                |     1|
|987   |                \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_196                                                     |     4|
|988   |                \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_197                                |     1|
|989   |                \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_198                                                     |    38|
|990   |                \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_199                                |     1|
|991   |                \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_200                                                     |     2|
|992   |                \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_201                                |     1|
|993   |                \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_202                                                     |     2|
|994   |                \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_203                                |     1|
|995   |                \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_204                                                     |     1|
|996   |                \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |microblaze_v11_0_2_MB_MUXF7_205                                |     1|
|997   |                Last_Sel_DFF                                                         |MB_FDS                                                         |    44|
|998   |                Mux_Select_Empty_LUT6                                                |microblaze_v11_0_2_MB_LUT6__parameterized1                     |     1|
|999   |                Mux_Select_OF_Valid_LUT6                                             |microblaze_v11_0_2_MB_LUT6__parameterized2                     |     2|
|1000  |                OF_Valid_DFF                                                         |MB_FDR_206                                                     |     6|
|1001  |              \Use_MuxCy[10].OF_Piperun_Stage                                        |microblaze_v11_0_2_carry_and                                   |     1|
|1002  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_112                                |     1|
|1003  |              \Use_MuxCy[11].OF_Piperun_Stage                                        |microblaze_v11_0_2_carry_and_57                                |     9|
|1004  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_111                                |     9|
|1005  |              \Use_MuxCy[1].OF_Piperun_Stage                                         |microblaze_v11_0_2_carry_and_58                                |     1|
|1006  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_110                                |     1|
|1007  |              \Use_MuxCy[2].OF_Piperun_Stage                                         |microblaze_v11_0_2_carry_and_59                                |     2|
|1008  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_109                                |     2|
|1009  |              \Use_MuxCy[3].OF_Piperun_Stage                                         |microblaze_v11_0_2_carry_and_60                                |     7|
|1010  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_108                                |     7|
|1011  |              \Use_MuxCy[4].OF_Piperun_Stage                                         |microblaze_v11_0_2_carry_and_61                                |     1|
|1012  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_107                                |     1|
|1013  |              \Use_MuxCy[5].OF_Piperun_Stage                                         |microblaze_v11_0_2_carry_and_62                                |     1|
|1014  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_106                                |     1|
|1015  |              \Use_MuxCy[6].OF_Piperun_Stage                                         |microblaze_v11_0_2_carry_and_63                                |     1|
|1016  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_105                                |     1|
|1017  |              \Use_MuxCy[7].OF_Piperun_Stage                                         |microblaze_v11_0_2_carry_and_64                                |     1|
|1018  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_104                                |     1|
|1019  |              \Use_MuxCy[8].OF_Piperun_Stage                                         |microblaze_v11_0_2_carry_and_65                                |     1|
|1020  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_103                                |     1|
|1021  |              \Use_MuxCy[9].OF_Piperun_Stage                                         |microblaze_v11_0_2_carry_and_66                                |     1|
|1022  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_102                                |     1|
|1023  |              \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |microblaze_v11_0_2_MB_FDRE                                     |     3|
|1024  |              \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                            |microblaze_v11_0_2_MB_FDRE_67                                  |     3|
|1025  |              \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |microblaze_v11_0_2_MB_FDRE_68                                  |     2|
|1026  |              \Using_FPGA_2.ex_byte_access_i_Inst                                    |microblaze_v11_0_2_MB_FDRE_69                                  |    25|
|1027  |              \Using_FPGA_2.ex_doublet_access_i_Inst                                 |microblaze_v11_0_2_MB_FDRE_70                                  |     1|
|1028  |              \Using_FPGA_2.ex_is_load_instr_Inst                                    |microblaze_v11_0_2_MB_FDRE_71                                  |     6|
|1029  |              \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |microblaze_v11_0_2_MB_FDRE_72                                  |     3|
|1030  |              \Using_FPGA_2.ex_is_swx_instr_Inst                                     |microblaze_v11_0_2_MB_FDRE_73                                  |     8|
|1031  |              \Using_FPGA_2.ex_load_store_instr_Inst                                 |microblaze_v11_0_2_MB_FDRE_74                                  |     2|
|1032  |              \Using_FPGA_2.ex_reverse_mem_access_inst                               |microblaze_v11_0_2_MB_FDRE_75                                  |     1|
|1033  |              \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |microblaze_v11_0_2_MB_FDRE_76                                  |     6|
|1034  |              \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                                                         |     3|
|1035  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |microblaze_v11_0_2_MB_LUT6__parameterized3                     |     1|
|1036  |              \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |microblaze_v11_0_2_MB_LUT6__parameterized4                     |     2|
|1037  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |microblaze_v11_0_2_MB_LUT6__parameterized3_77                  |     1|
|1038  |              \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |microblaze_v11_0_2_MB_LUT6__parameterized4_78                  |     1|
|1039  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |microblaze_v11_0_2_MB_LUT6__parameterized3_79                  |     2|
|1040  |              \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |microblaze_v11_0_2_MB_LUT6__parameterized4_80                  |     1|
|1041  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |microblaze_v11_0_2_MB_LUT6__parameterized3_81                  |     1|
|1042  |              \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |microblaze_v11_0_2_MB_LUT6__parameterized4_82                  |     2|
|1043  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |microblaze_v11_0_2_MB_LUT6__parameterized3_83                  |     1|
|1044  |              \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |microblaze_v11_0_2_MB_LUT6__parameterized4_84                  |     1|
|1045  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |microblaze_v11_0_2_MB_LUT6__parameterized3_85                  |     1|
|1046  |              \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |microblaze_v11_0_2_MB_LUT6__parameterized4_86                  |     1|
|1047  |              \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |microblaze_v11_0_2_carry_and_87                                |     1|
|1048  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_101                                |     1|
|1049  |              if_pc_incr_carry_and_0                                                 |microblaze_v11_0_2_carry_and_88                                |     2|
|1050  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_100                                |     2|
|1051  |              if_pc_incr_carry_and_3                                                 |microblaze_v11_0_2_carry_and_89                                |     1|
|1052  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_99                                 |     1|
|1053  |              jump_logic_I1                                                          |jump_logic                                                     |    61|
|1054  |                MUXCY_JUMP_CARRY                                                     |microblaze_v11_0_2_MB_MUXCY_93                                 |     1|
|1055  |                MUXCY_JUMP_CARRY2                                                    |microblaze_v11_0_2_MB_MUXCY_94                                 |     3|
|1056  |                MUXCY_JUMP_CARRY3                                                    |microblaze_v11_0_2_MB_MUXCY_95                                 |     2|
|1057  |                MUXCY_JUMP_CARRY4                                                    |microblaze_v11_0_2_MB_MUXCY_96                                 |     1|
|1058  |                MUXCY_JUMP_CARRY5                                                    |microblaze_v11_0_2_MB_MUXCY_97                                 |     1|
|1059  |                MUXCY_JUMP_CARRY6                                                    |microblaze_v11_0_2_MB_MUXCY_98                                 |    42|
|1060  |              mem_PipeRun_carry_and                                                  |microblaze_v11_0_2_carry_and_90                                |     8|
|1061  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_92                                 |     8|
|1062  |              mem_wait_on_ready_N_carry_or                                           |microblaze_v11_0_2_carry_or                                    |     2|
|1063  |                MUXCY_I                                                              |microblaze_v11_0_2_MB_MUXCY_91                                 |     2|
|1064  |            \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                                                 |   105|
|1065  |            \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                                                     |     1|
|1066  |            \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                                                          |   412|
|1067  |              \Serial_Dbg_Intf.SRL16E_1                                              |microblaze_v11_0_2_MB_SRL16E                                   |     1|
|1068  |              \Serial_Dbg_Intf.SRL16E_2                                              |microblaze_v11_0_2_MB_SRL16E__parameterized0                   |     1|
|1069  |              \Serial_Dbg_Intf.SRL16E_3                                              |microblaze_v11_0_2_MB_SRL16E__parameterized3                   |     1|
|1070  |              \Serial_Dbg_Intf.SRL16E_4                                              |microblaze_v11_0_2_MB_SRL16E__parameterized4                   |     6|
|1071  |              \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                 |microblaze_v11_0_2_MB_SRL16E__parameterized0_17                |     1|
|1072  |              \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                 |microblaze_v11_0_2_MB_SRL16E__parameterized0_18                |     1|
|1073  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |microblaze_v11_0_2_MB_SRL16E__parameterized1                   |     1|
|1074  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |microblaze_v11_0_2_MB_SRL16E__parameterized2                   |     3|
|1075  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |microblaze_v11_0_2_MB_SRL16E__parameterized0_19                |     1|
|1076  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |microblaze_v11_0_2_MB_SRL16E__parameterized0_20                |     1|
|1077  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |microblaze_v11_0_2_MB_SRL16E__parameterized1_21                |     1|
|1078  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |microblaze_v11_0_2_MB_SRL16E__parameterized2_22                |     2|
|1079  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |microblaze_v11_0_2_MB_SRL16E__parameterized0_23                |     1|
|1080  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |microblaze_v11_0_2_MB_SRL16E__parameterized0_24                |     1|
|1081  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized2                                    |     1|
|1082  |              \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                                                    |     2|
|1083  |                \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized2_56                                 |     2|
|1084  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized4                                    |     2|
|1085  |              \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized2_25                                 |     1|
|1086  |              \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized2_26                                 |     1|
|1087  |              \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1                                    |    30|
|1088  |                \sync_bits[0].sync_bit                                               |mb_sync_bit_46                                                 |     3|
|1089  |                \sync_bits[1].sync_bit                                               |mb_sync_bit_47                                                 |     3|
|1090  |                \sync_bits[2].sync_bit                                               |mb_sync_bit_48                                                 |     3|
|1091  |                \sync_bits[3].sync_bit                                               |mb_sync_bit_49                                                 |     3|
|1092  |                \sync_bits[4].sync_bit                                               |mb_sync_bit_50                                                 |     3|
|1093  |                \sync_bits[5].sync_bit                                               |mb_sync_bit_51                                                 |     5|
|1094  |                \sync_bits[6].sync_bit                                               |mb_sync_bit_52                                                 |     3|
|1095  |                \sync_bits[7].sync_bit                                               |mb_sync_bit_53                                                 |     3|
|1096  |                \sync_bits[8].sync_bit                                               |mb_sync_bit_54                                                 |     2|
|1097  |                \sync_bits[9].sync_bit                                               |mb_sync_bit_55                                                 |     2|
|1098  |              \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized2_27                                 |     1|
|1099  |              \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized2_28                                 |     1|
|1100  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                                                    |    23|
|1101  |                \Compare[0].MUXCY_I                                                  |microblaze_v11_0_2_MB_MUXCY                                    |     1|
|1102  |                \Compare[0].SRLC16E_I                                                |MB_SRLC16E                                                     |     4|
|1103  |                \Compare[1].MUXCY_I                                                  |microblaze_v11_0_2_MB_MUXCY_31                                 |     1|
|1104  |                \Compare[1].SRLC16E_I                                                |MB_SRLC16E_32                                                  |     1|
|1105  |                \Compare[2].MUXCY_I                                                  |microblaze_v11_0_2_MB_MUXCY_33                                 |     1|
|1106  |                \Compare[2].SRLC16E_I                                                |MB_SRLC16E_34                                                  |     1|
|1107  |                \Compare[3].MUXCY_I                                                  |microblaze_v11_0_2_MB_MUXCY_35                                 |     1|
|1108  |                \Compare[3].SRLC16E_I                                                |MB_SRLC16E_36                                                  |     1|
|1109  |                \Compare[4].MUXCY_I                                                  |microblaze_v11_0_2_MB_MUXCY_37                                 |     1|
|1110  |                \Compare[4].SRLC16E_I                                                |MB_SRLC16E_38                                                  |     1|
|1111  |                \Compare[5].MUXCY_I                                                  |microblaze_v11_0_2_MB_MUXCY_39                                 |     1|
|1112  |                \Compare[5].SRLC16E_I                                                |MB_SRLC16E_40                                                  |     1|
|1113  |                \Compare[6].MUXCY_I                                                  |microblaze_v11_0_2_MB_MUXCY_41                                 |     1|
|1114  |                \Compare[6].SRLC16E_I                                                |MB_SRLC16E_42                                                  |     1|
|1115  |                \Compare[7].MUXCY_I                                                  |microblaze_v11_0_2_MB_MUXCY_43                                 |     1|
|1116  |                \Compare[7].SRLC16E_I                                                |MB_SRLC16E_44                                                  |     1|
|1117  |                \The_First_BreakPoints.MUXCY_Post                                    |microblaze_v11_0_2_MB_MUXCY_45                                 |     4|
|1118  |              sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized4_29                                 |     2|
|1119  |              sync_trig_out_0                                                        |mb_sync_bit__parameterized4_30                                 |     4|
|1120  |            instr_mux_I                                                              |instr_mux                                                      |    18|
|1121  |              \Mux_LD.LD_inst                                                        |mux_bus                                                        |    18|
|1122  |                \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3                                      |     3|
|1123  |                \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_2                                    |     1|
|1124  |                \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_3                                    |     1|
|1125  |                \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_4                                    |     1|
|1126  |                \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_5                                    |     1|
|1127  |                \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_6                                    |     1|
|1128  |                \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_7                                    |     1|
|1129  |                \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_8                                    |     1|
|1130  |                \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_9                                    |     1|
|1131  |                \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_10                                   |     1|
|1132  |                \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_11                                   |     1|
|1133  |                \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_12                                   |     1|
|1134  |                \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_13                                   |     1|
|1135  |                \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_14                                   |     1|
|1136  |                \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_15                                   |     1|
|1137  |                \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_16                                   |     1|
|1138  |          Reset_DFF                                                                  |mb_sync_bit                                                    |     2|
|1139  |          \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                                                  |     2|
|1140  |          \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                                                  |     2|
|1141  |    microblaze_0_local_memory                                                        |microblaze_0_local_memory_imp_1K0VQXK                          |   111|
|1142  |      dlmb_bram_if_cntlr                                                             |design_1_dlmb_bram_if_cntlr_0                                  |     8|
|1143  |        U0                                                                           |lmb_bram_if_cntlr                                              |     8|
|1144  |      dlmb_v10                                                                       |design_1_dlmb_v10_0                                            |     1|
|1145  |        U0                                                                           |lmb_v10                                                        |     1|
|1146  |      ilmb_bram_if_cntlr                                                             |design_1_ilmb_bram_if_cntlr_0                                  |     7|
|1147  |        U0                                                                           |lmb_bram_if_cntlr__parameterized1                              |     7|
|1148  |      ilmb_v10                                                                       |design_1_ilmb_v10_0                                            |     1|
|1149  |        U0                                                                           |lmb_v10__1                                                     |     1|
|1150  |      lmb_bram                                                                       |design_1_lmb_bram_0                                            |    94|
|1151  |        U0                                                                           |blk_mem_gen_v8_4_4                                             |    94|
|1152  |          inst_blk_mem_gen                                                           |blk_mem_gen_v8_4_4_synth                                       |    94|
|1153  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                   |blk_mem_gen_top                                                |    94|
|1154  |              \valid.cstr                                                            |blk_mem_gen_generic_cstr                                       |    94|
|1155  |                \ramloop[0].ram.r                                                    |blk_mem_gen_prim_width                                         |     2|
|1156  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper                                       |     2|
|1157  |                \ramloop[10].ram.r                                                   |blk_mem_gen_prim_width__parameterized9                         |     2|
|1158  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized9                       |     2|
|1159  |                \ramloop[11].ram.r                                                   |blk_mem_gen_prim_width__parameterized10                        |     2|
|1160  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized10                      |     2|
|1161  |                \ramloop[12].ram.r                                                   |blk_mem_gen_prim_width__parameterized11                        |     2|
|1162  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized11                      |     2|
|1163  |                \ramloop[13].ram.r                                                   |blk_mem_gen_prim_width__parameterized12                        |     2|
|1164  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized12                      |     2|
|1165  |                \ramloop[14].ram.r                                                   |blk_mem_gen_prim_width__parameterized13                        |     2|
|1166  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized13                      |     2|
|1167  |                \ramloop[15].ram.r                                                   |blk_mem_gen_prim_width__parameterized14                        |     2|
|1168  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized14                      |     2|
|1169  |                \ramloop[16].ram.r                                                   |blk_mem_gen_prim_width__parameterized15                        |     2|
|1170  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized15                      |     2|
|1171  |                \ramloop[17].ram.r                                                   |blk_mem_gen_prim_width__parameterized16                        |     2|
|1172  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized16                      |     2|
|1173  |                \ramloop[18].ram.r                                                   |blk_mem_gen_prim_width__parameterized17                        |     2|
|1174  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized17                      |     2|
|1175  |                \ramloop[19].ram.r                                                   |blk_mem_gen_prim_width__parameterized18                        |     2|
|1176  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized18                      |     2|
|1177  |                \ramloop[1].ram.r                                                    |blk_mem_gen_prim_width__parameterized0                         |     2|
|1178  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized0                       |     2|
|1179  |                \ramloop[20].ram.r                                                   |blk_mem_gen_prim_width__parameterized19                        |     2|
|1180  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized19                      |     2|
|1181  |                \ramloop[21].ram.r                                                   |blk_mem_gen_prim_width__parameterized20                        |     2|
|1182  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized20                      |     2|
|1183  |                \ramloop[22].ram.r                                                   |blk_mem_gen_prim_width__parameterized21                        |     2|
|1184  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized21                      |     2|
|1185  |                \ramloop[23].ram.r                                                   |blk_mem_gen_prim_width__parameterized22                        |     2|
|1186  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized22                      |     2|
|1187  |                \ramloop[24].ram.r                                                   |blk_mem_gen_prim_width__parameterized23                        |     2|
|1188  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized23                      |     2|
|1189  |                \ramloop[25].ram.r                                                   |blk_mem_gen_prim_width__parameterized24                        |     2|
|1190  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized24                      |     2|
|1191  |                \ramloop[26].ram.r                                                   |blk_mem_gen_prim_width__parameterized25                        |     2|
|1192  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized25                      |     2|
|1193  |                \ramloop[27].ram.r                                                   |blk_mem_gen_prim_width__parameterized26                        |     2|
|1194  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized26                      |     2|
|1195  |                \ramloop[28].ram.r                                                   |blk_mem_gen_prim_width__parameterized27                        |     2|
|1196  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized27                      |     2|
|1197  |                \ramloop[29].ram.r                                                   |blk_mem_gen_prim_width__parameterized28                        |     2|
|1198  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized28                      |     2|
|1199  |                \ramloop[2].ram.r                                                    |blk_mem_gen_prim_width__parameterized1                         |     2|
|1200  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized1                       |     2|
|1201  |                \ramloop[30].ram.r                                                   |blk_mem_gen_prim_width__parameterized29                        |     2|
|1202  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized29                      |     2|
|1203  |                \ramloop[31].ram.r                                                   |blk_mem_gen_prim_width__parameterized30                        |    32|
|1204  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized30                      |    14|
|1205  |                \ramloop[3].ram.r                                                    |blk_mem_gen_prim_width__parameterized2                         |     2|
|1206  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized2                       |     2|
|1207  |                \ramloop[4].ram.r                                                    |blk_mem_gen_prim_width__parameterized3                         |     2|
|1208  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized3                       |     2|
|1209  |                \ramloop[5].ram.r                                                    |blk_mem_gen_prim_width__parameterized4                         |     2|
|1210  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized4                       |     2|
|1211  |                \ramloop[6].ram.r                                                    |blk_mem_gen_prim_width__parameterized5                         |     2|
|1212  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized5                       |     2|
|1213  |                \ramloop[7].ram.r                                                    |blk_mem_gen_prim_width__parameterized6                         |     2|
|1214  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized6                       |     2|
|1215  |                \ramloop[8].ram.r                                                    |blk_mem_gen_prim_width__parameterized7                         |     2|
|1216  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized7                       |     2|
|1217  |                \ramloop[9].ram.r                                                    |blk_mem_gen_prim_width__parameterized8                         |     2|
|1218  |                  \prim_noinit.ram                                                   |blk_mem_gen_prim_wrapper__parameterized8                       |     2|
+------+-------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:56 . Memory (MB): peak = 1669.516 ; gain = 875.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 502 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:46 . Memory (MB): peak = 1669.516 ; gain = 875.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:56 . Memory (MB): peak = 1669.516 ; gain = 875.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1669.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1669.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 838 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 70 instances
  FD => FDRE: 16 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 559 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 5 instances
  IOBUF => IOBUF (IBUF, OBUFT): 28 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 44 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
1393 Infos, 365 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1669.516 ; gain = 1178.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1669.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado/Nexys4_MicroBlaze/Nexys4_MicroBlaze.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 31 21:13:39 2023...
