{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572399188445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572399188450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 21:33:08 2019 " "Processing started: Tue Oct 29 21:33:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572399188450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572399188450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_bcd_rip_cntr -c four_bit_bcd_rip_cntr " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_bcd_rip_cntr -c four_bit_bcd_rip_cntr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572399188450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572399188938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572399188938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_bcd_rip_cntr.v 2 2 " "Found 2 design units, including 2 entities, in source file four_bit_bcd_rip_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_bcd_rip_cntr " "Found entity 1: four_bit_bcd_rip_cntr" {  } { { "four_bit_bcd_rip_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_bcd_rip_cntr/four_bit_bcd_rip_cntr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572399197365 ""} { "Info" "ISGN_ENTITY_NAME" "2 jk_ff " "Found entity 2: jk_ff" {  } { { "four_bit_bcd_rip_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_bcd_rip_cntr/four_bit_bcd_rip_cntr.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572399197365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572399197365 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_bcd_rip_cntr " "Elaborating entity \"four_bit_bcd_rip_cntr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572399197411 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "Q four_bit_bcd_rip_cntr.v(12) " "Verilog HDL Port Connection error at four_bit_bcd_rip_cntr.v(12): output or inout port \"Q\" must be connected to a structural net expression" {  } { { "four_bit_bcd_rip_cntr.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_bcd_rip_cntr/four_bit_bcd_rip_cntr.v" 12 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1572399197421 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572399197421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572399197549 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 29 21:33:17 2019 " "Processing ended: Tue Oct 29 21:33:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572399197549 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572399197549 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572399197549 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572399197549 ""}
