set ::env(PROJECT_NAME) edge_core
set ::env(DESIGN_TOP) Edge_Core
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/processors/edge_core/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/processors/edge_core/rtl/edge_core.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
