--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.AQ      Tcko                  0.525   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y19.BX      net (fanout=2)        0.972   okHI/rst3
    SLICE_X30Y19.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.610ns logic, 0.972ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.371ns (0.937 - 0.566)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.AQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y19.AX      net (fanout=2)        0.744   okHI/rst2
    SLICE_X30Y19.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.610ns logic, 0.744ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.211ns (0.784 - 0.573)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.CQ      Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y14.AX      net (fanout=1)        0.489   okHI/rst1
    SLICE_X30Y14.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.610ns logic, 0.489ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.412 - 0.256)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y13.CQ      Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y14.AX      net (fanout=1)        0.218   okHI/rst1
    SLICE_X30Y14.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.493ns (0.275ns logic, 0.218ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 0)
  Clock Path Skew:      0.246ns (0.483 - 0.237)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y14.AQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y19.AX      net (fanout=2)        0.350   okHI/rst2
    SLICE_X30Y19.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.275ns logic, 0.350ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y19.AQ      Tcko                  0.234   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y19.BX      net (fanout=2)        0.480   okHI/rst3
    SLICE_X30Y19.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.275ns logic, 0.480ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_28/CK
  Location pin: SLICE_X34Y56.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_29/CK
  Location pin: SLICE_X34Y56.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_30/CK
  Location pin: SLICE_X34Y56.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26896 paths analyzed, 6195 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.191ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_9 (SLICE_X19Y29.C4), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.004ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.616 - 0.668)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.BQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X53Y88.A4      net (fanout=72)       4.371   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X53Y88.A       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X26Y60.C1      net (fanout=1)        3.954   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X26Y60.CMUX    Tilo                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X19Y29.B3      net (fanout=1)        2.562   time_resolved_pipe_out_data<9>
    SLICE_X19Y29.B       Tilo                  0.259   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<94>
    SLICE_X19Y29.C4      net (fanout=1)        0.320   ok2<9>
    SLICE_X19Y29.CLK     Tas                   0.373   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout711
                                                       okHI/hi_dataout_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.004ns (1.797ns logic, 11.207ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.556ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.616 - 0.668)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.AQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X53Y88.A5      net (fanout=72)       3.923   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X53Y88.A       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X26Y60.C1      net (fanout=1)        3.954   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X26Y60.CMUX    Tilo                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X19Y29.B3      net (fanout=1)        2.562   time_resolved_pipe_out_data<9>
    SLICE_X19Y29.B       Tilo                  0.259   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<94>
    SLICE_X19Y29.C4      net (fanout=1)        0.320   ok2<9>
    SLICE_X19Y29.CLK     Tas                   0.373   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout711
                                                       okHI/hi_dataout_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     12.556ns (1.797ns logic, 10.759ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_9 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.288ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.708 - 0.714)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y42.DOB2    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y88.A1      net (fanout=1)        2.031   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.ram_doutb<2>
    SLICE_X53Y88.A       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X26Y60.C1      net (fanout=1)        3.954   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X26Y60.CMUX    Tilo                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X19Y29.B3      net (fanout=1)        2.562   time_resolved_pipe_out_data<9>
    SLICE_X19Y29.B       Tilo                  0.259   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<94>
    SLICE_X19Y29.C4      net (fanout=1)        0.320   ok2<9>
    SLICE_X19Y29.CLK     Tas                   0.373   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout711
                                                       okHI/hi_dataout_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     12.288ns (3.421ns logic, 8.867ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_10 (SLICE_X19Y29.C2), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.616 - 0.668)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.BQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X53Y87.A5      net (fanout=72)       4.278   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X53Y87.A       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83
    SLICE_X40Y59.C3      net (fanout=1)        3.073   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83
    SLICE_X40Y59.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X19Y29.A3      net (fanout=1)        3.356   time_resolved_pipe_out_data<10>
    SLICE_X19Y29.A       Tilo                  0.259   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X19Y29.C2      net (fanout=1)        0.530   ok2<10>
    SLICE_X19Y29.CLK     Tas                   0.264   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     12.898ns (1.661ns logic, 11.237ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.434ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.616 - 0.668)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.AQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X53Y87.A6      net (fanout=72)       3.814   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X53Y87.A       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83
    SLICE_X40Y59.C3      net (fanout=1)        3.073   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83
    SLICE_X40Y59.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X19Y29.A3      net (fanout=1)        3.356   time_resolved_pipe_out_data<10>
    SLICE_X19Y29.A       Tilo                  0.259   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X19Y29.C2      net (fanout=1)        0.530   ok2<10>
    SLICE_X19Y29.CLK     Tas                   0.264   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     12.434ns (1.661ns logic, 10.773ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.708 - 0.767)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y38.DOB3    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X17Y76.A2      net (fanout=1)        1.909   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.ram_doutb<3>
    SLICE_X17Y76.A       Tilo                  0.259   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_99
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
    SLICE_X40Y59.C1      net (fanout=1)        3.025   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
    SLICE_X40Y59.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X19Y29.A3      net (fanout=1)        3.356   time_resolved_pipe_out_data<10>
    SLICE_X19Y29.A       Tilo                  0.259   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X19Y29.C2      net (fanout=1)        0.530   ok2<10>
    SLICE_X19Y29.CLK     Tas                   0.264   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     12.105ns (3.285ns logic, 8.820ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_15 (SLICE_X23Y29.C2), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.615 - 0.668)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.BQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X52Y88.B4      net (fanout=72)       4.382   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X52Y88.B       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_839
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818
    SLICE_X24Y60.C3      net (fanout=1)        3.814   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818
    SLICE_X24Y60.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X23Y29.A6      net (fanout=1)        2.292   time_resolved_pipe_out_data<15>
    SLICE_X23Y29.A       Tilo                  0.259   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X23Y29.C2      net (fanout=1)        0.530   ok2<15>
    SLICE_X23Y29.CLK     Tas                   0.264   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     12.674ns (1.656ns logic, 11.018ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      12.196ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.615 - 0.668)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.AQ      Tcko                  0.476   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X52Y88.B5      net (fanout=72)       3.904   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X52Y88.B       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_839
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818
    SLICE_X24Y60.C3      net (fanout=1)        3.814   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818
    SLICE_X24Y60.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X23Y29.A6      net (fanout=1)        2.292   time_resolved_pipe_out_data<15>
    SLICE_X23Y29.A       Tilo                  0.259   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X23Y29.C2      net (fanout=1)        0.530   ok2<15>
    SLICE_X23Y29.CLK     Tas                   0.264   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     12.196ns (1.656ns logic, 10.540ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_15 (FF)
  Requirement:          20.830ns
  Data Path Delay:      11.699ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.707 - 0.722)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y48.DOPB0   Trcko_DOPB            2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X52Y88.B1      net (fanout=1)        1.783   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.ram_doutb<8>
    SLICE_X52Y88.B       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_839
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818
    SLICE_X24Y60.C3      net (fanout=1)        3.814   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818
    SLICE_X24Y60.CMUX    Tilo                  0.403   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5
    SLICE_X23Y29.A6      net (fanout=1)        2.292   time_resolved_pipe_out_data<15>
    SLICE_X23Y29.A       Tilo                  0.259   okHI/hi_dataout_reg<6>
                                                       okWO/ok2_int<100>
    SLICE_X23Y29.C2      net (fanout=1)        0.530   ok2<15>
    SLICE_X23Y29.CLK     Tas                   0.264   okHI/hi_dataout_reg<6>
                                                       okHI/core0/core0/Mmux_hi_dataout171
                                                       okHI/hi_dataout_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     11.699ns (3.280ns logic, 8.419ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X38Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_0 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_0 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y3.AQ       Tcko                  0.198   okHI/core0/core0/a0/c0/dataout<3>
                                                       okHI/core0/core0/a0/c0/dataout_0
    SLICE_X38Y2.AX       net (fanout=1)        0.218   okHI/core0/core0/a0/c0/dataout<0>
    SLICE_X38Y2.CLK      Tdh         (-Th)     0.120   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.078ns logic, 0.218ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X38Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/c0/dataout_1 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/c0/dataout_1 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y3.BQ       Tcko                  0.198   okHI/core0/core0/a0/c0/dataout<3>
                                                       okHI/core0/core0/a0/c0/dataout_1
    SLICE_X38Y2.BX       net (fanout=1)        0.220   okHI/core0/core0/a0/c0/dataout<1>
    SLICE_X38Y2.CLK      Tdh         (-Th)     0.111   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.087ns logic, 0.220ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg (SLICE_X26Y3.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y3.AQ       Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X26Y3.CE       net (fanout=2)        0.208   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X26Y3.CLK      Tckce       (-Th)     0.092   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.106ns logic, 0.208ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X3Y8.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.001ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_28 (SLICE_X34Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.791ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y52.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X36Y52.A5      net (fanout=2)        0.829   pmt_sampled
    SLICE_X36Y52.A       Tilo                  0.235   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X34Y56.CE      net (fanout=6)        0.984   pmt_sampled_inv
    SLICE_X34Y56.CLK     Tceck                 0.313   fifo_photon_din<31>
                                                       fifo_photon_din_28
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (0.978ns logic, 1.813ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_25 (SLICE_X36Y54.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_25 (FF)
  Destination:          fifo_photon_din_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 0)
  Clock Path Skew:      -0.503ns (2.652 - 3.155)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_25 to fifo_photon_din_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.CQ      Tcko                  0.525   photon_time_tag<26>
                                                       photon_time_tag_25
    SLICE_X36Y54.BX      net (fanout=1)        1.474   photon_time_tag<25>
    SLICE_X36Y54.CLK     Tdick                 0.114   fifo_photon_din<27>
                                                       fifo_photon_din_25
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (0.639ns logic, 1.474ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_30 (SLICE_X34Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y52.AQ      Tcko                  0.430   pmt_sampled
                                                       pmt_sampled
    SLICE_X36Y52.A5      net (fanout=2)        0.829   pmt_sampled
    SLICE_X36Y52.A       Tilo                  0.235   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X34Y56.CE      net (fanout=6)        0.984   pmt_sampled_inv
    SLICE_X34Y56.CLK     Tceck                 0.269   fifo_photon_din<31>
                                                       fifo_photon_din_30
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.934ns logic, 1.813ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_30 (SLICE_X34Y56.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_30 (FF)
  Destination:          fifo_photon_din_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.501ns (3.152 - 2.651)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_30 to fifo_photon_din_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y56.DQ      Tcko                  0.405   photon_time_tag<30>
                                                       photon_time_tag_30
    SLICE_X34Y56.CX      net (fanout=1)        0.480   photon_time_tag<30>
    SLICE_X34Y56.CLK     Tckdi       (-Th)    -0.010   fifo_photon_din<31>
                                                       fifo_photon_din_30
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.415ns logic, 0.480ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_2 (SLICE_X38Y48.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_2 (FF)
  Destination:          fifo_photon_din_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.501ns (3.165 - 2.664)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_2 to fifo_photon_din_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y48.CQ      Tcko                  0.405   photon_time_tag<3>
                                                       photon_time_tag_2
    SLICE_X38Y48.CX      net (fanout=1)        0.480   photon_time_tag<2>
    SLICE_X38Y48.CLK     Tckdi       (-Th)    -0.010   fifo_photon_din<3>
                                                       fifo_photon_din_2
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.415ns logic, 0.480ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_6 (SLICE_X38Y49.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_6 (FF)
  Destination:          fifo_photon_din_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.500ns (3.164 - 2.664)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Slow Process Corner: photon_time_tag_6 to fifo_photon_din_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y49.CQ      Tcko                  0.405   photon_time_tag<7>
                                                       photon_time_tag_6
    SLICE_X38Y49.CX      net (fanout=1)        0.480   photon_time_tag<6>
    SLICE_X38Y49.CLK     Tckdi       (-Th)    -0.010   fifo_photon_din<7>
                                                       fifo_photon_din_6
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.415ns logic, 0.480ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_28/CK
  Location pin: SLICE_X34Y56.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<31>/CLK
  Logical resource: fifo_photon_din_29/CK
  Location pin: SLICE_X34Y56.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 218220 paths analyzed, 2356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.071ns.
--------------------------------------------------------------------------------

Paths for end point master_logic_31 (SLICE_X57Y74.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_5 (FF)
  Destination:          master_logic_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.890ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.702 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_5 to master_logic_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.CQ      Tcko                  0.476   time_count<4>
                                                       time_count_5
    SLICE_X40Y50.B2      net (fanout=2)        0.758   time_count<5>
    SLICE_X40Y50.COUT    Topcyb                0.448   time_count<4>
                                                       time_count<5>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y54.B2      net (fanout=2)        1.366   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y54.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X54Y53.A5      net (fanout=10)       1.535   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X54Y53.A       Tilo                  0.235   count1_FSM_FFd2
                                                       _n0867_inv1
    SLICE_X57Y74.CE      net (fanout=9)        2.467   _n0867_inv
    SLICE_X57Y74.CLK     Tceck                 0.390   master_logic<31>
                                                       master_logic_31
    -------------------------------------------------  ---------------------------
    Total                                      8.890ns (2.752ns logic, 6.138ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_7 (FF)
  Destination:          master_logic_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.889ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.702 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_7 to master_logic_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.AQ      Tcko                  0.476   time_count<4>
                                                       time_count_7
    SLICE_X40Y50.D4      net (fanout=2)        0.915   time_count<7>
    SLICE_X40Y50.COUT    Topcyd                0.290   time_count<4>
                                                       time_count<7>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y54.B2      net (fanout=2)        1.366   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y54.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X54Y53.A5      net (fanout=10)       1.535   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X54Y53.A       Tilo                  0.235   count1_FSM_FFd2
                                                       _n0867_inv1
    SLICE_X57Y74.CE      net (fanout=9)        2.467   _n0867_inv
    SLICE_X57Y74.CLK     Tceck                 0.390   master_logic<31>
                                                       master_logic_31
    -------------------------------------------------  ---------------------------
    Total                                      8.889ns (2.594ns logic, 6.295ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          master_logic_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.867ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.702 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to master_logic_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.DQ      Tcko                  0.476   time_count<4>
                                                       time_count_4
    SLICE_X40Y50.A2      net (fanout=2)        0.711   time_count<4>
    SLICE_X40Y50.COUT    Topcya                0.472   time_count<4>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y54.B2      net (fanout=2)        1.366   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y54.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X54Y53.A5      net (fanout=10)       1.535   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X54Y53.A       Tilo                  0.235   count1_FSM_FFd2
                                                       _n0867_inv1
    SLICE_X57Y74.CE      net (fanout=9)        2.467   _n0867_inv
    SLICE_X57Y74.CLK     Tceck                 0.390   master_logic<31>
                                                       master_logic_31
    -------------------------------------------------  ---------------------------
    Total                                      8.867ns (2.776ns logic, 6.091ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point master_logic_30 (SLICE_X57Y74.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_5 (FF)
  Destination:          master_logic_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.865ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.702 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_5 to master_logic_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.CQ      Tcko                  0.476   time_count<4>
                                                       time_count_5
    SLICE_X40Y50.B2      net (fanout=2)        0.758   time_count<5>
    SLICE_X40Y50.COUT    Topcyb                0.448   time_count<4>
                                                       time_count<5>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y54.B2      net (fanout=2)        1.366   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y54.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X54Y53.A5      net (fanout=10)       1.535   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X54Y53.A       Tilo                  0.235   count1_FSM_FFd2
                                                       _n0867_inv1
    SLICE_X57Y74.CE      net (fanout=9)        2.467   _n0867_inv
    SLICE_X57Y74.CLK     Tceck                 0.365   master_logic<31>
                                                       master_logic_30
    -------------------------------------------------  ---------------------------
    Total                                      8.865ns (2.727ns logic, 6.138ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_7 (FF)
  Destination:          master_logic_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.864ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.702 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_7 to master_logic_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.AQ      Tcko                  0.476   time_count<4>
                                                       time_count_7
    SLICE_X40Y50.D4      net (fanout=2)        0.915   time_count<7>
    SLICE_X40Y50.COUT    Topcyd                0.290   time_count<4>
                                                       time_count<7>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y54.B2      net (fanout=2)        1.366   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y54.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X54Y53.A5      net (fanout=10)       1.535   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X54Y53.A       Tilo                  0.235   count1_FSM_FFd2
                                                       _n0867_inv1
    SLICE_X57Y74.CE      net (fanout=9)        2.467   _n0867_inv
    SLICE_X57Y74.CLK     Tceck                 0.365   master_logic<31>
                                                       master_logic_30
    -------------------------------------------------  ---------------------------
    Total                                      8.864ns (2.569ns logic, 6.295ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          master_logic_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.842ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.702 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to master_logic_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.DQ      Tcko                  0.476   time_count<4>
                                                       time_count_4
    SLICE_X40Y50.A2      net (fanout=2)        0.711   time_count<4>
    SLICE_X40Y50.COUT    Topcya                0.472   time_count<4>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y54.B2      net (fanout=2)        1.366   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y54.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X54Y53.A5      net (fanout=10)       1.535   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X54Y53.A       Tilo                  0.235   count1_FSM_FFd2
                                                       _n0867_inv1
    SLICE_X57Y74.CE      net (fanout=9)        2.467   _n0867_inv
    SLICE_X57Y74.CLK     Tceck                 0.365   master_logic<31>
                                                       master_logic_30
    -------------------------------------------------  ---------------------------
    Total                                      8.842ns (2.751ns logic, 6.091ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point ram_data_out_1_28 (SLICE_X56Y74.CE), 564 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_5 (FF)
  Destination:          ram_data_out_1_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.750ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.702 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_5 to ram_data_out_1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.CQ      Tcko                  0.476   time_count<4>
                                                       time_count_5
    SLICE_X40Y50.B2      net (fanout=2)        0.758   time_count<5>
    SLICE_X40Y50.COUT    Topcyb                0.448   time_count<4>
                                                       time_count<5>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y54.B2      net (fanout=2)        1.366   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y54.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X52Y57.C3      net (fanout=10)       1.258   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X52Y57.C       Tilo                  0.255   _n0693
                                                       _n1094_inv1
    SLICE_X56Y74.CE      net (fanout=7)        2.661   _n1094_inv
    SLICE_X56Y74.CLK     Tceck                 0.313   ram_data_out_1<31>
                                                       ram_data_out_1_28
    -------------------------------------------------  ---------------------------
    Total                                      8.750ns (2.695ns logic, 6.055ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_7 (FF)
  Destination:          ram_data_out_1_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.749ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.702 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_7 to ram_data_out_1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.AQ      Tcko                  0.476   time_count<4>
                                                       time_count_7
    SLICE_X40Y50.D4      net (fanout=2)        0.915   time_count<7>
    SLICE_X40Y50.COUT    Topcyd                0.290   time_count<4>
                                                       time_count<7>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y54.B2      net (fanout=2)        1.366   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y54.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X52Y57.C3      net (fanout=10)       1.258   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X52Y57.C       Tilo                  0.255   _n0693
                                                       _n1094_inv1
    SLICE_X56Y74.CE      net (fanout=7)        2.661   _n1094_inv
    SLICE_X56Y74.CLK     Tceck                 0.313   ram_data_out_1<31>
                                                       ram_data_out_1_28
    -------------------------------------------------  ---------------------------
    Total                                      8.749ns (2.537ns logic, 6.212ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_4 (FF)
  Destination:          ram_data_out_1_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.727ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.702 - 0.748)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_4 to ram_data_out_1_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.DQ      Tcko                  0.476   time_count<4>
                                                       time_count_4
    SLICE_X40Y50.A2      net (fanout=2)        0.711   time_count<4>
    SLICE_X40Y50.COUT    Topcya                0.472   time_count<4>
                                                       time_count<4>_rt
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<7>
    SLICE_X40Y51.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<11>
    SLICE_X40Y52.COUT    Tbyp                  0.091   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_26_OUT_cy<15>
    SLICE_X40Y53.BMUX    Tcinb                 0.277   pipe_in_data_dds<12>
                                                       Madd_time_count[31]_GND_8_o_add_26_OUT_cy<19>
    SLICE_X42Y54.B2      net (fanout=2)        1.366   time_count[31]_GND_8_o_add_26_OUT<17>
    SLICE_X42Y54.COUT    Topcyb                0.448   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_lut<5>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_28_o_cy<7>
    SLICE_X42Y55.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_130_OUT1011_cy
    SLICE_X52Y57.C3      net (fanout=10)       1.258   time_stamp[31]_time_count[31]_equal_28_o
    SLICE_X52Y57.C       Tilo                  0.255   _n0693
                                                       _n1094_inv1
    SLICE_X56Y74.CE      net (fanout=7)        2.661   _n1094_inv
    SLICE_X56Y74.CLK     Tceck                 0.313   ram_data_out_1<31>
                                                       ram_data_out_1_28
    -------------------------------------------------  ---------------------------
    Total                                      8.727ns (2.719ns logic, 6.008ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y14.DIA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _i000204_22 (FF)
  Destination:          fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _i000204_22 to fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.BQ      Tcko                  0.234   _i000204<26>
                                                       _i000204_22
    RAMB16_X1Y14.DIA6    net (fanout=2)        0.166   _i000204<22>
    RAMB16_X1Y14.CLKA    Trckd_DIA   (-Th)     0.053   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.181ns logic, 0.166ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3 (SLICE_X24Y22.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3 (FF)
  Destination:          fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3 to fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.CQ      Tcko                  0.200   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><4>
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3
    SLICE_X24Y22.C5      net (fanout=1)        0.061   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><3>
    SLICE_X24Y22.CLK     Tah         (-Th)    -0.121   fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><4>
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q<1><3>_rt
                                                       fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_6 (SLICE_X32Y64.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_6 (FF)
  Destination:          ep40/trigff1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_6 to ep40/trigff1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y64.CQ      Tcko                  0.200   ep40/trigff0<7>
                                                       ep40/trigff0_6
    SLICE_X32Y64.C5      net (fanout=2)        0.070   ep40/trigff0<6>
    SLICE_X32Y64.CLK     Tah         (-Th)    -0.121   ep40/trigff0<7>
                                                       ep40/trigff0<6>_rt
                                                       ep40/trigff1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo5/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.332ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.598ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      8.475ns (Levels of Logic = 1)
  Clock Path Delay:     1.582ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.161   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X34Y33.CLK     net (fanout=445)      1.722   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (-5.205ns logic, 6.787ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.CQ      Tcko                  0.525   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        5.228   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.475ns (3.247ns logic, 5.228ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.154ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 1)
  Clock Path Delay:     1.071ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.513   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X34Y33.CLK     net (fanout=445)      0.678   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (-1.569ns logic, 2.640ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.CQ      Tcko                  0.234   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.728   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.630ns logic, 2.728ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.833ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_0 (SLICE_X31Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.497ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.851ns (Levels of Logic = 5)
  Clock Path Delay:     1.293ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X33Y18.D1      net (fanout=15)       5.387   hi_in_7_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y21.A3      net (fanout=16)       0.866   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y21.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       okHI/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                      9.851ns (2.785ns logic, 7.066ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      1.371   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (-4.480ns logic, 5.773ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_1 (SLICE_X31Y21.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.504ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.844ns (Levels of Logic = 5)
  Clock Path Delay:     1.293ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X33Y18.D1      net (fanout=15)       5.387   hi_in_7_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y21.B4      net (fanout=16)       0.859   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y21.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<1>1
                                                       okHI/core0/core0/ti_dataout_1
    -------------------------------------------------  ---------------------------
    Total                                      9.844ns (2.785ns logic, 7.059ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      1.371   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (-4.480ns logic, 5.773ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_8 (SLICE_X31Y23.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.523ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      9.821ns (Levels of Logic = 5)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X33Y18.D1      net (fanout=15)       5.387   hi_in_7_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y23.C4      net (fanout=16)       0.836   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y23.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<8>1
                                                       okHI/core0/core0/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.821ns (2.785ns logic, 7.036ns route)
                                                       (28.4% logic, 71.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y23.CLK     net (fanout=445)      1.367   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.480ns logic, 5.769ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_0 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.572ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/edna_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.505ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X7Y4.A5        net (fanout=15)       1.151   hi_in_7_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.105   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_0
    -------------------------------------------------  ---------------------------
    Total                                      2.505ns (1.071ns logic, 1.434ns route)
                                                       (42.8% logic, 57.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_3 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.581ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/edna_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.514ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/edna_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X7Y4.A5        net (fanout=15)       1.151   hi_in_7_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.114   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_3
    -------------------------------------------------  ---------------------------
    Total                                      2.514ns (1.080ns logic, 1.434ns route)
                                                       (43.0% logic, 57.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_2 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.582ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/edna_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.515ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/edna_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp463.IMUX.9
    SLICE_X7Y4.A5        net (fanout=15)       1.151   hi_in_7_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.115   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_2
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (1.081ns logic, 1.434ns route)
                                                       (43.0% logic, 57.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.037ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_0 (SLICE_X31Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.293ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.055ns (Levels of Logic = 5)
  Clock Path Delay:     1.293ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X33Y18.D4      net (fanout=14)       5.591   hi_in_6_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y21.A3      net (fanout=16)       0.866   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y21.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       okHI/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     10.055ns (2.785ns logic, 7.270ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      1.371   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (-4.480ns logic, 5.773ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_1 (SLICE_X31Y21.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.300ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.048ns (Levels of Logic = 5)
  Clock Path Delay:     1.293ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X33Y18.D4      net (fanout=14)       5.591   hi_in_6_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y21.B4      net (fanout=16)       0.859   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y21.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<1>1
                                                       okHI/core0/core0/ti_dataout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.048ns (2.785ns logic, 7.263ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      1.371   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (-4.480ns logic, 5.773ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_8 (SLICE_X31Y23.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.319ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.025ns (Levels of Logic = 5)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X33Y18.D4      net (fanout=14)       5.591   hi_in_6_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y23.C4      net (fanout=16)       0.836   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y23.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<8>1
                                                       okHI/core0/core0/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.025ns (2.785ns logic, 7.240ns route)
                                                       (27.8% logic, 72.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y23.CLK     net (fanout=445)      1.367   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.480ns logic, 5.769ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_0 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.803ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/edna_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.736ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X7Y4.A2        net (fanout=14)       1.382   hi_in_6_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.105   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_0
    -------------------------------------------------  ---------------------------
    Total                                      2.736ns (1.071ns logic, 1.665ns route)
                                                       (39.1% logic, 60.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_3 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.812ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/edna_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.745ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/edna_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X7Y4.A2        net (fanout=14)       1.382   hi_in_6_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.114   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_3
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (1.080ns logic, 1.665ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_2 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.813ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/edna_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.746ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/edna_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp463.IMUX.8
    SLICE_X7Y4.A2        net (fanout=14)       1.382   hi_in_6_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.115   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_2
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (1.081ns logic, 1.665ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.078ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_0 (SLICE_X31Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.252ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.096ns (Levels of Logic = 5)
  Clock Path Delay:     1.293ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X33Y18.D2      net (fanout=14)       5.632   hi_in_5_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y21.A3      net (fanout=16)       0.866   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y21.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       okHI/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     10.096ns (2.785ns logic, 7.311ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      1.371   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (-4.480ns logic, 5.773ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_1 (SLICE_X31Y21.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.259ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.089ns (Levels of Logic = 5)
  Clock Path Delay:     1.293ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X33Y18.D2      net (fanout=14)       5.632   hi_in_5_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y21.B4      net (fanout=16)       0.859   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y21.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<1>1
                                                       okHI/core0/core0/ti_dataout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.089ns (2.785ns logic, 7.304ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      1.371   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (-4.480ns logic, 5.773ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_8 (SLICE_X31Y23.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.278ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.066ns (Levels of Logic = 5)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X33Y18.D2      net (fanout=14)       5.632   hi_in_5_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y23.C4      net (fanout=16)       0.836   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y23.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<8>1
                                                       okHI/core0/core0/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.066ns (2.785ns logic, 7.281ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y23.CLK     net (fanout=445)      1.367   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.480ns logic, 5.769ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_0 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.621ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/edna_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.554ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X7Y4.A4        net (fanout=14)       1.200   hi_in_5_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.105   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_0
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.071ns logic, 1.483ns route)
                                                       (41.9% logic, 58.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_3 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.630ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/edna_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/edna_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X7Y4.A4        net (fanout=14)       1.200   hi_in_5_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.114   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_3
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (1.080ns logic, 1.483ns route)
                                                       (42.1% logic, 57.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_2 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.631ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/edna_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.564ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/edna_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp463.IMUX.7
    SLICE_X7Y4.A4        net (fanout=14)       1.200   hi_in_5_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.115   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_2
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (1.081ns logic, 1.483ns route)
                                                       (42.2% logic, 57.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.543ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_0 (SLICE_X31Y21.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.787ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.561ns (Levels of Logic = 5)
  Clock Path Delay:     1.293ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X33Y18.D3      net (fanout=14)       6.097   hi_in_4_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y21.A3      net (fanout=16)       0.866   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y21.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       okHI/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     10.561ns (2.785ns logic, 7.776ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      1.371   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (-4.480ns logic, 5.773ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_1 (SLICE_X31Y21.B4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.794ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.554ns (Levels of Logic = 5)
  Clock Path Delay:     1.293ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X33Y18.D3      net (fanout=14)       6.097   hi_in_4_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y21.B4      net (fanout=16)       0.859   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y21.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<1>1
                                                       okHI/core0/core0/ti_dataout_1
    -------------------------------------------------  ---------------------------
    Total                                     10.554ns (2.785ns logic, 7.769ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y21.CLK     net (fanout=445)      1.371   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (-4.480ns logic, 5.773ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_8 (SLICE_X31Y23.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.813ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.531ns (Levels of Logic = 5)
  Clock Path Delay:     1.289ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X33Y18.D3      net (fanout=14)       6.097   hi_in_4_IBUF
    SLICE_X33Y18.DMUX    Tilo                  0.337   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X33Y18.C4      net (fanout=2)        0.331   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X33Y18.C       Tilo                  0.259   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A4      net (fanout=1)        0.482   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X33Y19.A       Tilo                  0.259   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X31Y23.C4      net (fanout=16)       0.836   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X31Y23.CLK     Tas                   0.373   ok1<9>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<8>1
                                                       okHI/core0/core0/ti_dataout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (2.785ns logic, 7.746ns route)
                                                       (26.4% logic, 73.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X31Y23.CLK     net (fanout=445)      1.367   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (-4.480ns logic, 5.769ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_0 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.124ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/edna_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.057ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X7Y4.A1        net (fanout=14)       1.703   hi_in_4_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.105   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_0
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (1.071ns logic, 1.986ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_3 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.133ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/edna_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.066ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/edna_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X7Y4.A1        net (fanout=14)       1.703   hi_in_4_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.114   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_3
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (1.080ns logic, 1.986ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/edna_2 (SLICE_X6Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.134ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/edna_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Delay:     1.158ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/edna_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp463.IMUX.6
    SLICE_X7Y4.A1        net (fanout=14)       1.703   hi_in_4_IBUF
    SLICE_X7Y4.AMUX      Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X6Y9.SR        net (fanout=18)       0.283   okHI/core0/core0/a0/reset_sync
    SLICE_X6Y9.CLK       Tremck      (-Th)    -0.115   okHI/core0/core0/a0/edna_3
                                                       okHI/core0/core0/a0/edna_2
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.081ns logic, 1.986ns route)
                                                       (35.2% logic, 64.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/edna_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X6Y9.CLK       net (fanout=445)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (-1.686ns logic, 2.844ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.199ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.931ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.275ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y12.A3      net (fanout=1)        3.238   hi_in_3_IBUF
    SLICE_X28Y12.A       Tilo                  0.235   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y15.SR      net (fanout=2)        0.777   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y15.CLK     Tsrck                 0.468   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.275ns (2.260ns logic, 4.015ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.480ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.158ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.048ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y12.A3      net (fanout=1)        3.238   hi_in_3_IBUF
    SLICE_X28Y12.AMUX    Tilo                  0.298   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X28Y15.SR      net (fanout=2)        0.574   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X28Y15.CLK     Tsrck                 0.381   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (2.236ns logic, 3.812ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.480ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.177ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.026ns (Levels of Logic = 2)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y12.A3      net (fanout=1)        3.238   hi_in_3_IBUF
    SLICE_X28Y12.A       Tilo                  0.235   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y12.SR      net (fanout=2)        0.586   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y12.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (2.202ns logic, 3.824ns route)
                                                       (36.5% logic, 63.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y12.CLK     net (fanout=445)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.480ns logic, 5.828ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y13.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.739ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.483ns (Levels of Logic = 2)
  Clock Path Delay:     1.169ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y12.A3      net (fanout=1)        1.534   hi_in_3_IBUF
    SLICE_X28Y12.AMUX    Tilo                  0.183   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X29Y13.SR      net (fanout=2)        0.130   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X29Y13.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.819ns logic, 1.664ns route)
                                                       (33.0% logic, 67.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=445)      0.749   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (-1.686ns logic, 2.855ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.860ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.603ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y12.A3      net (fanout=1)        1.534   hi_in_3_IBUF
    SLICE_X28Y12.A       Tilo                  0.142   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y12.SR      net (fanout=2)        0.295   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y12.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.603ns (0.774ns logic, 1.829ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y12.CLK     net (fanout=445)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.686ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y15.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.941ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.687ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp463.IMUX.5
    SLICE_X28Y12.A3      net (fanout=1)        1.534   hi_in_3_IBUF
    SLICE_X28Y12.A       Tilo                  0.142   okHI/core0/core0/hi_cmd<2>_2
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X29Y15.SR      net (fanout=2)        0.375   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X29Y15.CLK     Tcksr       (-Th)     0.127   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (0.778ns logic, 1.909ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.686ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.680ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X22Y12.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.450ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.753ns (Levels of Logic = 4)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X29Y12.A5      net (fanout=2)        3.434   hi_in_2_IBUF
    SLICE_X29Y12.AMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X22Y12.B6      net (fanout=1)        0.641   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X22Y12.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X22Y12.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X22Y12.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.753ns (2.348ns logic, 4.405ns route)
                                                       (34.8% logic, 65.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y12.CLK     net (fanout=445)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.480ns logic, 5.828ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.620ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.584ns (Levels of Logic = 2)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X29Y12.A5      net (fanout=2)        3.434   hi_in_2_IBUF
    SLICE_X29Y12.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y13.DX      net (fanout=1)        1.220   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y13.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.584ns (1.930ns logic, 4.654ns route)
                                                       (29.3% logic, 70.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=445)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-4.480ns logic, 5.829ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.074ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X29Y15.D4      net (fanout=2)        3.890   hi_in_2_IBUF
    SLICE_X29Y15.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.DX      net (fanout=1)        0.254   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.074ns (1.930ns logic, 4.144ns route)
                                                       (31.8% logic, 68.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.480ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y12.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      7.899ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.642ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X29Y12.A5      net (fanout=2)        1.664   hi_in_2_IBUF
    SLICE_X29Y12.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.642ns (0.978ns logic, 1.664ns route)
                                                       (37.0% logic, 63.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y12.CLK     net (fanout=445)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.686ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y15.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.138ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X29Y15.D4      net (fanout=2)        1.906   hi_in_2_IBUF
    SLICE_X29Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.978ns logic, 1.906ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.686ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.210ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.956ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp463.IMUX.4
    SLICE_X29Y15.D4      net (fanout=2)        1.906   hi_in_2_IBUF
    SLICE_X29Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.DX      net (fanout=1)        0.083   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.967ns logic, 1.989ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.686ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.066ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X22Y12.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.064ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.139ns (Levels of Logic = 4)
  Clock Path Delay:     1.348ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X29Y12.A3      net (fanout=2)        4.820   hi_in_1_IBUF
    SLICE_X29Y12.AMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X22Y12.B6      net (fanout=1)        0.641   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X22Y12.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X22Y12.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X22Y12.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.139ns (2.348ns logic, 5.791ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X22Y12.CLK     net (fanout=445)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (-4.480ns logic, 5.828ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X29Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.234ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.970ns (Levels of Logic = 2)
  Clock Path Delay:     1.349ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X29Y12.A3      net (fanout=2)        4.820   hi_in_1_IBUF
    SLICE_X29Y12.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X29Y13.DX      net (fanout=1)        1.220   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X29Y13.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.970ns (1.930ns logic, 6.040ns route)
                                                       (24.2% logic, 75.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y13.CLK     net (fanout=445)      1.427   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.349ns (-4.480ns logic, 5.829ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.948ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.258ns (Levels of Logic = 2)
  Clock Path Delay:     1.351ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X29Y15.D3      net (fanout=2)        5.074   hi_in_1_IBUF
    SLICE_X29Y15.D       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.DX      net (fanout=1)        0.254   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (1.930ns logic, 5.328ns route)
                                                       (26.6% logic, 73.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      1.429   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (-4.480ns logic, 5.831ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X29Y12.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.830ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.573ns (Levels of Logic = 2)
  Clock Path Delay:     1.168ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X29Y12.A3      net (fanout=2)        2.595   hi_in_1_IBUF
    SLICE_X29Y12.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.573ns (0.978ns logic, 2.595ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y12.CLK     net (fanout=445)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (-1.686ns logic, 2.854ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X29Y15.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.965ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.711ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X29Y15.D3      net (fanout=2)        2.733   hi_in_1_IBUF
    SLICE_X29Y15.CLK     Tah         (-Th)    -0.215   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (0.978ns logic, 2.733ns route)
                                                       (26.4% logic, 73.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.686ns logic, 2.857ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X28Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.037ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.783ns (Levels of Logic = 2)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp463.IMUX.3
    SLICE_X29Y15.D3      net (fanout=2)        2.733   hi_in_1_IBUF
    SLICE_X29Y15.D       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X28Y15.DX      net (fanout=1)        0.083   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X28Y15.CLK     Tckdi       (-Th)    -0.048   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.783ns (0.967ns logic, 2.816ns route)
                                                       (25.6% logic, 74.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y15.CLK     net (fanout=445)      0.751   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.686ns logic, 2.857ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp464.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N78
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp465.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=445)      1.964   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.480ns logic, 6.366ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp464.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N68
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp465.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=445)      1.964   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.480ns logic, 6.366ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_11 (ILOGIC_X7Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<11> (PAD)
  Destination:          okHI/hi_datain_11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.906ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<11> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB6.I                Tiopi                 1.557   hi_inout<11>
                                                       hi_inout<11>
                                                       hi_inout_11_IOBUF/IBUF
                                                       ProtoComp464.IMUX.12
    IODELAY_X7Y0.IDATAIN net (fanout=1)        0.153   N72
    IODELAY_X7Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[11].idcomp
                                                       okHI/g1[11].idcomp
    ILOGIC_X7Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<11>
    ILOGIC_X7Y0.CLK0     Tidockd               0.532   okHI/hi_datain<11>
                                                       ProtoComp465.D2OFFBYP_SRC.11
                                                       okHI/hi_datain_11
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.200   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X7Y0.CLK0     net (fanout=445)      1.984   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (-4.480ns logic, 6.386ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.428ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp464.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N75
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp465.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=445)      1.008   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (-1.686ns logic, 3.114ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp464.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N81
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp465.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=445)      0.990   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.686ns logic, 3.096ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp464.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N80
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp465.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.766   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=445)      0.988   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.686ns logic, 3.094ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.988ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.642ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_15 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.108ns (Levels of Logic = 1)
  Clock Path Delay:     1.605ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.161   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y29.CLK     net (fanout=445)      1.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (-5.205ns logic, 6.810ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_15 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y29.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_15
    AA20.O               net (fanout=1)        5.868   okHI/hi_dataout_reg<15>
    AA20.PAD             Tioop                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      9.108ns (3.240ns logic, 5.868ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.708ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.013ns (Levels of Logic = 1)
  Clock Path Delay:     1.634ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.161   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y13.CLK     net (fanout=445)      1.774   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (-5.205ns logic, 6.839ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.DQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA20.T               net (fanout=16)       4.861   okHI/hi_drive
    AA20.PAD             Tiotp                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.013ns (3.152ns logic, 4.861ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<7> (AA2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.175ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_7 (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.574ns (Levels of Logic = 1)
  Clock Path Delay:     1.606ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.161   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X18Y29.CLK     net (fanout=445)      1.746   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (-5.205ns logic, 6.811ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_7 to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.CMUX    Tshcko                0.576   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_7
    AA2.O                net (fanout=1)        5.276   okHI/hi_dataout_reg<7>
    AA2.PAD              Tioop                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (3.298ns logic, 5.276ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.516ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.205ns (Levels of Logic = 1)
  Clock Path Delay:     1.634ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.161   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y13.CLK     net (fanout=445)      1.774   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (-5.205ns logic, 6.839ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.DQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA2.T                net (fanout=16)       4.053   okHI/hi_drive
    AA2.PAD              Tiotp                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      7.205ns (3.152ns logic, 4.053ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<14> (U14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.422ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_14 (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.350ns (Levels of Logic = 1)
  Clock Path Delay:     1.583ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.161   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y32.CLK     net (fanout=445)      1.723   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.583ns (-5.205ns logic, 6.788ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_14 to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y32.CMUX    Tshcko                0.576   okHI/hi_dataout_reg<13>
                                                       okHI/hi_dataout_reg_14
    U14.O                net (fanout=1)        5.052   okHI/hi_dataout_reg<14>
    U14.PAD              Tioop                 2.722   hi_inout<14>
                                                       hi_inout_14_IOBUF/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      8.350ns (3.298ns logic, 5.052ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.264ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<14> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.457ns (Levels of Logic = 1)
  Clock Path Delay:     1.634ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.161   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y13.CLK     net (fanout=445)      1.774   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (-5.205ns logic, 6.839ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.DQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    U14.T                net (fanout=16)       4.305   okHI/hi_drive
    U14.PAD              Tiotp                 2.722   hi_inout<14>
                                                       hi_inout_14_IOBUF/OBUFT
                                                       hi_inout<14>
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (3.152ns logic, 4.305ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.779ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.983ns (Levels of Logic = 1)
  Clock Path Delay:     1.071ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.513   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y28.CLK     net (fanout=445)      0.678   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (-1.569ns logic, 2.640ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y28.CQ      Tcko                  0.234   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.353   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.630ns logic, 2.353ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.846ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.998ns (Levels of Logic = 1)
  Clock Path Delay:     1.123ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.513   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y13.CLK     net (fanout=445)      0.730   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (-1.569ns logic, 2.692ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.DQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.404   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (1.594ns logic, 1.404ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.480ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 1)
  Clock Path Delay:     1.094ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.513   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y29.CLK     net (fanout=445)      0.701   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (-1.569ns logic, 2.663ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y29.CMUX    Tshcko                0.244   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        2.021   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.640ns logic, 2.021ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.846ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.998ns (Levels of Logic = 1)
  Clock Path Delay:     1.123ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.513   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y13.CLK     net (fanout=445)      0.730   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (-1.569ns logic, 2.692ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.DQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.404   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (1.594ns logic, 1.404ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<11> (AB6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.751ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_11 (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 1)
  Clock Path Delay:     1.096ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.513   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X18Y30.CLK     net (fanout=445)      0.703   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.096ns (-1.569ns logic, 2.665ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_11 to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.CQ      Tcko                  0.234   okHI/hi_dataout_reg<11>
                                                       okHI/hi_dataout_reg_11
    AB6.O                net (fanout=1)        2.300   okHI/hi_dataout_reg<11>
    AB6.PAD              Tioop                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (1.630ns logic, 2.300ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.078ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<11> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.230ns (Levels of Logic = 1)
  Clock Path Delay:     1.123ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp463.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.513   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X25Y13.CLK     net (fanout=445)      0.730   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (-1.569ns logic, 2.692ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y13.DQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB6.T                net (fanout=16)       1.636   okHI/hi_drive
    AB6.PAD              Tiotp                 1.396   hi_inout<11>
                                                       hi_inout_11_IOBUF/OBUFT
                                                       hi_inout<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.230ns (1.594ns logic, 1.636ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     13.191ns|            0|            0|            3|        26896|
| TS_okHI_dcm_clk0              |     20.830ns|     13.191ns|          N/A|            0|            0|        26896|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      9.071ns|            0|            0|            0|       218285|
| TS_pll_clk2x                  |      5.000ns|      3.001ns|          N/A|            0|            0|           65|            0|
| TS_pll_clk0                   |     10.000ns|      9.071ns|          N/A|            0|            0|       218220|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    7.066(R)|      SLOW  |   -2.130(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.680(R)|      SLOW  |   -1.199(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.199(R)|      SLOW  |   -1.039(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.543(R)|      SLOW  |   -1.624(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.078(R)|      SLOW  |   -1.121(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.037(R)|      SLOW  |   -1.303(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    8.833(R)|      SLOW  |   -1.072(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.486(R)|      SLOW  |         3.846(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         9.144(R)|      SLOW  |         3.846(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         9.228(R)|      SLOW  |         4.288(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         9.976(R)|      SLOW  |         4.876(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         9.710(R)|      SLOW  |         4.876(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |        10.005(R)|      SLOW  |         4.751(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.170(R)|      SLOW  |         4.755(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.455(R)|      SLOW  |         4.621(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         9.293(R)|      SLOW  |         4.143(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.074(R)|      SLOW  |         4.518(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         9.943(R)|      SLOW  |         4.518(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         9.589(R)|      SLOW  |         4.078(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         9.427(R)|      SLOW  |         4.078(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|        10.112(R)|      SLOW  |         4.843(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|        10.208(R)|      SLOW  |         4.843(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        10.988(R)|      SLOW  |         5.182(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        10.332(R)|      SLOW  |         5.154(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    9.071|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   13.191|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.761; Ideal Clock Offset To Actual Clock 2.037; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    8.833(R)|      SLOW  |   -1.072(R)|      FAST  |    4.497|    8.572|       -2.037|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.833|         -  |      -1.072|         -  |    4.497|    8.572|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.734; Ideal Clock Offset To Actual Clock 2.255; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.037(R)|      SLOW  |   -1.303(R)|      FAST  |    4.293|    8.803|       -2.255|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.037|         -  |      -1.303|         -  |    4.293|    8.803|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.957; Ideal Clock Offset To Actual Clock 2.185; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.078(R)|      SLOW  |   -1.121(R)|      FAST  |    4.252|    8.621|       -2.185|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.078|         -  |      -1.121|         -  |    4.252|    8.621|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.919; Ideal Clock Offset To Actual Clock 2.669; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.543(R)|      SLOW  |   -1.624(R)|      FAST  |    3.787|    9.124|       -2.669|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.543|         -  |      -1.624|         -  |    3.787|    9.124|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.160; Ideal Clock Offset To Actual Clock -0.596; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.199(R)|      SLOW  |   -1.039(R)|      FAST  |    8.931|    7.739|        0.596|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.199|         -  |      -1.039|         -  |    8.931|    7.739|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.481; Ideal Clock Offset To Actual Clock -0.275; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.680(R)|      SLOW  |   -1.199(R)|      FAST  |    8.450|    7.899|        0.275|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.680|         -  |      -1.199|         -  |    8.450|    7.899|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.936; Ideal Clock Offset To Actual Clock 0.883; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    7.066(R)|      SLOW  |   -2.130(R)|      FAST  |    7.064|    8.830|       -0.883|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.066|         -  |      -2.130|         -  |    7.064|    8.830|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.248; Ideal Clock Offset To Actual Clock -1.819; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<7>       |    5.699(R)|      SLOW  |   -0.528(R)|      FAST  |    4.131|    0.528|        1.802|
hi_inout<8>       |    5.643(R)|      SLOW  |   -0.472(R)|      FAST  |    4.187|    0.472|        1.858|
hi_inout<9>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<10>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<11>      |    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |    4.130|    0.529|        1.801|
hi_inout<12>      |    5.700(R)|      SLOW  |   -0.529(R)|      FAST  |    4.130|    0.529|        1.801|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.472|         -  |    4.110|    0.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       10.332|      SLOW  |        5.154|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.844 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.486|      SLOW  |        3.846|      FAST  |         0.342|
hi_inout<1>                                    |        9.144|      SLOW  |        3.846|      FAST  |         0.000|
hi_inout<2>                                    |        9.228|      SLOW  |        4.288|      FAST  |         0.084|
hi_inout<3>                                    |        9.976|      SLOW  |        4.876|      FAST  |         0.832|
hi_inout<4>                                    |        9.710|      SLOW  |        4.876|      FAST  |         0.566|
hi_inout<5>                                    |       10.005|      SLOW  |        4.751|      FAST  |         0.861|
hi_inout<6>                                    |       10.170|      SLOW  |        4.755|      FAST  |         1.026|
hi_inout<7>                                    |       10.455|      SLOW  |        4.621|      FAST  |         1.311|
hi_inout<8>                                    |        9.293|      SLOW  |        4.143|      FAST  |         0.149|
hi_inout<9>                                    |       10.074|      SLOW  |        4.518|      FAST  |         0.930|
hi_inout<10>                                   |        9.943|      SLOW  |        4.518|      FAST  |         0.799|
hi_inout<11>                                   |        9.589|      SLOW  |        4.078|      FAST  |         0.445|
hi_inout<12>                                   |        9.427|      SLOW  |        4.078|      FAST  |         0.283|
hi_inout<13>                                   |       10.112|      SLOW  |        4.843|      FAST  |         0.968|
hi_inout<14>                                   |       10.208|      SLOW  |        4.843|      FAST  |         1.064|
hi_inout<15>                                   |       10.988|      SLOW  |        5.182|      FAST  |         1.844|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 246243 paths, 0 nets, and 10247 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   9.543ns
   Minimum output required time after clock:  10.988ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 26 10:28:25 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 328 MB



