{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462546999184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462546999188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 12:03:19 2016 " "Processing started: Fri May 06 12:03:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462546999188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462546999188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SintetizadorFrecconPLL -c SintetizadorFrecconPLL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SintetizadorFrecconPLL -c SintetizadorFrecconPLL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462546999188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SintetizadorFrecconPLL_7_1200mv_85c_slow.vho C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/ simulation " "Generated file SintetizadorFrecconPLL_7_1200mv_85c_slow.vho in folder \"C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462546999637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SintetizadorFrecconPLL_7_1200mv_0c_slow.vho C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/ simulation " "Generated file SintetizadorFrecconPLL_7_1200mv_0c_slow.vho in folder \"C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462546999662 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SintetizadorFrecconPLL_min_1200mv_0c_fast.vho C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/ simulation " "Generated file SintetizadorFrecconPLL_min_1200mv_0c_fast.vho in folder \"C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462546999688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SintetizadorFrecconPLL.vho C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/ simulation " "Generated file SintetizadorFrecconPLL.vho in folder \"C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462546999715 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SintetizadorFrecconPLL_7_1200mv_85c_vhd_slow.sdo C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/ simulation " "Generated file SintetizadorFrecconPLL_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462546999737 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SintetizadorFrecconPLL_7_1200mv_0c_vhd_slow.sdo C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/ simulation " "Generated file SintetizadorFrecconPLL_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462546999758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SintetizadorFrecconPLL_min_1200mv_0c_vhd_fast.sdo C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/ simulation " "Generated file SintetizadorFrecconPLL_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462546999778 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SintetizadorFrecconPLL_vhd.sdo C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/ simulation " "Generated file SintetizadorFrecconPLL_vhd.sdo in folder \"C:/Users/tobia/Google Drive/Facu/9 semestre/VHDL - FPGA/Proyectos/Lab 4/SintetizadorFrecconPLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462546999800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462546999849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 12:03:19 2016 " "Processing ended: Fri May 06 12:03:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462546999849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462546999849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462546999849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1462546999849 ""}
