<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Projeto1AC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MbTESTEbENCH_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MbTESTEbENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MbTESTEbENCH_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Motherboard.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Motherboard.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Motherboard.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Motherboard.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Motherboard.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Motherboard.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Motherboard.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Motherboard.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Motherboard.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Motherboard.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Motherboard.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Motherboard.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Motherboard.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Motherboard.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Motherboard.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Motherboard.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Motherboard.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Motherboard.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Motherboard.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Motherboard.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Motherboard_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Motherboard_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Motherboard_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Motherboard_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Motherboard_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Motherboard_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Motherboard_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Motherboard_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Motherboard_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Motherboard_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Motherboard_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Motherboard_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Motherboard_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Motherboard_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Motherboard_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Motherboard_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="motherboard.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="motherboard.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="motherboard.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1678790945" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1678790945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678790945" xil_pn:in_ck="420038834816583757" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1678790945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTEST.vhd"/>
      <outfile xil_pn:name="Gestor_Perifericos_test.vhd"/>
      <outfile xil_pn:name="Gestor_de_perifericos.vhd"/>
      <outfile xil_pn:name="MbTESTEbENCH.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes_test.vhd"/>
      <outfile xil_pn:name="Memoria_de_dados_RAM.vhd"/>
      <outfile xil_pn:name="Motherboard.vhd"/>
      <outfile xil_pn:name="Mux_PC.vhd"/>
      <outfile xil_pn:name="Mux_R.vhd"/>
      <outfile xil_pn:name="NOR8B.vhd"/>
      <outfile xil_pn:name="PC_TEST.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ProgramableCounter.vhd"/>
      <outfile xil_pn:name="RAM_TEST_vhdl.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_Test.vhd"/>
      <outfile xil_pn:name="RegistoA.vhd"/>
      <outfile xil_pn:name="RegistoB.vhd"/>
      <outfile xil_pn:name="registoFlags.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1678790945" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6302125744859281066" xil_pn:start_ts="1678790945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678790945" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-263539212945534072" xil_pn:start_ts="1678790945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678790945" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3929755642546291680" xil_pn:start_ts="1678790945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678790945" xil_pn:in_ck="420038834816583757" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1678790945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTEST.vhd"/>
      <outfile xil_pn:name="Gestor_Perifericos_test.vhd"/>
      <outfile xil_pn:name="Gestor_de_perifericos.vhd"/>
      <outfile xil_pn:name="MbTESTEbENCH.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes_test.vhd"/>
      <outfile xil_pn:name="Memoria_de_dados_RAM.vhd"/>
      <outfile xil_pn:name="Motherboard.vhd"/>
      <outfile xil_pn:name="Mux_PC.vhd"/>
      <outfile xil_pn:name="Mux_R.vhd"/>
      <outfile xil_pn:name="NOR8B.vhd"/>
      <outfile xil_pn:name="PC_TEST.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ProgramableCounter.vhd"/>
      <outfile xil_pn:name="RAM_TEST_vhdl.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_Test.vhd"/>
      <outfile xil_pn:name="RegistoA.vhd"/>
      <outfile xil_pn:name="RegistoB.vhd"/>
      <outfile xil_pn:name="registoFlags.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1678790948" xil_pn:in_ck="420038834816583757" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6357347659021063996" xil_pn:start_ts="1678790945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MbTESTEbENCH_beh.prj"/>
      <outfile xil_pn:name="MbTESTEbENCH_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1678871337" xil_pn:in_ck="7649466205062904227" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8076310241510118225" xil_pn:start_ts="1678871335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MbTESTEbENCH_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1678444336" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9057471266548851384" xil_pn:start_ts="1678444336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678444336" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3929755642546291680" xil_pn:start_ts="1678444336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678444336" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1678444336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678444336" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6225065360864167654" xil_pn:start_ts="1678444336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678444336" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1678444336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678444336" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-242018326139571222" xil_pn:start_ts="1678444336">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678811607" xil_pn:in_ck="7257361708687001840" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2020626961902495719" xil_pn:start_ts="1678811577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Motherboard.lso"/>
      <outfile xil_pn:name="Motherboard.ngc"/>
      <outfile xil_pn:name="Motherboard.ngr"/>
      <outfile xil_pn:name="Motherboard.prj"/>
      <outfile xil_pn:name="Motherboard.stx"/>
      <outfile xil_pn:name="Motherboard.syr"/>
      <outfile xil_pn:name="Motherboard.xst"/>
      <outfile xil_pn:name="Motherboard_stx_beh.prj"/>
      <outfile xil_pn:name="Motherboard_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1678444778" xil_pn:in_ck="-6089563561801820029" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4544954194105991183" xil_pn:start_ts="1678444778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678811623" xil_pn:in_ck="7286512794310818336" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6116954030688166875" xil_pn:start_ts="1678811607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Motherboard.bld"/>
      <outfile xil_pn:name="Motherboard.ngd"/>
      <outfile xil_pn:name="Motherboard_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1678811698" xil_pn:in_ck="-5686227896311390207" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1678811623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Motherboard.pcf"/>
      <outfile xil_pn:name="Motherboard_map.map"/>
      <outfile xil_pn:name="Motherboard_map.mrp"/>
      <outfile xil_pn:name="Motherboard_map.ncd"/>
      <outfile xil_pn:name="Motherboard_map.ngm"/>
      <outfile xil_pn:name="Motherboard_map.xrpt"/>
      <outfile xil_pn:name="Motherboard_summary.xml"/>
      <outfile xil_pn:name="Motherboard_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1678811817" xil_pn:in_ck="5050603311274757370" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1678811698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Motherboard.ncd"/>
      <outfile xil_pn:name="Motherboard.pad"/>
      <outfile xil_pn:name="Motherboard.par"/>
      <outfile xil_pn:name="Motherboard.ptwx"/>
      <outfile xil_pn:name="Motherboard.unroutes"/>
      <outfile xil_pn:name="Motherboard.xpi"/>
      <outfile xil_pn:name="Motherboard_pad.csv"/>
      <outfile xil_pn:name="Motherboard_pad.txt"/>
      <outfile xil_pn:name="Motherboard_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1678811950" xil_pn:in_ck="-6089563561801827654" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1678811817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Motherboard.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="motherboard.bgn"/>
      <outfile xil_pn:name="motherboard.bit"/>
      <outfile xil_pn:name="motherboard.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1678876172" xil_pn:in_ck="-9166322738979061596" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1678876169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1678811817" xil_pn:in_ck="-8831655589168162819" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1678811777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Motherboard.twr"/>
      <outfile xil_pn:name="Motherboard.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
