// Seed: 4258126492
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3
    , id_6,
    input id_4,
    input id_5
);
  logic id_7;
  always @("") begin
    id_1 <= 1'b0 == id_2;
  end
  logic id_8;
  type_14(
      id_0 - id_3 * {1, id_7} - 1, id_2
  );
  logic id_9;
  logic id_10;
endmodule
