/*
 * alfsbl_hw.h
 *
 *  Created on: May 18, 2022
 *      Author: qsxu
 */

#ifndef ALFSBL_HW_H_
#define ALFSBL_HW_H_

#ifdef __cplusplus
extern "C" {
#endif

/// simulation platform
//#define SIMU_AL9000_DV

#define IMAGE_FLASH_OFFSET 0x70000000


/// FSBL Status
#define ALFSBL_RUNNING       (0xFFFFU)
#define ALFSBL_COMPLETED     (0x0U)


/// Reset Reason
#define FSBL_SYSTEM_RESET   0
#define FSBL_PS_ONLY_RESET  1


/// Address Mapping Definition
#define AL9000_DDR1_BASE_ADDR           (0x00000000)
#define AL9000_DDR1_BYTE_LENGTH         (0x00100000)
#define AL9000_DDR2_BASE_ADDR           (0x00100000)
#define AL9000_DDR2_BYTE_LENGTH         (0x5ff00000)
#define AL9000_RPU_ITCM_BASE_ADDR       (0x60000000)
#define AL9000_RPU_ITCM_BYTE_LENGTH     (0x00040000)
#define AL9000_RPU_DTCM_BASE_ADDR       (0x60040000)
#define AL9000_RPU_DTCM_BYTE_LENGTH     (0x00040000)
#define AL9000_OCM_BASE_ADDR            (0x61000000)
#define AL9000_OCM_BYTE_LENGTH          (0x00040000)

/// system registers (non-secure region)
#define SYSCTRL_NS_BASEADDR          0XF8800000UL

#define SYSCTRL_NS_CHIP_ID           ((SYSCTRL_NS_BASEADDR) + 0x00000000U)
#define SYSCTRL_NS_PAD_LOCK          ((SYSCTRL_NS_BASEADDR) + 0x00000004U)

/// persistence storage registers
#define SYSCTRL_NS_PERS_STORAGE0     ((SYSCTRL_NS_BASEADDR) + 0x00000010U)
#define SYSCTRL_NS_PERS_STORAGE1     ((SYSCTRL_NS_BASEADDR) + 0x00000014U)
#define SYSCTRL_NS_PERS_STORAGE2     ((SYSCTRL_NS_BASEADDR) + 0x00000018U)

#define SYSCTRL_NS_POWER_MODE        ((SYSCTRL_NS_BASEADDR) + 0x00000030U)

#define SYSCTRL_NS_TPARA_TP_CPU4X3X  ((SYSCTRL_NS_BASEADDR) + 0x00000040U)
#define SYSCTRL_NS_TPARA_TP_CPU2X    ((SYSCTRL_NS_BASEADDR) + 0x00000044U)
#define SYSCTRL_NS_TPARA_SP_CPU4X3X  ((SYSCTRL_NS_BASEADDR) + 0x00000060U)
#define SYSCTRL_NS_TPARA_SP_CPU2X    ((SYSCTRL_NS_BASEADDR) + 0x00000064U)
#define SYSCTRL_NS_TPARA_SP_CPU1X    ((SYSCTRL_NS_BASEADDR) + 0x00000068U)

#define SYSCTRL_NS_PLS_PROT          ((SYSCTRL_NS_BASEADDR) + 0x00000080U)
#define SYSCTRL_NS_PLS_PROT_MSK_GP_PROTEN     (1 << 1)
#define SYSCTRL_NS_PLS_PROT_MSK_FAHB_PROTEN   (1 << 0)

#define SYSCTRL_NS_CFG_DBGMON_SEL    ((SYSCTRL_NS_BASEADDR) + 0x00000100U)
#define SYSCTRL_NS_CFG_DBGMON_STATE  ((SYSCTRL_NS_BASEADDR) + 0x00000104U)

#define SYSCTRL_NS_CFG_CTRL_USB0     ((SYSCTRL_NS_BASEADDR) + 0x00000130U)
#define SYSCTRL_NS_CFG_CTRL_USB1     ((SYSCTRL_NS_BASEADDR) + 0x00000134U)
#define SYSCTRL_NS_CFG_CTRL_GBE0     ((SYSCTRL_NS_BASEADDR) + 0x00000140U)
#define SYSCTRL_NS_CFG_CTRL_GEB1     ((SYSCTRL_NS_BASEADDR) + 0x00000144U)
#define SYSCTRL_NS_CFG_CTRL_SDIO0    ((SYSCTRL_NS_BASEADDR) + 0x00000150U)
#define SYSCTRL_NS_CFG_CTRL_SDIO1    ((SYSCTRL_NS_BASEADDR) + 0x00000154U)
#define SYSCTRL_NS_CFG_CTRL_SPI      ((SYSCTRL_NS_BASEADDR) + 0x00000160U)
#define SYSCTRL_NS_CFG_CTRL_CAN      ((SYSCTRL_NS_BASEADDR) + 0x00000164U)
#define SYSCTRL_NS_CFG_CTRL_WDT      ((SYSCTRL_NS_BASEADDR) + 0x00000168U)


#define SYSCTRL_NS_CFG_CTRL_RPU      ((SYSCTRL_NS_BASEADDR) + 0x00000178U)
#define SYSCTRL_NS_STATE_RPU         ((SYSCTRL_NS_BASEADDR) + 0x0000017CU)

#define SYSCTRL_NS_INTR_XMON_STATE   ((SYSCTRL_NS_BASEADDR) + 0x00000180U)
#define SYSCTRL_NS_INTR_MPU_STATE    ((SYSCTRL_NS_BASEADDR) + 0x00000184U)

#define SYSCTRL_NS_CTRL0_DMAC_AXI    ((SYSCTRL_NS_BASEADDR) + 0x000001A0U)
#define SYSCTRL_NS_CTRL1_DMAC_AXI    ((SYSCTRL_NS_BASEADDR) + 0x000001A4U)
#define SYSCTRL_NS_CTRL_DMAC_AHB     ((SYSCTRL_NS_BASEADDR) + 0x000001B0U)
#define SYSCTRL_NS_CFG_CTRL_JPU      ((SYSCTRL_NS_BASEADDR) + 0x000001B4U)
#define SYSCTRL_NS_CFG_CTRL_NPU      ((SYSCTRL_NS_BASEADDR) + 0x000001B8U)
#define SYSCTRL_NS_CFG_CTRL_OCM      ((SYSCTRL_NS_BASEADDR) + 0x000001BCU)

#define SYSCTRL_NS_BOOT_MODE         ((SYSCTRL_NS_BASEADDR) + 0x00000200U)
#define SYSCTRL_NS_BOOT_MODE_MSK_BOOTMODE   (0x7 <<< 0)

#define CRP_BASEADDR               0xF8801000UL

#define CRP_CPU6X_DIV1_PARA        ((CRP_BASEADDR) + 0x00000000U)
#define CRP_CPU6X_DIV3_PARA        ((CRP_BASEADDR) + 0x00000004U)
#define CRP_CPU6X_DIV6_PARA        ((CRP_BASEADDR) + 0x00000008U)

#define CRP_CPU4X_DIV1_PARA        ((CRP_BASEADDR) + 0x00000010U)
#define CRP_CPU4X_DIV3_PARA        ((CRP_BASEADDR) + 0x00000014U)
#define CRP_CPU4X_DIV6_PARA        ((CRP_BASEADDR) + 0x00000018U)
#define CRP_CPU4X3X_DIVN_PARA      ((CRP_BASEADDR) + 0x0000001CU)

#define CRP_IO400_DIV2_PARA        ((CRP_BASEADDR) + 0x00000020U)
#define CRP_IO400_DIV4_PARA        ((CRP_BASEADDR) + 0x00000024U)
#define CRP_IO400_DIV8_PARA        ((CRP_BASEADDR) + 0x00000028U)
#define CRP_IO400_DIV16_PARA       ((CRP_BASEADDR) + 0x0000002CU)
#define CRP_IO1000_CNT_DIV         ((CRP_BASEADDR) + 0x00000030U)
#define CRP_IO25_CNT_DIV           ((CRP_BASEADDR) + 0x00000034U)
#define CRP_OSC_CNT_DIV            ((CRP_BASEADDR) + 0x00000038U)
#define CRP_FCLK_CNT_DIV           ((CRP_BASEADDR) + 0x0000003CU)

#define CRP_CLK_SEL                ((CRP_BASEADDR) + 0x00000040U)

#define CRP_RST_RECORD             ((CRP_BASEADDR) + 0x00000060U)
#define CRP_RST_FLT_THD            ((CRP_BASEADDR) + 0x00000064U)

#define CRP_SRST_CTRL0             ((CRP_BASEADDR) + 0x00000070U)
#define CRP_SRST_CTRL1             ((CRP_BASEADDR) + 0x00000074U)
#define CRP_SRST_CTRL2             ((CRP_BASEADDR) + 0x00000078U)
#define CRP_SRST_CTRL3             ((CRP_BASEADDR) + 0x0000007CU)

#define CRP_CG_CTRL0               ((CRP_BASEADDR) + 0x00000080U)
#define CRP_CG_CTRL1               ((CRP_BASEADDR) + 0x00000084U)
#define CRP_CG_CTRL2               ((CRP_BASEADDR) + 0x00000088U)
#define CRP_CG_CTRL3               ((CRP_BASEADDR) + 0x0000008CU)

#define CRP_CPUPLL_CTRL00          ((CRP_BASEADDR) + 0x00000100U)
#define CRP_CPUPLL_CTRL01          ((CRP_BASEADDR) + 0x00000104U)
#define CRP_CPUPLL_CTRL02          ((CRP_BASEADDR) + 0x00000108U)
#define CRP_CPUPLL_CTRL03          ((CRP_BASEADDR) + 0x0000010CU)
#define CRP_CPUPLL_CTRL04          ((CRP_BASEADDR) + 0x00000110U)
#define CRP_CPUPLL_CTRL05          ((CRP_BASEADDR) + 0x00000114U)
#define CRP_CPUPLL_CTRL06          ((CRP_BASEADDR) + 0x00000118U)
#define CRP_CPUPLL_CTRL07          ((CRP_BASEADDR) + 0x0000011CU)
#define CRP_CPUPLL_CTRL08          ((CRP_BASEADDR) + 0x00000120U)
#define CRP_CPUPLL_CTRL09          ((CRP_BASEADDR) + 0x00000124U)
#define CRP_CPUPLL_CTRL10          ((CRP_BASEADDR) + 0x00000128U)
#define CRP_CPUPLL_CTRL11          ((CRP_BASEADDR) + 0x0000012CU)
#define CRP_CPUPLL_CTRL12          ((CRP_BASEADDR) + 0x00000130U)
#define CRP_CPUPLL_CTRL13          ((CRP_BASEADDR) + 0x00000134U)
#define CRP_CPUPLL_CTRL14          ((CRP_BASEADDR) + 0x00000138U)
#define CRP_CPUPLL_CTRL15          ((CRP_BASEADDR) + 0x0000013CU)
#define CRP_CPUPLL_CTRL16          ((CRP_BASEADDR) + 0x00000140U)
#define CRP_CPUPLL_CTRL17          ((CRP_BASEADDR) + 0x00000144U)
#define CRP_CPUPLL_CTRL18          ((CRP_BASEADDR) + 0x00000148U)
#define CRP_CPUPLL_CTRL19          ((CRP_BASEADDR) + 0x0000014CU)
#define CRP_CPUPLL_CTRL20          ((CRP_BASEADDR) + 0x00000150U)
#define CRP_CPUPLL_CTRL21          ((CRP_BASEADDR) + 0x00000154U)
#define CRP_CPUPLL_CTRL22          ((CRP_BASEADDR) + 0x00000158U)
#define CRP_CPUPLL_CTRL23          ((CRP_BASEADDR) + 0x0000015CU)
#define CRP_CPUPLL_CTRL24          ((CRP_BASEADDR) + 0x00000160U)
#define CRP_CPUPLL_CTRL25          ((CRP_BASEADDR) + 0x00000164U)
#define CRP_CPUPLL_CTRL26          ((CRP_BASEADDR) + 0x00000168U)
#define CRP_CPUPLL_STATE0          ((CRP_BASEADDR) + 0x00000180U)

#define CRP_IOPLL_CTRL00           ((CRP_BASEADDR) + 0x00000200U)
#define CRP_IOPLL_CTRL01           ((CRP_BASEADDR) + 0x00000204U)
#define CRP_IOPLL_CTRL02           ((CRP_BASEADDR) + 0x00000208U)
#define CRP_IOPLL_CTRL03           ((CRP_BASEADDR) + 0x0000020CU)
#define CRP_IOPLL_CTRL04           ((CRP_BASEADDR) + 0x00000210U)
#define CRP_IOPLL_CTRL05           ((CRP_BASEADDR) + 0x00000214U)
#define CRP_IOPLL_CTRL06           ((CRP_BASEADDR) + 0x00000218U)
#define CRP_IOPLL_CTRL07           ((CRP_BASEADDR) + 0x0000021CU)
#define CRP_IOPLL_CTRL08           ((CRP_BASEADDR) + 0x00000220U)
#define CRP_IOPLL_CTRL09           ((CRP_BASEADDR) + 0x00000224U)
#define CRP_IOPLL_CTRL10           ((CRP_BASEADDR) + 0x00000228U)
#define CRP_IOPLL_CTRL11           ((CRP_BASEADDR) + 0x0000022CU)
#define CRP_IOPLL_CTRL12           ((CRP_BASEADDR) + 0x00000230U)
#define CRP_IOPLL_CTRL13           ((CRP_BASEADDR) + 0x00000234U)
#define CRP_IOPLL_CTRL14           ((CRP_BASEADDR) + 0x00000238U)
#define CRP_IOPLL_CTRL15           ((CRP_BASEADDR) + 0x0000023CU)
#define CRP_IOPLL_CTRL16           ((CRP_BASEADDR) + 0x00000240U)
#define CRP_IOPLL_CTRL17           ((CRP_BASEADDR) + 0x00000244U)
#define CRP_IOPLL_CTRL18           ((CRP_BASEADDR) + 0x00000248U)
#define CRP_IOPLL_CTRL19           ((CRP_BASEADDR) + 0x0000024CU)
#define CRP_IOPLL_CTRL20           ((CRP_BASEADDR) + 0x00000250U)
#define CRP_IOPLL_CTRL21           ((CRP_BASEADDR) + 0x00000254U)
#define CRP_IOPLL_CTRL22           ((CRP_BASEADDR) + 0x00000258U)
#define CRP_IOPLL_CTRL23           ((CRP_BASEADDR) + 0x0000025CU)
#define CRP_IOPLL_CTRL24           ((CRP_BASEADDR) + 0x00000260U)
#define CRP_IOPLL_CTRL25           ((CRP_BASEADDR) + 0x00000264U)
#define CRP_IOPLL_CTRL26           ((CRP_BASEADDR) + 0x00000268U)
#define CRP_IOPLL_STATE0           ((CRP_BASEADDR) + 0x00000280U)

#define CRP_ANA_BG                 ((CRP_BASEADDR) + 0x00000400U)
#define CRP_ANA_PVT                ((CRP_BASEADDR) + 0x00000404U)
#define CRP_ANA_EFUSE              ((CRP_BASEADDR) + 0x00000410U)
#define CRP_JTAG                   ((CRP_BASEADDR) + 0x00000440U)

/// ps-pl isolation control
#define CRP_ISO_CTRL               ((CRP_BASEADDR) + 0x00000450U)
#define CRP_ISO_CTRL_MSK_PL_INIT_OK   (1 << 0)
#define CRP_ISO_CTRL_MSK_PL_OTHER_IN  (1 << 4)

#define CRP_CFG_STATE              ((CRP_BASEADDR) + 0x00000454U)
#define CRP_CFG_STATE_MSK_PL2PS_INITN      (1 << 0)
#define CRP_CFG_STATE_MSK_PL2PS_CFG_DONE   (1 << 1)
#define CRP_CFG_STATE_MSK_PL2PS_CFG_WAKEUP (1 << 2)

#define CRP_CLK_ERR_HIS            ((CRP_BASEADDR) + 0x00000480U)
#define CRP_REF_THD                ((CRP_BASEADDR) + 0x00000484U)
#define CRP_TGT_HTHD_CPUPLL        ((CRP_BASEADDR) + 0x00000490U)
#define CRP_TGT_LTHD_CPUPLL        ((CRP_BASEADDR) + 0x00000494U)
#define CRP_TGT_HTHD_IOPLL         ((CRP_BASEADDR) + 0x00000498U)
#define CRP_TGT_LTHD_IOPLL         ((CRP_BASEADDR) + 0x0000049CU)

/// reset reason
#define CRP_RST_REASON             ((CRP_BASEADDR) + 0x000004B0U)
#define CRP_RST_REASON_MSK_SRSTB       (0x1 << 0)
#define CRP_RST_REASON_MSK_SRST_SW     (0x1 << 1)
#define CRP_RST_REASON_MSK_JTAG_APU    (0x1 << 2)
#define CRP_RST_REASON_MSK_JTAG_RPU    (0x1 << 3)
#define CRP_RST_REASON_MSK_JTAG_CSU    (0x1 << 4)
#define CRP_RST_REASON_MSK_PMU_ERR     (0x1 << 5)
#define CRP_RST_REASON_MSK_SWDT0       (0x1 << 6)
#define CRP_RST_REASON_MSK_SWDT1       (0x1 << 7)
#define CRP_RST_REASON_MSK_SWDT2       (0x1 << 8)



#define CRP_WDT_OUT_CTRL           ((CRP_BASEADDR) + 0x000004B4U)


#define SYSCTRL_S_BASEADDR            0XF8806000UL

#define SYSCTRL_S_ERR_HW_EN0_SET      ((SYSCTRL_S_BASEADDR) + 0x00000000U)
#define SYSCTRL_S_ERR_HW_EN0_CLR      ((SYSCTRL_S_BASEADDR) + 0x00000004U)

#define SYSCTRL_S_ERR_HW_EN1_SET      ((SYSCTRL_S_BASEADDR) + 0x00000008U)
#define SYSCTRL_S_ERR_HW_EN1_CLR      ((SYSCTRL_S_BASEADDR) + 0x0000000CU)

#define SYSCTRL_S_INT_EN0_SET         ((SYSCTRL_S_BASEADDR) + 0x00000010U)
#define SYSCTRL_S_INT_EN0_CLR         ((SYSCTRL_S_BASEADDR) + 0x00000014U)

#define SYSCTRL_S_INT_EN1_SET         ((SYSCTRL_S_BASEADDR) + 0x00000018U)
#define SYSCTRL_S_INT_EN1_CLR         ((SYSCTRL_S_BASEADDR) + 0x0000001CU)

#define SYSCTRL_S_INT_MSK0_SET        ((SYSCTRL_S_BASEADDR) + 0x00000020U)
#define SYSCTRL_S_INT_MSK0_CLR        ((SYSCTRL_S_BASEADDR) + 0x00000024U)

#define SYSCTRL_S_INT_MSK1_SET        ((SYSCTRL_S_BASEADDR) + 0x00000028U)
#define SYSCTRL_S_INT_MSK1_CLR        ((SYSCTRL_S_BASEADDR) + 0x0000002CU)

#define SYSCTRL_S_INT_CLR0            ((SYSCTRL_S_BASEADDR) + 0x00000030U)
#define SYSCTRL_S_INT_CLR1            ((SYSCTRL_S_BASEADDR) + 0x00000034U)

#define SYSCTRL_S_INT_STATE0          ((SYSCTRL_S_BASEADDR) + 0x00000040U)
#define SYSCTRL_S_INT_STATE1          ((SYSCTRL_S_BASEADDR) + 0x00000044U)

#define SYSCTRL_S_RAW_HIS0            ((SYSCTRL_S_BASEADDR) + 0x00000048U)
#define SYSCTRL_S_RAW_HIS1            ((SYSCTRL_S_BASEADDR) + 0x0000004CU)

#define SYSCTRL_S_SW_PMU_SHACK        ((SYSCTRL_S_BASEADDR) + 0x00000080U)
#define SYSCTRL_S_SW_PMU_STAT         ((SYSCTRL_S_BASEADDR) + 0x00000084U)

#define SYSCTRL_S_CFG_CTRL2_DMAC_AXI  ((SYSCTRL_S_BASEADDR) + 0x000000A0U)

#define SYSCTRL_S_PROTEN_SET          ((SYSCTRL_S_BASEADDR) + 0x000000B0U)
#define SYSCTRL_S_PROTEN_CLR          ((SYSCTRL_S_BASEADDR) + 0x000000B4U)

#define SYSCTRL_S_GRPID_CSU           ((SYSCTRL_S_BASEADDR) + 0x00000100U)
#define SYSCTRL_S_GRPID_RPU           ((SYSCTRL_S_BASEADDR) + 0x00000104U)
#define SYSCTRL_S_GRPID_APU           ((SYSCTRL_S_BASEADDR) + 0x00000108U)
#define SYSCTRL_S_GRPID_NPU           ((SYSCTRL_S_BASEADDR) + 0x00000110U)
#define SYSCTRL_S_GRPID_JPU           ((SYSCTRL_S_BASEADDR) + 0x00000114U)
#define SYSCTRL_S_GRPID_DMA_AXI       ((SYSCTRL_S_BASEADDR) + 0x00000118U)
#define SYSCTRL_S_GRPID_HP0           ((SYSCTRL_S_BASEADDR) + 0x00000120U)
#define SYSCTRL_S_GRPID_HP1           ((SYSCTRL_S_BASEADDR) + 0x00000124U)
#define SYSCTRL_S_GRPID_GP0           ((SYSCTRL_S_BASEADDR) + 0x00000128U)
#define SYSCTRL_S_GRPID_GP1           ((SYSCTRL_S_BASEADDR) + 0x0000012CU)
#define SYSCTRL_S_GRPID_HUBS          ((SYSCTRL_S_BASEADDR) + 0x00000130U)

#define SYSCTRL_S_CSU_ERR_CODE        ((SYSCTRL_S_BASEADDR) + 0x00000180U)
#define SYSCTRL_S_FSBL_ERR_CODE       ((SYSCTRL_S_BASEADDR) + 0x00000184U)
#define SYSCTRL_S_MULTI_BOOT          ((SYSCTRL_S_BASEADDR) + 0x00000188U)

#define SYSCTRL_S_EFUSE_GLB00         ((SYSCTRL_S_BASEADDR) + 0x00000200U)
#define SYSCTRL_S_EFUSE_GLB01         ((SYSCTRL_S_BASEADDR) + 0x00000204U)
#define SYSCTRL_S_EFUSE_GLB02         ((SYSCTRL_S_BASEADDR) + 0x00000208U)
#define SYSCTRL_S_EFUSE_GLB03         ((SYSCTRL_S_BASEADDR) + 0x0000020CU)
#define SYSCTRL_S_EFUSE_GLB04         ((SYSCTRL_S_BASEADDR) + 0x00000210U)
#define SYSCTRL_S_EFUSE_GLB05         ((SYSCTRL_S_BASEADDR) + 0x00000214U)
#define SYSCTRL_S_EFUSE_GLB06         ((SYSCTRL_S_BASEADDR) + 0x00000218U)
#define SYSCTRL_S_EFUSE_GLB07         ((SYSCTRL_S_BASEADDR) + 0x0000021CU)
#define SYSCTRL_S_EFUSE_GLB08         ((SYSCTRL_S_BASEADDR) + 0x00000220U)
#define SYSCTRL_S_EFUSE_GLB09         ((SYSCTRL_S_BASEADDR) + 0x00000224U)
#define SYSCTRL_S_EFUSE_GLB10         ((SYSCTRL_S_BASEADDR) + 0x00000228U)
#define SYSCTRL_S_EFUSE_GLB11         ((SYSCTRL_S_BASEADDR) + 0x0000022CU)
#define SYSCTRL_S_EFUSE_GLB12         ((SYSCTRL_S_BASEADDR) + 0x00000230U)
#define SYSCTRL_S_EFUSE_GLB13         ((SYSCTRL_S_BASEADDR) + 0x00000234U)
#define SYSCTRL_S_EFUSE_GLB14         ((SYSCTRL_S_BASEADDR) + 0x00000238U)
#define SYSCTRL_S_EFUSE_GLB15         ((SYSCTRL_S_BASEADDR) + 0x0000023CU)
#define SYSCTRL_S_EFUSE_GLB16         ((SYSCTRL_S_BASEADDR) + 0x00000240U)
#define SYSCTRL_S_EFUSE_GLB17         ((SYSCTRL_S_BASEADDR) + 0x00000244U)
#define SYSCTRL_S_EFUSE_GLB18         ((SYSCTRL_S_BASEADDR) + 0x00000248U)


#define SYSCTRL_S_APU0_RESET_VECTOR_H ((SYSCTRL_S_BASEADDR) + 0x00000300U)
#define SYSCTRL_S_APU0_RESET_VECTOR_L ((SYSCTRL_S_BASEADDR) + 0x00000304U)
#define SYSCTRL_S_APU1_RESET_VECTOR_H ((SYSCTRL_S_BASEADDR) + 0x00000308U)
#define SYSCTRL_S_APU1_RESET_VECTOR_L ((SYSCTRL_S_BASEADDR) + 0x0000030CU)
#define SYSCTRL_S_RPU_RESET_VECTOR_H  ((SYSCTRL_S_BASEADDR) + 0x00000320U)
#define SYSCTRL_S_RPU_RESET_VECTOR_L  ((SYSCTRL_S_BASEADDR) + 0x00000324U)

#define SYSCTRL_S_GLOBAL_SRSTN        ((SYSCTRL_S_BASEADDR) + 0x00000330U)
#define SYSCTRL_S_GLOBAL_SRSTN_MSK_PSONLY              (0x1 << 9)
#define SYSCTRL_S_GLOBAL_SRSTN_MSK_GLB_PL_SRST         (0x1 << 8)
#define SYSCTRL_S_GLOBAL_SRSTN_MSK_FCLK_DOMAIN_SRST    (0xf << 4)
#define SYSCTRL_S_GLOBAL_SRSTN_MSK_GLB_SRST            (0x1 << 0)


#define SYSCTRL_S_XPU_SRST            ((SYSCTRL_S_BASEADDR) + 0x00000334U)


#define PINSET_BASEADDR             0xF8803000UL

#define PINSET_FUNCSEL_PS_MIO_00    ((PINSET_BASEADDR) + 0x00000000U)
#define PINSET_FUNCSEL_PS_MIO_01    ((PINSET_BASEADDR) + 0x00000004U)
#define PINSET_FUNCSEL_PS_MIO_02    ((PINSET_BASEADDR) + 0x00000008U)
#define PINSET_FUNCSEL_PS_MIO_03    ((PINSET_BASEADDR) + 0x0000000CU)
#define PINSET_FUNCSEL_PS_MIO_04    ((PINSET_BASEADDR) + 0x00000010U)
#define PINSET_FUNCSEL_PS_MIO_05    ((PINSET_BASEADDR) + 0x00000014U)
#define PINSET_FUNCSEL_PS_MIO_06    ((PINSET_BASEADDR) + 0x00000018U)
#define PINSET_FUNCSEL_PS_MIO_07    ((PINSET_BASEADDR) + 0x0000001CU)
#define PINSET_FUNCSEL_PS_MIO_08    ((PINSET_BASEADDR) + 0x00000020U)
#define PINSET_FUNCSEL_PS_MIO_09    ((PINSET_BASEADDR) + 0x00000024U)
#define PINSET_FUNCSEL_PS_MIO_10    ((PINSET_BASEADDR) + 0x00000028U)
#define PINSET_FUNCSEL_PS_MIO_11    ((PINSET_BASEADDR) + 0x0000002CU)
#define PINSET_FUNCSEL_PS_MIO_12    ((PINSET_BASEADDR) + 0x00000030U)
#define PINSET_FUNCSEL_PS_MIO_13    ((PINSET_BASEADDR) + 0x00000034U)
#define PINSET_FUNCSEL_PS_MIO_14    ((PINSET_BASEADDR) + 0x00000038U)
#define PINSET_FUNCSEL_PS_MIO_15    ((PINSET_BASEADDR) + 0x0000003CU)
#define PINSET_FUNCSEL_PS_MIO_16    ((PINSET_BASEADDR) + 0x00000040U)
#define PINSET_FUNCSEL_PS_MIO_17    ((PINSET_BASEADDR) + 0x00000044U)
#define PINSET_FUNCSEL_PS_MIO_18    ((PINSET_BASEADDR) + 0x00000048U)
#define PINSET_FUNCSEL_PS_MIO_19    ((PINSET_BASEADDR) + 0x0000004CU)
#define PINSET_FUNCSEL_PS_MIO_20    ((PINSET_BASEADDR) + 0x00000050U)
#define PINSET_FUNCSEL_PS_MIO_21    ((PINSET_BASEADDR) + 0x00000054U)
#define PINSET_FUNCSEL_PS_MIO_22    ((PINSET_BASEADDR) + 0x00000058U)
#define PINSET_FUNCSEL_PS_MIO_23    ((PINSET_BASEADDR) + 0x0000005CU)
#define PINSET_FUNCSEL_PS_MIO_24    ((PINSET_BASEADDR) + 0x00000060U)
#define PINSET_FUNCSEL_PS_MIO_25    ((PINSET_BASEADDR) + 0x00000064U)
#define PINSET_FUNCSEL_PS_MIO_26    ((PINSET_BASEADDR) + 0x00000068U)
#define PINSET_FUNCSEL_PS_MIO_27    ((PINSET_BASEADDR) + 0x0000006CU)
#define PINSET_FUNCSEL_PS_MIO_28    ((PINSET_BASEADDR) + 0x00000070U)
#define PINSET_FUNCSEL_PS_MIO_29    ((PINSET_BASEADDR) + 0x00000074U)
#define PINSET_FUNCSEL_PS_MIO_30    ((PINSET_BASEADDR) + 0x00000078U)
#define PINSET_FUNCSEL_PS_MIO_31    ((PINSET_BASEADDR) + 0x0000007CU)
#define PINSET_FUNCSEL_PS_MIO_32    ((PINSET_BASEADDR) + 0x00000080U)
#define PINSET_FUNCSEL_PS_MIO_33    ((PINSET_BASEADDR) + 0x00000084U)
#define PINSET_FUNCSEL_PS_MIO_34    ((PINSET_BASEADDR) + 0x00000088U)
#define PINSET_FUNCSEL_PS_MIO_35    ((PINSET_BASEADDR) + 0x0000008CU)
#define PINSET_FUNCSEL_PS_MIO_36    ((PINSET_BASEADDR) + 0x00000090U)
#define PINSET_FUNCSEL_PS_MIO_37    ((PINSET_BASEADDR) + 0x00000094U)
#define PINSET_FUNCSEL_PS_MIO_38    ((PINSET_BASEADDR) + 0x00000098U)
#define PINSET_FUNCSEL_PS_MIO_39    ((PINSET_BASEADDR) + 0x0000009CU)
#define PINSET_FUNCSEL_PS_MIO_40    ((PINSET_BASEADDR) + 0x000000A0U)
#define PINSET_FUNCSEL_PS_MIO_41    ((PINSET_BASEADDR) + 0x000000A4U)
#define PINSET_FUNCSEL_PS_MIO_42    ((PINSET_BASEADDR) + 0x000000A8U)
#define PINSET_FUNCSEL_PS_MIO_43    ((PINSET_BASEADDR) + 0x000000ACU)
#define PINSET_FUNCSEL_PS_MIO_44    ((PINSET_BASEADDR) + 0x000000B0U)
#define PINSET_FUNCSEL_PS_MIO_45    ((PINSET_BASEADDR) + 0x000000B4U)
#define PINSET_FUNCSEL_PS_MIO_46    ((PINSET_BASEADDR) + 0x000000B8U)
#define PINSET_FUNCSEL_PS_MIO_47    ((PINSET_BASEADDR) + 0x000000BCU)
#define PINSET_FUNCSEL_PS_MIO_48    ((PINSET_BASEADDR) + 0x000000C0U)
#define PINSET_FUNCSEL_PS_MIO_49    ((PINSET_BASEADDR) + 0x000000C4U)
#define PINSET_FUNCSEL_PS_MIO_50    ((PINSET_BASEADDR) + 0x000000C8U)
#define PINSET_FUNCSEL_PS_MIO_51    ((PINSET_BASEADDR) + 0x000000CCU)
#define PINSET_FUNCSEL_PS_MIO_52    ((PINSET_BASEADDR) + 0x000000D0U)
#define PINSET_FUNCSEL_PS_MIO_53    ((PINSET_BASEADDR) + 0x000000D4U)

#define PINSET_EMIOSEL_00           ((PINSET_BASEADDR) + 0x00000400U)
#define PINSET_EMIOSEL_01           ((PINSET_BASEADDR) + 0x00000404U)
#define PINSET_EMIOSEL_02           ((PINSET_BASEADDR) + 0x00000408U)
#define PINSET_EMIOSEL_03           ((PINSET_BASEADDR) + 0x0000040CU)
#define PINSET_EMIOSEL_04           ((PINSET_BASEADDR) + 0x00000410U)
#define PINSET_EMIOSEL_05           ((PINSET_BASEADDR) + 0x00000414U)
#define PINSET_EMIOSEL_06           ((PINSET_BASEADDR) + 0x00000418U)
#define PINSET_EMIOSEL_07           ((PINSET_BASEADDR) + 0x0000041CU)
#define PINSET_EMIOSEL_08           ((PINSET_BASEADDR) + 0x00000420U)
#define PINSET_EMIOSEL_09           ((PINSET_BASEADDR) + 0x00000424U)
#define PINSET_EMIOSEL_10           ((PINSET_BASEADDR) + 0x00000428U)
#define PINSET_EMIOSEL_11           ((PINSET_BASEADDR) + 0x0000042CU)
#define PINSET_EMIOSEL_12           ((PINSET_BASEADDR) + 0x00000430U)
#define PINSET_EMIOSEL_13           ((PINSET_BASEADDR) + 0x00000434U)
#define PINSET_EMIOSEL_14           ((PINSET_BASEADDR) + 0x00000438U)

#define PINSET_PARA0_PS_MIO_00      ((PINSET_BASEADDR) + 0x00000800U)
#define PINSET_PARA1_PS_MIO_00      ((PINSET_BASEADDR) + 0x00000804U)
#define PINSET_PARA0_PS_MIO_01      ((PINSET_BASEADDR) + 0x00000808U)
#define PINSET_PARA1_PS_MIO_01      ((PINSET_BASEADDR) + 0x0000080CU)
#define PINSET_PARA0_PS_MIO_02      ((PINSET_BASEADDR) + 0x00000810U)
#define PINSET_PARA1_PS_MIO_02      ((PINSET_BASEADDR) + 0x00000814U)
#define PINSET_PARA0_PS_MIO_03      ((PINSET_BASEADDR) + 0x00000818U)
#define PINSET_PARA1_PS_MIO_03      ((PINSET_BASEADDR) + 0x0000081CU)
#define PINSET_PARA0_PS_MIO_04      ((PINSET_BASEADDR) + 0x00000820U)
#define PINSET_PARA1_PS_MIO_04      ((PINSET_BASEADDR) + 0x00000824U)
#define PINSET_PARA0_PS_MIO_05      ((PINSET_BASEADDR) + 0x00000828U)
#define PINSET_PARA1_PS_MIO_05      ((PINSET_BASEADDR) + 0x0000082CU)
#define PINSET_PARA0_PS_MIO_06      ((PINSET_BASEADDR) + 0x00000830U)
#define PINSET_PARA1_PS_MIO_06      ((PINSET_BASEADDR) + 0x00000834U)
#define PINSET_PARA0_PS_MIO_07      ((PINSET_BASEADDR) + 0x00000838U)
#define PINSET_PARA1_PS_MIO_07      ((PINSET_BASEADDR) + 0x0000083CU)
#define PINSET_PARA0_PS_MIO_08      ((PINSET_BASEADDR) + 0x00000840U)
#define PINSET_PARA1_PS_MIO_08      ((PINSET_BASEADDR) + 0x00000844U)
#define PINSET_PARA0_PS_MIO_09      ((PINSET_BASEADDR) + 0x00000848U)
#define PINSET_PARA1_PS_MIO_09      ((PINSET_BASEADDR) + 0x0000084CU)
#define PINSET_PARA0_PS_MIO_10      ((PINSET_BASEADDR) + 0x00000850U)
#define PINSET_PARA1_PS_MIO_10      ((PINSET_BASEADDR) + 0x00000854U)
#define PINSET_PARA0_PS_MIO_11      ((PINSET_BASEADDR) + 0x00000858U)
#define PINSET_PARA1_PS_MIO_11      ((PINSET_BASEADDR) + 0x0000085CU)
#define PINSET_PARA0_PS_MIO_12      ((PINSET_BASEADDR) + 0x00000860U)
#define PINSET_PARA1_PS_MIO_12      ((PINSET_BASEADDR) + 0x00000864U)
#define PINSET_PARA0_PS_MIO_13      ((PINSET_BASEADDR) + 0x00000868U)
#define PINSET_PARA1_PS_MIO_13      ((PINSET_BASEADDR) + 0x0000086CU)
#define PINSET_PARA0_PS_MIO_14      ((PINSET_BASEADDR) + 0x00000870U)
#define PINSET_PARA1_PS_MIO_14      ((PINSET_BASEADDR) + 0x00000874U)
#define PINSET_PARA0_PS_MIO_15      ((PINSET_BASEADDR) + 0x00000878U)
#define PINSET_PARA1_PS_MIO_15      ((PINSET_BASEADDR) + 0x0000087CU)
#define PINSET_PARA0_PS_MIO_16      ((PINSET_BASEADDR) + 0x00000880U)
#define PINSET_PARA1_PS_MIO_16      ((PINSET_BASEADDR) + 0x00000884U)
#define PINSET_PARA0_PS_MIO_17      ((PINSET_BASEADDR) + 0x00000888U)
#define PINSET_PARA1_PS_MIO_17      ((PINSET_BASEADDR) + 0x0000088CU)
#define PINSET_PARA0_PS_MIO_18      ((PINSET_BASEADDR) + 0x00000890U)
#define PINSET_PARA1_PS_MIO_18      ((PINSET_BASEADDR) + 0x00000894U)
#define PINSET_PARA0_PS_MIO_19      ((PINSET_BASEADDR) + 0x00000898U)
#define PINSET_PARA1_PS_MIO_19      ((PINSET_BASEADDR) + 0x0000089CU)
#define PINSET_PARA0_PS_MIO_20      ((PINSET_BASEADDR) + 0x000008A0U)
#define PINSET_PARA1_PS_MIO_20      ((PINSET_BASEADDR) + 0x000008A4U)
#define PINSET_PARA0_PS_MIO_21      ((PINSET_BASEADDR) + 0x000008A8U)
#define PINSET_PARA1_PS_MIO_21      ((PINSET_BASEADDR) + 0x000008ACU)
#define PINSET_PARA0_PS_MIO_22      ((PINSET_BASEADDR) + 0x000008B0U)
#define PINSET_PARA1_PS_MIO_22      ((PINSET_BASEADDR) + 0x000008B4U)
#define PINSET_PARA0_PS_MIO_23      ((PINSET_BASEADDR) + 0x000008B8U)
#define PINSET_PARA1_PS_MIO_23      ((PINSET_BASEADDR) + 0x000008BCU)
#define PINSET_PARA0_PS_MIO_24      ((PINSET_BASEADDR) + 0x000008C0U)
#define PINSET_PARA1_PS_MIO_24      ((PINSET_BASEADDR) + 0x000008C4U)
#define PINSET_PARA0_PS_MIO_25      ((PINSET_BASEADDR) + 0x000008C8U)
#define PINSET_PARA1_PS_MIO_25      ((PINSET_BASEADDR) + 0x000008CCU)
#define PINSET_PARA0_PS_MIO_26      ((PINSET_BASEADDR) + 0x000008D0U)
#define PINSET_PARA1_PS_MIO_26      ((PINSET_BASEADDR) + 0x000008D4U)
#define PINSET_PARA0_PS_MIO_27      ((PINSET_BASEADDR) + 0x000008D8U)
#define PINSET_PARA1_PS_MIO_27      ((PINSET_BASEADDR) + 0x000008DCU)
#define PINSET_PARA0_PS_MIO_28      ((PINSET_BASEADDR) + 0x000008E0U)
#define PINSET_PARA1_PS_MIO_28      ((PINSET_BASEADDR) + 0x000008E4U)
#define PINSET_PARA0_PS_MIO_29      ((PINSET_BASEADDR) + 0x000008E8U)
#define PINSET_PARA1_PS_MIO_29      ((PINSET_BASEADDR) + 0x000008ECU)
#define PINSET_PARA0_PS_MIO_30      ((PINSET_BASEADDR) + 0x000008F0U)
#define PINSET_PARA1_PS_MIO_30      ((PINSET_BASEADDR) + 0x000008F4U)
#define PINSET_PARA0_PS_MIO_31      ((PINSET_BASEADDR) + 0x000008F8U)
#define PINSET_PARA1_PS_MIO_31      ((PINSET_BASEADDR) + 0x000008FCU)
#define PINSET_PARA0_PS_MIO_32      ((PINSET_BASEADDR) + 0x00000900U)
#define PINSET_PARA1_PS_MIO_32      ((PINSET_BASEADDR) + 0x00000904U)
#define PINSET_PARA0_PS_MIO_33      ((PINSET_BASEADDR) + 0x00000908U)
#define PINSET_PARA1_PS_MIO_33      ((PINSET_BASEADDR) + 0x0000090CU)
#define PINSET_PARA0_PS_MIO_34      ((PINSET_BASEADDR) + 0x00000910U)
#define PINSET_PARA1_PS_MIO_34      ((PINSET_BASEADDR) + 0x00000914U)
#define PINSET_PARA0_PS_MIO_35      ((PINSET_BASEADDR) + 0x00000918U)
#define PINSET_PARA1_PS_MIO_35      ((PINSET_BASEADDR) + 0x0000091CU)
#define PINSET_PARA0_PS_MIO_36      ((PINSET_BASEADDR) + 0x00000920U)
#define PINSET_PARA1_PS_MIO_36      ((PINSET_BASEADDR) + 0x00000924U)
#define PINSET_PARA0_PS_MIO_37      ((PINSET_BASEADDR) + 0x00000928U)
#define PINSET_PARA1_PS_MIO_37      ((PINSET_BASEADDR) + 0x0000092CU)
#define PINSET_PARA0_PS_MIO_38      ((PINSET_BASEADDR) + 0x00000930U)
#define PINSET_PARA1_PS_MIO_38      ((PINSET_BASEADDR) + 0x00000934U)
#define PINSET_PARA0_PS_MIO_39      ((PINSET_BASEADDR) + 0x00000938U)
#define PINSET_PARA1_PS_MIO_39      ((PINSET_BASEADDR) + 0x0000093CU)
#define PINSET_PARA0_PS_MIO_40      ((PINSET_BASEADDR) + 0x00000940U)
#define PINSET_PARA1_PS_MIO_40      ((PINSET_BASEADDR) + 0x00000944U)
#define PINSET_PARA0_PS_MIO_41      ((PINSET_BASEADDR) + 0x00000948U)
#define PINSET_PARA1_PS_MIO_41      ((PINSET_BASEADDR) + 0x0000094CU)
#define PINSET_PARA0_PS_MIO_42      ((PINSET_BASEADDR) + 0x00000950U)
#define PINSET_PARA1_PS_MIO_42      ((PINSET_BASEADDR) + 0x00000954U)
#define PINSET_PARA0_PS_MIO_43      ((PINSET_BASEADDR) + 0x00000958U)
#define PINSET_PARA1_PS_MIO_43      ((PINSET_BASEADDR) + 0x0000095CU)
#define PINSET_PARA0_PS_MIO_44      ((PINSET_BASEADDR) + 0x00000960U)
#define PINSET_PARA1_PS_MIO_44      ((PINSET_BASEADDR) + 0x00000964U)
#define PINSET_PARA0_PS_MIO_45      ((PINSET_BASEADDR) + 0x00000968U)
#define PINSET_PARA1_PS_MIO_45      ((PINSET_BASEADDR) + 0x0000096CU)
#define PINSET_PARA0_PS_MIO_46      ((PINSET_BASEADDR) + 0x00000970U)
#define PINSET_PARA1_PS_MIO_46      ((PINSET_BASEADDR) + 0x00000974U)
#define PINSET_PARA0_PS_MIO_47      ((PINSET_BASEADDR) + 0x00000978U)
#define PINSET_PARA1_PS_MIO_47      ((PINSET_BASEADDR) + 0x0000097CU)
#define PINSET_PARA0_PS_MIO_48      ((PINSET_BASEADDR) + 0x00000980U)
#define PINSET_PARA1_PS_MIO_48      ((PINSET_BASEADDR) + 0x00000984U)
#define PINSET_PARA0_PS_MIO_49      ((PINSET_BASEADDR) + 0x00000988U)
#define PINSET_PARA1_PS_MIO_49      ((PINSET_BASEADDR) + 0x0000098CU)
#define PINSET_PARA0_PS_MIO_50      ((PINSET_BASEADDR) + 0x00000990U)
#define PINSET_PARA1_PS_MIO_50      ((PINSET_BASEADDR) + 0x00000994U)
#define PINSET_PARA0_PS_MIO_51      ((PINSET_BASEADDR) + 0x00000998U)
#define PINSET_PARA1_PS_MIO_51      ((PINSET_BASEADDR) + 0x0000099CU)
#define PINSET_PARA0_PS_MIO_52      ((PINSET_BASEADDR) + 0x000009A0U)
#define PINSET_PARA1_PS_MIO_52      ((PINSET_BASEADDR) + 0x000009A4U)
#define PINSET_PARA0_PS_MIO_53      ((PINSET_BASEADDR) + 0x000009A8U)
#define PINSET_PARA1_PS_MIO_53      ((PINSET_BASEADDR) + 0x000009ACU)

#define PINSET_IOBANK0_REF          ((PINSET_BASEADDR) + 0x00000C00U)
#define PINSET_IOBANK1_REF          ((PINSET_BASEADDR) + 0x00000C04U)

#define LOCK_BASEADDR               0xF8807000UL
#define LOCK_CFG_LOCK0              ((LOCK_BASEADDR) + 0x00000000U)
#define LOCK_CFG_LOCK1              ((LOCK_BASEADDR) + 0x00000004U)
#define LOCK_CFG_LOCK2              ((LOCK_BASEADDR) + 0x00000008U)

#define APU_BASEADDR                0xF8802000UL
#define APU_L2RST_DISABLE           ((APU_BASEADDR) + 0x00000000U)
#define APU_AINACTS                 ((APU_BASEADDR) + 0x00000004U)
#define APU_DBGL1_RST_DISABLE       ((APU_BASEADDR) + 0x00000008U)
#define APU_PMU_EVENT0              ((APU_BASEADDR) + 0x0000000CU)
#define APU_PMU_EVENT1              ((APU_BASEADDR) + 0x00000010U)
#define APU_APU_SP_TPARA            ((APU_BASEADDR) + 0x00000014U)
#define APU_ARID_MONITOR            ((APU_BASEADDR) + 0x00000030U)
#define APU_LP_STAT                 ((APU_BASEADDR) + 0x00000034U)
#define APU_LP_CLAMP                ((APU_BASEADDR) + 0x00000038U)


#define CSU_BASEADDR                0XF8080000UL
#define CSU_MSG_RAM                 ((CSU_BASEADDR) + 0x00000000U)


#define CSU_PCAP_BASEADDR           0xF8082000UL
#define CSU_PCAP_RESET              ((CSU_PCAP_BASEADDR) + 0x00000000U)
#define CSU_PCAP_ENABLE             ((CSU_PCAP_BASEADDR) + 0x00000004U)
#define CSU_PCAP_WR_STREAM          ((CSU_PCAP_BASEADDR) + 0x00000008U)
#define CSU_PCAP_RD_STREAM          ((CSU_PCAP_BASEADDR) + 0x0000000CU)

#ifdef __cplusplus
}
#endif

#endif /* ALFSBL_HW_H_ */
