---
sort: 2
---
# 简单组合逻辑


## 最基本的结构

```verilog

module led
(
	input wire key,

	output wire led1,
	output wire led2,
	output wire led3,
	output wire led4
);


////
//\* Main Code \//
////
//led_out:led灯输出的结果为key_in按键的输入值

assign led1 = key;
assign led2 = key;
assign led3 = key;
assign led4 = key;

endmodule


```


## 

