Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec 13 13:45:44 2025
| Host         : DESKTOP-LCS45AM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: vga_inst/vsync_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 255 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.735        0.000                      0                  220        0.140        0.000                      0                  220        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.735        0.000                      0                  220        0.140        0.000                      0                  220        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 frame_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_tens_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.304ns (26.056%)  route 3.701ns (73.944%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  frame_count_reg[3]/Q
                         net (fo=5, routed)           1.044     6.577    frame_count[3]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.701 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           0.622     7.323    game_inst/sec_ones_reg[0]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.473 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.584     8.057    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.326     8.383 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=5, routed)           0.511     8.894    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  game_inst/min_ones[3]_i_1/O
                         net (fo=5, routed)           0.322     9.340    game_inst/sec_tens_reg[0][0]
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  game_inst/min_tens[3]_i_1/O
                         net (fo=4, routed)           0.618    10.082    min_tens
    SLICE_X13Y17         FDCE                                         r  min_tens_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  min_tens_reg[0]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.817    min_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 frame_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_tens_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.304ns (26.056%)  route 3.701ns (73.944%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  frame_count_reg[3]/Q
                         net (fo=5, routed)           1.044     6.577    frame_count[3]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.701 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           0.622     7.323    game_inst/sec_ones_reg[0]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.473 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.584     8.057    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.326     8.383 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=5, routed)           0.511     8.894    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  game_inst/min_ones[3]_i_1/O
                         net (fo=5, routed)           0.322     9.340    game_inst/sec_tens_reg[0][0]
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  game_inst/min_tens[3]_i_1/O
                         net (fo=4, routed)           0.618    10.082    min_tens
    SLICE_X13Y17         FDCE                                         r  min_tens_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  min_tens_reg[1]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.817    min_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 frame_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_tens_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.304ns (26.056%)  route 3.701ns (73.944%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  frame_count_reg[3]/Q
                         net (fo=5, routed)           1.044     6.577    frame_count[3]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.701 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           0.622     7.323    game_inst/sec_ones_reg[0]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.473 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.584     8.057    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.326     8.383 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=5, routed)           0.511     8.894    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  game_inst/min_ones[3]_i_1/O
                         net (fo=5, routed)           0.322     9.340    game_inst/sec_tens_reg[0][0]
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  game_inst/min_tens[3]_i_1/O
                         net (fo=4, routed)           0.618    10.082    min_tens
    SLICE_X13Y17         FDCE                                         r  min_tens_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  min_tens_reg[2]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.817    min_tens_reg[2]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 frame_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_tens_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.304ns (26.056%)  route 3.701ns (73.944%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  frame_count_reg[3]/Q
                         net (fo=5, routed)           1.044     6.577    frame_count[3]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.701 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           0.622     7.323    game_inst/sec_ones_reg[0]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.473 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.584     8.057    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.326     8.383 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=5, routed)           0.511     8.894    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  game_inst/min_ones[3]_i_1/O
                         net (fo=5, routed)           0.322     9.340    game_inst/sec_tens_reg[0][0]
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  game_inst/min_tens[3]_i_1/O
                         net (fo=4, routed)           0.618    10.082    min_tens
    SLICE_X13Y17         FDCE                                         r  min_tens_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X13Y17         FDCE                                         r  min_tens_reg[3]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X13Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.817    min_tens_reg[3]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 frame_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_ones_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.180ns (26.687%)  route 3.242ns (73.313%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  frame_count_reg[3]/Q
                         net (fo=5, routed)           1.044     6.577    frame_count[3]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.701 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           0.622     7.323    game_inst/sec_ones_reg[0]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.473 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.584     8.057    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.326     8.383 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=5, routed)           0.511     8.894    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  game_inst/min_ones[3]_i_1/O
                         net (fo=5, routed)           0.481     9.499    min_ones
    SLICE_X12Y21         FDCE                                         r  min_ones_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  min_ones_reg[0]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X12Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.849    min_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 frame_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_ones_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.180ns (26.687%)  route 3.242ns (73.313%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  frame_count_reg[3]/Q
                         net (fo=5, routed)           1.044     6.577    frame_count[3]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.701 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           0.622     7.323    game_inst/sec_ones_reg[0]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.473 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.584     8.057    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.326     8.383 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=5, routed)           0.511     8.894    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  game_inst/min_ones[3]_i_1/O
                         net (fo=5, routed)           0.481     9.499    min_ones
    SLICE_X12Y21         FDCE                                         r  min_ones_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  min_ones_reg[1]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X12Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.849    min_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 frame_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_ones_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.180ns (26.687%)  route 3.242ns (73.313%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  frame_count_reg[3]/Q
                         net (fo=5, routed)           1.044     6.577    frame_count[3]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.701 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           0.622     7.323    game_inst/sec_ones_reg[0]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.473 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.584     8.057    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.326     8.383 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=5, routed)           0.511     8.894    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  game_inst/min_ones[3]_i_1/O
                         net (fo=5, routed)           0.481     9.499    min_ones
    SLICE_X12Y21         FDCE                                         r  min_ones_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  min_ones_reg[2]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X12Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.849    min_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 frame_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            min_ones_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.180ns (26.687%)  route 3.242ns (73.313%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  frame_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.456     5.533 r  frame_count_reg[3]/Q
                         net (fo=5, routed)           1.044     6.577    frame_count[3]
    SLICE_X13Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.701 f  sec_ones[3]_i_3/O
                         net (fo=1, routed)           0.622     7.323    game_inst/sec_ones_reg[0]
    SLICE_X13Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.473 r  game_inst/sec_ones[3]_i_1/O
                         net (fo=5, routed)           0.584     8.057    game_inst/FSM_onehot_state_reg[1]_0[0]
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.326     8.383 r  game_inst/sec_tens[3]_i_1/O
                         net (fo=5, routed)           0.511     8.894    game_inst/sec_ones_reg[1][0]
    SLICE_X12Y19         LUT5 (Prop_lut5_I0_O)        0.124     9.018 r  game_inst/min_ones[3]_i_1/O
                         net (fo=5, routed)           0.481     9.499    min_ones
    SLICE_X12Y21         FDCE                                         r  min_ones_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  min_ones_reg[3]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X12Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.849    min_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.246ns (32.114%)  route 2.634ns (67.886%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.143    kbd_decoder/inst/CLK
    SLICE_X6Y20          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.478     5.621 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.883     6.504    kbd_decoder/inst/key_in[7]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.325     6.829 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.814     7.643    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.327     7.970 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.446     8.416    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.116     8.532 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.492     9.023    kbd_decoder/key
    SLICE_X7Y20          FDCE                                         r  kbd_decoder/key_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    kbd_decoder/CLK
    SLICE_X7Y20          FDCE                                         r  kbd_decoder/key_reg[0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y20          FDCE (Setup_fdce_C_CE)      -0.409    14.677    kbd_decoder/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.246ns (32.114%)  route 2.634ns (67.886%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.143    kbd_decoder/inst/CLK
    SLICE_X6Y20          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.478     5.621 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.883     6.504    kbd_decoder/inst/key_in[7]
    SLICE_X7Y20          LUT4 (Prop_lut4_I3_O)        0.325     6.829 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.814     7.643    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.327     7.970 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.446     8.416    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.116     8.532 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.492     9.023    kbd_decoder/key
    SLICE_X7Y20          FDCE                                         r  kbd_decoder/key_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.506    14.847    kbd_decoder/CLK
    SLICE_X7Y20          FDCE                                         r  kbd_decoder/key_reg[1]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X7Y20          FDCE (Setup_fdce_C_CE)      -0.409    14.677    kbd_decoder/key_reg[1]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/is_break_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.586     1.469    kbd_decoder/inst/CLK
    SLICE_X7Y18          FDPE                                         r  kbd_decoder/inst/is_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  kbd_decoder/inst/is_break_reg/Q
                         net (fo=1, routed)           0.087     1.697    kbd_decoder/inst/is_break
    SLICE_X6Y18          LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  kbd_decoder/inst/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.742    kbd_decoder/inst_n_0
    SLICE_X6Y18          FDCE                                         r  kbd_decoder/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.855     1.982    kbd_decoder/CLK
    SLICE_X6Y18          FDCE                                         r  kbd_decoder/been_break_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.120     1.602    kbd_decoder/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 frame_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X13Y20         FDCE                                         r  frame_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  frame_count_reg[4]/Q
                         net (fo=5, routed)           0.088     1.670    frame_count[4]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.715 r  frame_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.715    frame_count[2]_i_1_n_0
    SLICE_X12Y20         FDCE                                         r  frame_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X12Y20         FDCE                                         r  frame_count_reg[2]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X12Y20         FDCE (Hold_fdce_C_D)         0.121     1.574    frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.884%)  route 0.096ns (34.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.473    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X3Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.096     1.710    kbd_decoder/inst/Ps2Interface_i/data_count[3]
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  kbd_decoder/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.755    kbd_decoder/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     1.986    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     1.607    kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.473    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X3Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.098     1.712    kbd_decoder/inst/Ps2Interface_i/data_count[3]
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  kbd_decoder/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    kbd_decoder/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     1.986    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     1.607    kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.639%)  route 0.122ns (46.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X4Y22          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.122     1.729    kbd_decoder/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X5Y21          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.852     1.979    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X5Y21          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y21          FDCE (Hold_fdce_C_D)         0.072     1.552    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.131%)  route 0.115ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X4Y21          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[6]/Q
                         net (fo=3, routed)           0.115     1.722    kbd_decoder/inst/rx_data[6]
    SLICE_X6Y21          FDCE                                         r  kbd_decoder/inst/key_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.852     1.979    kbd_decoder/inst/CLK
    SLICE_X6Y21          FDCE                                         r  kbd_decoder/inst/key_in_reg[6]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.059     1.539    kbd_decoder/inst/key_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X4Y21          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.112     1.719    kbd_decoder/inst/rx_data[5]
    SLICE_X6Y20          FDCE                                         r  kbd_decoder/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.853     1.980    kbd_decoder/inst/CLK
    SLICE_X6Y20          FDCE                                         r  kbd_decoder/inst/key_in_reg[5]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.053     1.534    kbd_decoder/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.473    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X1Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.142     1.756    kbd_decoder/inst/Ps2Interface_i/clk_count[0]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  kbd_decoder/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    kbd_decoder/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X2Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     1.986    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     1.608    kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 db_jump/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_jump/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.583     1.466    db_jump/CLK
    SLICE_X7Y22          FDRE                                         r  db_jump/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  db_jump/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.128     1.735    db_jump/shift_reg_reg_n_0_[2]
    SLICE_X6Y22          FDRE                                         r  db_jump/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.851     1.978    db_jump/CLK
    SLICE_X6Y22          FDRE                                         r  db_jump/shift_reg_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.059     1.538    db_jump/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.859%)  route 0.095ns (31.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.473    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X2Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.095     1.732    kbd_decoder/inst/Ps2Interface_i/data_count[0]
    SLICE_X3Y16          LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  kbd_decoder/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.777    kbd_decoder/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X3Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     1.986    kbd_decoder/inst/Ps2Interface_i/CLK
    SLICE_X3Y16          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y16          FDCE (Hold_fdce_C_D)         0.092     1.578    kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y17    db_jump/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y22    db_jump/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y22    db_jump/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22    db_jump/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22    db_jump/shift_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22    db_jump/shift_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y22    db_jump/shift_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y27   db_start/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y27   db_start/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   display_inst/clk_divider_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   display_inst/clk_divider_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   display_inst/clk_divider_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   display_inst/clk_divider_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   display_inst/clk_divider_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   display_inst/clk_divider_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   display_inst/clk_divider_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   display_inst/clk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   pclk_gen/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   pclk_gen/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    db_jump/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    db_jump/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    db_jump/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    db_jump/shift_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    db_jump/shift_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    db_jump/shift_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   display_inst/clk_divider_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y16   display_inst/clk_divider_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   frame_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y20   frame_count_reg[1]/C



